#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f47ca70d80 .scope module, "testbenchProcessador" "testbenchProcessador" 2 1;
 .timescale 0 0;
v000001f47cacdad0_0 .net "ALUResult", 31 0, v000001f47cac8d30_0;  1 drivers
v000001f47cacd3f0_0 .net "Zero", 0 0, v000001f47cac71b0_0;  1 drivers
v000001f47cacd850_0 .var "clk", 0 0;
v000001f47cacd710_0 .net "instrucao", 31 0, L_000001f47ca65640;  1 drivers
v000001f47cace4d0_0 .net "pc", 31 0, v000001f47cace750_0;  1 drivers
v000001f47cacdc10_0 .var "reset", 0 0;
S_000001f47ca145d0 .scope module, "uut" "processador" 2 11, 3 15 0, S_000001f47ca70d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instrucao";
    .port_info 4 /OUTPUT 32 "ALUResult";
    .port_info 5 /OUTPUT 1 "Zero";
v000001f47cacb530_0 .net "ALUControl", 3 0, v000001f47cac85b0_0;  1 drivers
v000001f47cacb670_0 .net "ALUOp", 1 0, v000001f47cac8470_0;  1 drivers
v000001f47caca310_0 .net "ALUResult", 31 0, v000001f47cac8d30_0;  alias, 1 drivers
v000001f47caca450_0 .net "ALUSrc", 0 0, v000001f47cac76b0_0;  1 drivers
v000001f47caca3b0_0 .net "Branch", 0 0, v000001f47cac83d0_0;  1 drivers
v000001f47cacaef0_0 .net "Jump", 0 0, v000001f47cac7250_0;  1 drivers
v000001f47cacadb0_0 .net "MemRead", 0 0, v000001f47cac8510_0;  1 drivers
v000001f47cacac70_0 .net "MemWrite", 0 0, v000001f47cac74d0_0;  1 drivers
v000001f47caca4f0_0 .net "MemtoReg", 0 0, v000001f47cac72f0_0;  1 drivers
v000001f47cacad10_0 .net "RegDst", 0 0, v000001f47cac86f0_0;  1 drivers
v000001f47cacae50_0 .net "RegDst_out", 4 0, L_000001f47cacdf30;  1 drivers
v000001f47cacb170_0 .net "RegWrite", 0 0, v000001f47cac8f10_0;  1 drivers
v000001f47cacb3f0_0 .net "Zero", 0 0, v000001f47cac71b0_0;  alias, 1 drivers
v000001f47cacb710_0 .net *"_ivl_16", 31 0, L_000001f47cb3a600;  1 drivers
v000001f47cacb850_0 .net *"_ivl_18", 29 0, L_000001f47cacd350;  1 drivers
L_000001f47cae01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f47cace390_0 .net *"_ivl_20", 1 0, L_000001f47cae01f0;  1 drivers
L_000001f47cae0238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f47cacce50_0 .net/2u *"_ivl_24", 31 0, L_000001f47cae0238;  1 drivers
v000001f47cacc8b0_0 .net *"_ivl_29", 3 0, L_000001f47cb3baa0;  1 drivers
v000001f47caccdb0_0 .net *"_ivl_31", 25 0, L_000001f47cb3a6a0;  1 drivers
L_000001f47cae0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f47cacd490_0 .net/2u *"_ivl_32", 1 0, L_000001f47cae0280;  1 drivers
v000001f47cacd530_0 .net "branch_add", 31 0, L_000001f47cb3a100;  1 drivers
v000001f47cacc9f0_0 .net "clk", 0 0, v000001f47cacd850_0;  1 drivers
v000001f47caccef0_0 .net "entrada2ALU", 31 0, v000001f47cac7930_0;  1 drivers
v000001f47cacd990_0 .net "instrucao", 31 0, L_000001f47ca65640;  alias, 1 drivers
v000001f47cacd670_0 .net "jump_addr", 31 0, L_000001f47cb3a560;  1 drivers
v000001f47caccb30_0 .net "pc", 31 0, v000001f47cace750_0;  alias, 1 drivers
v000001f47cacca90_0 .net "pc_add4", 31 0, L_000001f47cb3b140;  1 drivers
v000001f47cace750_0 .var "pc_reg", 31 0;
v000001f47cace250_0 .net "proxPC", 31 0, L_000001f47cb3a7e0;  1 drivers
v000001f47caccbd0_0 .net "readData", 31 0, L_000001f47caccd10;  1 drivers
v000001f47cace070_0 .net "readdata1", 31 0, L_000001f47ca656b0;  1 drivers
v000001f47cace430_0 .net "readdata2", 31 0, L_000001f47ca64c30;  1 drivers
v000001f47caccf90_0 .net "reset", 0 0, v000001f47cacdc10_0;  1 drivers
v000001f47cacde90_0 .net "sinalImediato", 31 0, L_000001f47cace610;  1 drivers
v000001f47cacd5d0_0 .net "writeData", 31 0, L_000001f47cacd170;  1 drivers
L_000001f47cacd030 .part L_000001f47ca65640, 26, 6;
L_000001f47cacdd50 .part L_000001f47ca65640, 21, 5;
L_000001f47cacddf0 .part L_000001f47ca65640, 16, 5;
L_000001f47cace110 .part L_000001f47ca65640, 16, 5;
L_000001f47cace1b0 .part L_000001f47ca65640, 11, 5;
L_000001f47cace6b0 .part L_000001f47ca65640, 0, 16;
L_000001f47cacc950 .part L_000001f47ca65640, 0, 6;
L_000001f47cacd350 .part L_000001f47cace610, 0, 30;
L_000001f47cb3a600 .concat [ 2 30 0 0], L_000001f47cae01f0, L_000001f47cacd350;
L_000001f47cb3a100 .arith/sum 32, L_000001f47cb3a600, L_000001f47cb3b140;
L_000001f47cb3b140 .arith/sum 32, v000001f47cace750_0, L_000001f47cae0238;
L_000001f47cb3baa0 .part L_000001f47cb3b140, 28, 4;
L_000001f47cb3a6a0 .part L_000001f47ca65640, 0, 26;
L_000001f47cb3a560 .concat [ 2 26 4 0], L_000001f47cae0280, L_000001f47cb3a6a0, L_000001f47cb3baa0;
S_000001f47ca49f40 .scope module, "MemoriaDeDados" "DataMemory" 3 107, 4 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v000001f47ca5e910_0 .net "MemRead", 0 0, v000001f47cac8510_0;  alias, 1 drivers
v000001f47cac7610_0 .net "MemWrite", 0 0, v000001f47cac74d0_0;  alias, 1 drivers
v000001f47cac8290_0 .net *"_ivl_0", 31 0, L_000001f47cacd2b0;  1 drivers
v000001f47cac81f0_0 .net *"_ivl_3", 7 0, L_000001f47cacd0d0;  1 drivers
v000001f47cac7f70_0 .net *"_ivl_4", 9 0, L_000001f47caccc70;  1 drivers
L_000001f47cae0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f47cac8330_0 .net *"_ivl_7", 1 0, L_000001f47cae0160;  1 drivers
L_000001f47cae01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f47cac7ed0_0 .net/2u *"_ivl_8", 31 0, L_000001f47cae01a8;  1 drivers
v000001f47cac8010_0 .net "address", 31 0, v000001f47cac8d30_0;  alias, 1 drivers
v000001f47cac80b0_0 .net "clk", 0 0, v000001f47cacd850_0;  alias, 1 drivers
v000001f47cac8650_0 .var/i "i", 31 0;
v000001f47cac8150 .array "memory", 0 255, 31 0;
v000001f47cac8830_0 .net "readData", 31 0, L_000001f47caccd10;  alias, 1 drivers
v000001f47cac7390_0 .net "writeData", 31 0, L_000001f47ca64c30;  alias, 1 drivers
E_000001f47ca56760 .event posedge, v000001f47cac80b0_0;
L_000001f47cacd2b0 .array/port v000001f47cac8150, L_000001f47caccc70;
L_000001f47cacd0d0 .part v000001f47cac8d30_0, 2, 8;
L_000001f47caccc70 .concat [ 8 2 0 0], L_000001f47cacd0d0, L_000001f47cae0160;
L_000001f47caccd10 .functor MUXZ 32, L_000001f47cae01a8, L_000001f47cacd2b0, v000001f47cac8510_0, C4<>;
S_000001f47ca4a0d0 .scope module, "UnidadeDeControle" "controle" 3 49, 5 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v000001f47cac8470_0 .var "ALUOp", 1 0;
v000001f47cac76b0_0 .var "ALUSrc", 0 0;
v000001f47cac83d0_0 .var "Branch", 0 0;
v000001f47cac7250_0 .var "Jump", 0 0;
v000001f47cac8510_0 .var "MemRead", 0 0;
v000001f47cac74d0_0 .var "MemWrite", 0 0;
v000001f47cac72f0_0 .var "MemtoReg", 0 0;
v000001f47cac86f0_0 .var "RegDst", 0 0;
v000001f47cac8f10_0 .var "RegWrite", 0 0;
v000001f47cac7070_0 .net "opcode", 5 0, L_000001f47cacd030;  1 drivers
E_000001f47ca566a0 .event anyedge, v000001f47cac7070_0;
S_000001f47ca302e0 .scope module, "alu" "ALU" 3 99, 6 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f47cac7d90_0 .net "A", 31 0, L_000001f47ca656b0;  alias, 1 drivers
v000001f47cac7cf0_0 .net "ALUOperation", 3 0, v000001f47cac85b0_0;  alias, 1 drivers
v000001f47cac8d30_0 .var "ALUResult", 31 0;
v000001f47cac7430_0 .net "B", 31 0, v000001f47cac7930_0;  alias, 1 drivers
v000001f47cac71b0_0 .var "Zero", 0 0;
E_000001f47ca569e0 .event anyedge, v000001f47cac7cf0_0, v000001f47cac7d90_0, v000001f47cac7430_0, v000001f47cac8010_0;
S_000001f47ca30470 .scope module, "controlALU" "controleULA" 3 86, 7 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "opALU";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUcontrol";
v000001f47cac85b0_0 .var "ALUcontrol", 3 0;
v000001f47cac8790_0 .net "funct", 5 0, L_000001f47cacc950;  1 drivers
v000001f47cac88d0_0 .net "opALU", 1 0, v000001f47cac8470_0;  alias, 1 drivers
E_000001f47ca56aa0 .event anyedge, v000001f47cac8470_0, v000001f47cac8790_0;
S_000001f47ca30810 .scope module, "fetchUnit" "FetchUnit" 3 43, 8 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instrucao";
v000001f47cac8b50_0 .net "clk", 0 0, v000001f47cacd850_0;  alias, 1 drivers
v000001f47cac8dd0_0 .net "instrucao", 31 0, L_000001f47ca65640;  alias, 1 drivers
v000001f47cac7110_0 .var "pc", 31 0;
v000001f47cac8bf0_0 .net "pc_incrementado", 31 0, L_000001f47cacda30;  1 drivers
v000001f47cac8c90_0 .net "reset", 0 0, v000001f47cacdc10_0;  alias, 1 drivers
E_000001f47ca56ce0 .event posedge, v000001f47cac8c90_0, v000001f47cac80b0_0;
S_000001f47ca309a0 .scope module, "memoria" "MemoriaDeInstrucoes" 8 20, 9 1 0, S_000001f47ca30810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_000001f47ca65640 .functor BUFZ 32, L_000001f47cacdfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f47cac8970_0 .net *"_ivl_0", 31 0, L_000001f47cacdfd0;  1 drivers
v000001f47cac7750_0 .net *"_ivl_3", 29 0, L_000001f47cacd7b0;  1 drivers
v000001f47cac7570_0 .net "addr", 31 0, v000001f47cac7110_0;  1 drivers
v000001f47cac7e30_0 .var/i "i", 31 0;
v000001f47cac77f0_0 .net "instrucao", 31 0, L_000001f47ca65640;  alias, 1 drivers
v000001f47cac8a10 .array "memoria", 255 0, 31 0;
L_000001f47cacdfd0 .array/port v000001f47cac8a10, L_000001f47cacd7b0;
L_000001f47cacd7b0 .part v000001f47cac7110_0, 2, 30;
S_000001f47ca33570 .scope module, "somador" "Add4" 8 14, 10 1 0, S_000001f47ca30810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001f47cae0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f47cac7c50_0 .net/2u *"_ivl_0", 31 0, L_000001f47cae0088;  1 drivers
v000001f47cac8ab0_0 .net "in", 31 0, v000001f47cac7110_0;  alias, 1 drivers
v000001f47cac7890_0 .net "out", 31 0, L_000001f47cacda30;  alias, 1 drivers
L_000001f47cacda30 .arith/sum 32, v000001f47cac7110_0, L_000001f47cae0088;
S_000001f47ca33700 .scope module, "muxALUSrc" "multiALUSrc" 3 92, 11 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rt";
    .port_info 1 /INPUT 32 "sinalImediato";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "entrada2ALU";
v000001f47cac8e70_0 .net "ALUSrc", 0 0, v000001f47cac76b0_0;  alias, 1 drivers
v000001f47cac7930_0 .var "entrada2ALU", 31 0;
v000001f47cac79d0_0 .net "rt", 31 0, L_000001f47ca64c30;  alias, 1 drivers
v000001f47cac7a70_0 .net "sinalImediato", 31 0, L_000001f47cace610;  alias, 1 drivers
E_000001f47ca576e0 .event anyedge, v000001f47cac76b0_0, v000001f47cac7a70_0, v000001f47cac7390_0;
S_000001f47ca33eb0 .scope module, "muxMemtoReg" "multiMemtoReg" 3 116, 12 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "writeData";
v000001f47cac7b10_0 .net "ALU_result", 31 0, v000001f47cac8d30_0;  alias, 1 drivers
v000001f47cac7bb0_0 .net "memtoReg", 0 0, v000001f47cac72f0_0;  alias, 1 drivers
v000001f47cacb210_0 .net "readData", 31 0, L_000001f47caccd10;  alias, 1 drivers
v000001f47cacbd50_0 .net "writeData", 31 0, L_000001f47cacd170;  alias, 1 drivers
L_000001f47cacd170 .functor MUXZ 32, v000001f47cac8d30_0, L_000001f47caccd10, v000001f47cac72f0_0, C4<>;
S_000001f47ca34040 .scope module, "muxPCSrc" "multiPCSrc" 3 127, 13 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_add4";
    .port_info 1 /INPUT 32 "branch_add";
    .port_info 2 /INPUT 32 "jump_addr";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "Jump";
    .port_info 5 /OUTPUT 32 "proxPC";
v000001f47caca590_0 .net "Branch", 0 0, v000001f47cac83d0_0;  alias, 1 drivers
v000001f47cacbc10_0 .net "Jump", 0 0, v000001f47cac7250_0;  alias, 1 drivers
v000001f47cacbad0_0 .net *"_ivl_0", 31 0, L_000001f47cb3bb40;  1 drivers
v000001f47cacb990_0 .net "branch_add", 31 0, L_000001f47cb3a100;  alias, 1 drivers
v000001f47caca630_0 .net "jump_addr", 31 0, L_000001f47cb3a560;  alias, 1 drivers
v000001f47cacbdf0_0 .net "pc_add4", 31 0, L_000001f47cb3b140;  alias, 1 drivers
v000001f47cacb2b0_0 .net "proxPC", 31 0, L_000001f47cb3a7e0;  alias, 1 drivers
L_000001f47cb3bb40 .functor MUXZ 32, L_000001f47cb3b140, L_000001f47cb3a100, v000001f47cac83d0_0, C4<>;
L_000001f47cb3a7e0 .functor MUXZ 32, L_000001f47cb3bb40, L_000001f47cb3a560, v000001f47cac7250_0, C4<>;
S_000001f47ca1bb00 .scope module, "muxRegdst" "multiRegDst" 3 74, 14 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "RegDst_out";
v000001f47caca130_0 .net "RegDst", 0 0, v000001f47cac86f0_0;  alias, 1 drivers
v000001f47cacb7b0_0 .net "RegDst_out", 4 0, L_000001f47cacdf30;  alias, 1 drivers
v000001f47caca950_0 .net "rd", 4 0, L_000001f47cace1b0;  1 drivers
v000001f47cacbb70_0 .net "rt", 4 0, L_000001f47cace110;  1 drivers
L_000001f47cacdf30 .functor MUXZ 5, L_000001f47cace110, L_000001f47cace1b0, v000001f47cac86f0_0, C4<>;
S_000001f47ca1bc90 .scope module, "registradores" "Registradores" 3 62, 15 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "ReadRegister1";
    .port_info 3 /INPUT 5 "ReadRegister2";
    .port_info 4 /INPUT 5 "WriteRegister";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
L_000001f47ca656b0 .functor BUFZ 32, L_000001f47cacdb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f47ca64c30 .functor BUFZ 32, L_000001f47cacdcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f47cacb350_0 .net "ReadData1", 31 0, L_000001f47ca656b0;  alias, 1 drivers
v000001f47cacaf90_0 .net "ReadData2", 31 0, L_000001f47ca64c30;  alias, 1 drivers
v000001f47caca090_0 .net "ReadRegister1", 4 0, L_000001f47cacdd50;  1 drivers
v000001f47cacab30_0 .net "ReadRegister2", 4 0, L_000001f47cacddf0;  1 drivers
v000001f47cacbf30_0 .net "RegWrite", 0 0, v000001f47cac8f10_0;  alias, 1 drivers
v000001f47caca270_0 .net "WriteData", 31 0, L_000001f47cacd170;  alias, 1 drivers
v000001f47cacb490_0 .net "WriteRegister", 4 0, L_000001f47cacdf30;  alias, 1 drivers
v000001f47caca6d0_0 .net *"_ivl_0", 31 0, L_000001f47cacdb70;  1 drivers
v000001f47cacbcb0_0 .net *"_ivl_10", 6 0, L_000001f47cacd210;  1 drivers
L_000001f47cae0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f47caca1d0_0 .net *"_ivl_13", 1 0, L_000001f47cae0118;  1 drivers
v000001f47cacaa90_0 .net *"_ivl_2", 6 0, L_000001f47cacd8f0;  1 drivers
L_000001f47cae00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f47cacb5d0_0 .net *"_ivl_5", 1 0, L_000001f47cae00d0;  1 drivers
v000001f47cacb030_0 .net *"_ivl_8", 31 0, L_000001f47cacdcb0;  1 drivers
v000001f47cacabd0_0 .net "clk", 0 0, v000001f47cacd850_0;  alias, 1 drivers
v000001f47caca810_0 .var/i "i", 31 0;
v000001f47cacb0d0 .array "registradores", 0 31, 31 0;
v000001f47cacba30_0 .net "reset", 0 0, v000001f47cacdc10_0;  alias, 1 drivers
L_000001f47cacdb70 .array/port v000001f47cacb0d0, L_000001f47cacd8f0;
L_000001f47cacd8f0 .concat [ 5 2 0 0], L_000001f47cacdd50, L_000001f47cae00d0;
L_000001f47cacdcb0 .array/port v000001f47cacb0d0, L_000001f47cacd210;
L_000001f47cacd210 .concat [ 5 2 0 0], L_000001f47cacddf0, L_000001f47cae0118;
S_000001f47ca39a30 .scope module, "sinal" "SignExtend" 3 81, 16 1 0, S_000001f47ca145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001f47caca770_0 .net *"_ivl_1", 0 0, L_000001f47cace2f0;  1 drivers
v000001f47cacbe90_0 .net *"_ivl_2", 15 0, L_000001f47cace570;  1 drivers
v000001f47caca9f0_0 .net "in", 15 0, L_000001f47cace6b0;  1 drivers
v000001f47caca8b0_0 .net "out", 31 0, L_000001f47cace610;  alias, 1 drivers
L_000001f47cace2f0 .part L_000001f47cace6b0, 15, 1;
LS_000001f47cace570_0_0 .concat [ 1 1 1 1], L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0;
LS_000001f47cace570_0_4 .concat [ 1 1 1 1], L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0;
LS_000001f47cace570_0_8 .concat [ 1 1 1 1], L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0;
LS_000001f47cace570_0_12 .concat [ 1 1 1 1], L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0, L_000001f47cace2f0;
L_000001f47cace570 .concat [ 4 4 4 4], LS_000001f47cace570_0_0, LS_000001f47cace570_0_4, LS_000001f47cace570_0_8, LS_000001f47cace570_0_12;
L_000001f47cace610 .concat [ 16 16 0 0], L_000001f47cace6b0, L_000001f47cace570;
    .scope S_000001f47ca309a0;
T_0 ;
    %vpi_call 9 13 "$readmemb", "programa.bin", v000001f47cac8a10 {0 0 0};
    %vpi_call 9 14 "$display", "Mem\303\263ria carregada:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f47cac7e30_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f47cac7e30_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 9 17 "$display", "Instrucao[%0d] = %h", v000001f47cac7e30_0, &A<v000001f47cac8a10, v000001f47cac7e30_0 > {0 0 0};
    %load/vec4 v000001f47cac7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f47cac7e30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001f47ca30810;
T_1 ;
    %wait E_000001f47ca56ce0;
    %load/vec4 v000001f47cac8c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f47cac7110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f47cac8bf0_0;
    %assign/vec4 v000001f47cac7110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f47ca4a0d0;
T_2 ;
    %wait E_000001f47ca566a0;
    %load/vec4 v000001f47cac7070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac8510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cac83d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cac7250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f47cac8470_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f47ca1bc90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f47caca810_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001f47caca810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f47caca810_0;
    %store/vec4a v000001f47cacb0d0, 4, 0;
    %load/vec4 v000001f47caca810_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f47caca810_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001f47ca1bc90;
T_4 ;
    %wait E_000001f47ca56ce0;
    %load/vec4 v000001f47cacba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f47caca810_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f47caca810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f47caca810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f47cacb0d0, 0, 4;
    %load/vec4 v000001f47caca810_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f47caca810_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f47cacbf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f47caca270_0;
    %load/vec4 v000001f47cacb490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f47cacb0d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f47ca30470;
T_5 ;
    %wait E_000001f47ca56aa0;
    %load/vec4 v000001f47cac88d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f47cac88d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f47cac88d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001f47cac8790_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001f47cac8790_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000001f47cac8790_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000001f47cac8790_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v000001f47cac8790_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f47cac85b0_0, 0, 4;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f47ca33700;
T_6 ;
    %wait E_000001f47ca576e0;
    %load/vec4 v000001f47cac8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001f47cac7a70_0;
    %store/vec4 v000001f47cac7930_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f47cac79d0_0;
    %store/vec4 v000001f47cac7930_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f47ca302e0;
T_7 ;
    %wait E_000001f47ca569e0;
    %load/vec4 v000001f47cac7cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %and;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %or;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %add;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %sub;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %or;
    %inv;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000001f47cac7d90_0;
    %load/vec4 v000001f47cac7430_0;
    %xor;
    %store/vec4 v000001f47cac8d30_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v000001f47cac8d30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v000001f47cac71b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f47ca49f40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f47cac8650_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f47cac8650_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f47cac8650_0;
    %store/vec4a v000001f47cac8150, 4, 0;
    %load/vec4 v000001f47cac8650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f47cac8650_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f47ca49f40;
T_9 ;
    %wait E_000001f47ca56760;
    %load/vec4 v000001f47cac7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001f47cac7390_0;
    %load/vec4 v000001f47cac8010_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f47cac8150, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f47ca145d0;
T_10 ;
    %wait E_000001f47ca56ce0;
    %load/vec4 v000001f47caccf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f47cace750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f47cace250_0;
    %assign/vec4 v000001f47cace750_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f47ca70d80;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001f47cacd850_0;
    %inv;
    %store/vec4 v000001f47cacd850_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f47ca70d80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cacd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f47cacdc10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f47cacdc10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001f47ca70d80;
T_13 ;
    %vpi_call 2 33 "$dumpfile", "processador_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f47ca70d80 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001f47ca70d80;
T_14 ;
    %vpi_call 2 39 "$monitor", "Time=%0t | PC=%h | Instrucao=%h | ALU Result=%h | Zero=%b", $time, v000001f47cace4d0_0, v000001f47cacd710_0, v000001f47cacdad0_0, v000001f47cacd3f0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001f47ca70d80;
T_15 ;
    %delay 200, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbenchProcessador.v";
    "processador.v";
    "./DataMemory.v";
    "./controle.v";
    "./ALU.v";
    "./controleULA.v";
    "./FetchUnit.v";
    "./MemoriaDeInstrucoes.v";
    "./Add4.v";
    "./multiALUSrc.v";
    "./multiMemtoReg.v";
    "./multiPCSrc.v";
    "./multiRegDst.v";
    "./Registradores.v";
    "./SignExtend.v";
