{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 01:18:32 2017 " "Info: Processing started: Tue Feb 28 01:18:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top2048 -c top2048 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top2048 -c top2048 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register s15\[0\]~reg0 register s13\[3\]~reg0 100.31 MHz 9.969 ns Internal " "Info: Clock \"clk\" has Internal fmax of 100.31 MHz between source register \"s15\[0\]~reg0\" and destination register \"s13\[3\]~reg0\" (period= 9.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.723 ns + Longest register register " "Info: + Longest register to register delay is 9.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s15\[0\]~reg0 1 REG LCFF_X43_Y26_N1 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 41; REG Node = 's15\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { s15[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.398 ns) 1.418 ns Equal0~0 2 COMB LCCOMB_X48_Y27_N18 128 " "Info: 2: + IC(1.020 ns) + CELL(0.398 ns) = 1.418 ns; Loc. = LCCOMB_X48_Y27_N18; Fanout = 128; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { s15[0]~reg0 Equal0~0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.275 ns) 2.529 ns s14\[3\]~40 3 COMB LCCOMB_X48_Y26_N4 2 " "Info: 3: + IC(0.836 ns) + CELL(0.275 ns) = 2.529 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 's14\[3\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { Equal0~0 s14[3]~40 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.437 ns) 4.007 ns s13\[1\]~37 4 COMB LCCOMB_X50_Y27_N24 1 " "Info: 4: + IC(1.041 ns) + CELL(0.437 ns) = 4.007 ns; Loc. = LCCOMB_X50_Y27_N24; Fanout = 1; COMB Node = 's13\[1\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { s14[3]~40 s13[1]~37 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 4.533 ns s13\[1\]~38 5 COMB LCCOMB_X50_Y27_N26 3 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 4.533 ns; Loc. = LCCOMB_X50_Y27_N26; Fanout = 3; COMB Node = 's13\[1\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { s13[1]~37 s13[1]~38 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.150 ns) 5.710 ns s13\[1\]~45 6 COMB LCCOMB_X48_Y25_N24 1 " "Info: 6: + IC(1.027 ns) + CELL(0.150 ns) = 5.710 ns; Loc. = LCCOMB_X48_Y25_N24; Fanout = 1; COMB Node = 's13\[1\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { s13[1]~38 s13[1]~45 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 6.254 ns s13\[1\]~47 7 COMB LCCOMB_X48_Y25_N4 1 " "Info: 7: + IC(0.269 ns) + CELL(0.275 ns) = 6.254 ns; Loc. = LCCOMB_X48_Y25_N4; Fanout = 1; COMB Node = 's13\[1\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { s13[1]~45 s13[1]~47 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 7.416 ns s13\[1\]~48 8 COMB LCCOMB_X50_Y27_N0 4 " "Info: 8: + IC(1.012 ns) + CELL(0.150 ns) = 7.416 ns; Loc. = LCCOMB_X50_Y27_N0; Fanout = 4; COMB Node = 's13\[1\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { s13[1]~47 s13[1]~48 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.827 ns s13\[1\]~49 9 COMB LCCOMB_X50_Y27_N18 4 " "Info: 9: + IC(0.261 ns) + CELL(0.150 ns) = 7.827 ns; Loc. = LCCOMB_X50_Y27_N18; Fanout = 4; COMB Node = 's13\[1\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { s13[1]~48 s13[1]~49 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.231 ns s13\[1\]~61 10 COMB LCCOMB_X50_Y27_N22 3 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 8.231 ns; Loc. = LCCOMB_X50_Y27_N22; Fanout = 3; COMB Node = 's13\[1\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { s13[1]~49 s13[1]~61 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.271 ns) 9.240 ns s13\[3\]~58 11 COMB LCCOMB_X51_Y28_N22 1 " "Info: 11: + IC(0.738 ns) + CELL(0.271 ns) = 9.240 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 1; COMB Node = 's13\[3\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { s13[1]~61 s13[3]~58 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 9.639 ns s13\[3\]~59 12 COMB LCCOMB_X51_Y28_N16 1 " "Info: 12: + IC(0.250 ns) + CELL(0.149 ns) = 9.639 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 1; COMB Node = 's13\[3\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { s13[3]~58 s13[3]~59 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.723 ns s13\[3\]~reg0 13 REG LCFF_X51_Y28_N17 21 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 9.723 ns; Loc. = LCFF_X51_Y28_N17; Fanout = 21; REG Node = 's13\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns ( 28.43 % ) " "Info: Total cell delay = 2.764 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.959 ns ( 71.57 % ) " "Info: Total interconnect delay = 6.959 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.723 ns" { s15[0]~reg0 Equal0~0 s14[3]~40 s13[1]~37 s13[1]~38 s13[1]~45 s13[1]~47 s13[1]~48 s13[1]~49 s13[1]~61 s13[3]~58 s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.723 ns" { s15[0]~reg0 {} Equal0~0 {} s14[3]~40 {} s13[1]~37 {} s13[1]~38 {} s13[1]~45 {} s13[1]~47 {} s13[1]~48 {} s13[1]~49 {} s13[1]~61 {} s13[3]~58 {} s13[3]~59 {} s13[3]~reg0 {} } { 0.000ns 1.020ns 0.836ns 1.041ns 0.251ns 1.027ns 0.269ns 1.012ns 0.261ns 0.254ns 0.738ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.437ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.032 ns - Smallest " "Info: - Smallest clock skew is -0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.871 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.871 ns s13\[3\]~reg0 3 REG LCFF_X51_Y28_N17 21 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X51_Y28_N17; Fanout = 21; REG Node = 's13\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.15 % ) " "Info: Total cell delay = 1.526 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.345 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} s13[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.903 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.537 ns) 2.903 ns s15\[0\]~reg0 3 REG LCFF_X43_Y26_N1 41 " "Info: 3: + IC(1.263 ns) + CELL(0.537 ns) = 2.903 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 41; REG Node = 's15\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { clk~clkctrl s15[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.57 % ) " "Info: Total cell delay = 1.526 ns ( 52.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 47.43 % ) " "Info: Total interconnect delay = 1.377 ns ( 47.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clk clk~clkctrl s15[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clk {} clk~combout {} clk~clkctrl {} s15[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} s13[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clk clk~clkctrl s15[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clk {} clk~combout {} clk~clkctrl {} s15[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.723 ns" { s15[0]~reg0 Equal0~0 s14[3]~40 s13[1]~37 s13[1]~38 s13[1]~45 s13[1]~47 s13[1]~48 s13[1]~49 s13[1]~61 s13[3]~58 s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.723 ns" { s15[0]~reg0 {} Equal0~0 {} s14[3]~40 {} s13[1]~37 {} s13[1]~38 {} s13[1]~45 {} s13[1]~47 {} s13[1]~48 {} s13[1]~49 {} s13[1]~61 {} s13[3]~58 {} s13[3]~59 {} s13[3]~reg0 {} } { 0.000ns 1.020ns 0.836ns 1.041ns 0.251ns 1.027ns 0.269ns 1.012ns 0.261ns 0.254ns 0.738ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.437ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} s13[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clk clk~clkctrl s15[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clk {} clk~combout {} clk~clkctrl {} s15[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.263ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s13\[3\]~reg0 keyin\[0\] clk 12.008 ns register " "Info: tsu for register \"s13\[3\]~reg0\" (data pin = \"keyin\[0\]\", clock pin = \"clk\") is 12.008 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.915 ns + Longest pin register " "Info: + Longest pin to register delay is 14.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns keyin\[0\] 1 PIN PIN_P7 153 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_P7; Fanout = 153; PIN Node = 'keyin\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyin[0] } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.521 ns) + CELL(0.388 ns) 7.721 ns s14\[3\]~40 2 COMB LCCOMB_X48_Y26_N4 2 " "Info: 2: + IC(6.521 ns) + CELL(0.388 ns) = 7.721 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 's14\[3\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { keyin[0] s14[3]~40 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.437 ns) 9.199 ns s13\[1\]~37 3 COMB LCCOMB_X50_Y27_N24 1 " "Info: 3: + IC(1.041 ns) + CELL(0.437 ns) = 9.199 ns; Loc. = LCCOMB_X50_Y27_N24; Fanout = 1; COMB Node = 's13\[1\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { s14[3]~40 s13[1]~37 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 9.725 ns s13\[1\]~38 4 COMB LCCOMB_X50_Y27_N26 3 " "Info: 4: + IC(0.251 ns) + CELL(0.275 ns) = 9.725 ns; Loc. = LCCOMB_X50_Y27_N26; Fanout = 3; COMB Node = 's13\[1\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { s13[1]~37 s13[1]~38 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.150 ns) 10.902 ns s13\[1\]~45 5 COMB LCCOMB_X48_Y25_N24 1 " "Info: 5: + IC(1.027 ns) + CELL(0.150 ns) = 10.902 ns; Loc. = LCCOMB_X48_Y25_N24; Fanout = 1; COMB Node = 's13\[1\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { s13[1]~38 s13[1]~45 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 11.446 ns s13\[1\]~47 6 COMB LCCOMB_X48_Y25_N4 1 " "Info: 6: + IC(0.269 ns) + CELL(0.275 ns) = 11.446 ns; Loc. = LCCOMB_X48_Y25_N4; Fanout = 1; COMB Node = 's13\[1\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { s13[1]~45 s13[1]~47 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 12.608 ns s13\[1\]~48 7 COMB LCCOMB_X50_Y27_N0 4 " "Info: 7: + IC(1.012 ns) + CELL(0.150 ns) = 12.608 ns; Loc. = LCCOMB_X50_Y27_N0; Fanout = 4; COMB Node = 's13\[1\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { s13[1]~47 s13[1]~48 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 13.019 ns s13\[1\]~49 8 COMB LCCOMB_X50_Y27_N18 4 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 13.019 ns; Loc. = LCCOMB_X50_Y27_N18; Fanout = 4; COMB Node = 's13\[1\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { s13[1]~48 s13[1]~49 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 13.423 ns s13\[1\]~61 9 COMB LCCOMB_X50_Y27_N22 3 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 13.423 ns; Loc. = LCCOMB_X50_Y27_N22; Fanout = 3; COMB Node = 's13\[1\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { s13[1]~49 s13[1]~61 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.271 ns) 14.432 ns s13\[3\]~58 10 COMB LCCOMB_X51_Y28_N22 1 " "Info: 10: + IC(0.738 ns) + CELL(0.271 ns) = 14.432 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 1; COMB Node = 's13\[3\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { s13[1]~61 s13[3]~58 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 14.831 ns s13\[3\]~59 11 COMB LCCOMB_X51_Y28_N16 1 " "Info: 11: + IC(0.250 ns) + CELL(0.149 ns) = 14.831 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 1; COMB Node = 's13\[3\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { s13[3]~58 s13[3]~59 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.915 ns s13\[3\]~reg0 12 REG LCFF_X51_Y28_N17 21 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 14.915 ns; Loc. = LCFF_X51_Y28_N17; Fanout = 21; REG Node = 's13\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.291 ns ( 22.07 % ) " "Info: Total cell delay = 3.291 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.624 ns ( 77.93 % ) " "Info: Total interconnect delay = 11.624 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.915 ns" { keyin[0] s14[3]~40 s13[1]~37 s13[1]~38 s13[1]~45 s13[1]~47 s13[1]~48 s13[1]~49 s13[1]~61 s13[3]~58 s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.915 ns" { keyin[0] {} keyin[0]~combout {} s14[3]~40 {} s13[1]~37 {} s13[1]~38 {} s13[1]~45 {} s13[1]~47 {} s13[1]~48 {} s13[1]~49 {} s13[1]~61 {} s13[3]~58 {} s13[3]~59 {} s13[3]~reg0 {} } { 0.000ns 0.000ns 6.521ns 1.041ns 0.251ns 1.027ns 0.269ns 1.012ns 0.261ns 0.254ns 0.738ns 0.250ns 0.000ns } { 0.000ns 0.812ns 0.388ns 0.437ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.871 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.871 ns s13\[3\]~reg0 3 REG LCFF_X51_Y28_N17 21 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X51_Y28_N17; Fanout = 21; REG Node = 's13\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.15 % ) " "Info: Total cell delay = 1.526 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.345 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} s13[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.915 ns" { keyin[0] s14[3]~40 s13[1]~37 s13[1]~38 s13[1]~45 s13[1]~47 s13[1]~48 s13[1]~49 s13[1]~61 s13[3]~58 s13[3]~59 s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.915 ns" { keyin[0] {} keyin[0]~combout {} s14[3]~40 {} s13[1]~37 {} s13[1]~38 {} s13[1]~45 {} s13[1]~47 {} s13[1]~48 {} s13[1]~49 {} s13[1]~61 {} s13[3]~58 {} s13[3]~59 {} s13[3]~reg0 {} } { 0.000ns 0.000ns 6.521ns 1.041ns 0.251ns 1.027ns 0.269ns 1.012ns 0.261ns 0.254ns 0.738ns 0.250ns 0.000ns } { 0.000ns 0.812ns 0.388ns 0.437ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl s13[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} s13[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s0\[0\] s0\[0\]~reg0 11.366 ns register " "Info: tco from clock \"clk\" to destination pin \"s0\[0\]\" through register \"s0\[0\]~reg0\" is 11.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns s0\[0\]~reg0 3 REG LCFF_X43_Y28_N9 45 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y28_N9; Fanout = 45; REG Node = 's0\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl s0[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl s0[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} s0[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.217 ns + Longest register pin " "Info: + Longest register to pin delay is 8.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s0\[0\]~reg0 1 REG LCFF_X43_Y28_N9 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y28_N9; Fanout = 45; REG Node = 's0\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.615 ns) + CELL(2.602 ns) 8.217 ns s0\[0\] 2 PIN PIN_P22 0 " "Info: 2: + IC(5.615 ns) + CELL(2.602 ns) = 8.217 ns; Loc. = PIN_P22; Fanout = 0; PIN Node = 's0\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { s0[0]~reg0 s0[0] } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 31.67 % ) " "Info: Total cell delay = 2.602 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.615 ns ( 68.33 % ) " "Info: Total interconnect delay = 5.615 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { s0[0]~reg0 s0[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { s0[0]~reg0 {} s0[0] {} } { 0.000ns 5.615ns } { 0.000ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl s0[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} s0[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { s0[0]~reg0 s0[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { s0[0]~reg0 {} s0[0] {} } { 0.000ns 5.615ns } { 0.000ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "s6\[0\]~reg0 keyin\[1\] clk -0.027 ns register " "Info: th for register \"s6\[0\]~reg0\" (data pin = \"keyin\[1\]\", clock pin = \"clk\") is -0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.898 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.898 ns s6\[0\]~reg0 3 REG LCFF_X47_Y29_N1 52 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.898 ns; Loc. = LCFF_X47_Y29_N1; Fanout = 52; REG Node = 's6\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { clk~clkctrl s6[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.66 % ) " "Info: Total cell delay = 1.526 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.34 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl s6[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} s6[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns keyin\[1\] 1 PIN PIN_H15 143 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 143; PIN Node = 'keyin\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyin[1] } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.420 ns) 3.107 ns s6\[0\]~8 2 COMB LCCOMB_X47_Y29_N0 1 " "Info: 2: + IC(1.728 ns) + CELL(0.420 ns) = 3.107 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 1; COMB Node = 's6\[0\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { keyin[1] s6[0]~8 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.191 ns s6\[0\]~reg0 3 REG LCFF_X47_Y29_N1 52 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.191 ns; Loc. = LCFF_X47_Y29_N1; Fanout = 52; REG Node = 's6\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { s6[0]~8 s6[0]~reg0 } "NODE_NAME" } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 45.85 % ) " "Info: Total cell delay = 1.463 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 54.15 % ) " "Info: Total interconnect delay = 1.728 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { keyin[1] s6[0]~8 s6[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { keyin[1] {} keyin[1]~combout {} s6[0]~8 {} s6[0]~reg0 {} } { 0.000ns 0.000ns 1.728ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl s6[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} s6[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { keyin[1] s6[0]~8 s6[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { keyin[1] {} keyin[1]~combout {} s6[0]~8 {} s6[0]~reg0 {} } { 0.000ns 0.000ns 1.728ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 01:18:32 2017 " "Info: Processing ended: Tue Feb 28 01:18:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
