/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [12:0] _02_;
  reg [13:0] _03_;
  wire [6:0] _04_;
  reg [3:0] _05_;
  wire [7:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[8] | ~(celloutsig_0_3z[1]);
  assign celloutsig_1_0z = in_data[110] | ~(in_data[121]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_0_1z = _00_ ^ _01_;
  assign celloutsig_1_6z = in_data[181] ^ celloutsig_1_1z;
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= in_data[67:61];
  assign { _00_, _04_[5:1], _01_ } = _11_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 13'h0000;
    else _02_ <= in_data[76:64];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 14'h0000;
    else _03_ <= celloutsig_0_2z[15:2];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_15z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_2z[14:2], celloutsig_0_6z } / { 1'h1, celloutsig_0_8z[15:3] };
  assign celloutsig_0_18z = { celloutsig_0_2z[12:1], celloutsig_0_13z } / { 1'h1, _03_[12:1] };
  assign celloutsig_1_4z = in_data[121:119] / { 1'h1, celloutsig_1_3z[18], celloutsig_1_0z };
  assign celloutsig_0_7z = { _00_, _04_[5:1], _01_, celloutsig_0_6z, celloutsig_0_1z } === in_data[69:61];
  assign celloutsig_1_7z = { celloutsig_1_3z[6:4], celloutsig_1_2z } <= celloutsig_1_5z[9:6];
  assign celloutsig_1_19z = { in_data[163:160], celloutsig_1_6z } % { 1'h1, celloutsig_1_12z[3:0] };
  assign celloutsig_0_8z = { in_data[43:25], celloutsig_0_6z } % { 1'h1, _02_[9:4], _02_ };
  assign celloutsig_0_15z = celloutsig_0_10z[7:1] % { 1'h1, in_data[42:37] };
  assign celloutsig_1_12z = celloutsig_1_8z[0] ? { 1'h0, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } : { celloutsig_1_8z[2:1], celloutsig_1_6z, celloutsig_1_0z, 1'h0, celloutsig_1_7z };
  assign celloutsig_1_1z = | in_data[166:158];
  assign celloutsig_1_5z = { in_data[130:119], celloutsig_1_2z } >> celloutsig_1_3z[17:5];
  assign celloutsig_1_8z = celloutsig_1_5z[5:3] >> { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[12:8] ~^ { _04_[4:1], _01_ };
  assign celloutsig_1_3z = { in_data[185:163], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } ~^ { in_data[127:104], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_5z[9:1] ^ celloutsig_1_3z[9:1];
  assign celloutsig_0_9z = { _02_[10:1], celloutsig_0_6z } ^ { _03_[9:0], celloutsig_0_7z };
  assign celloutsig_0_10z = celloutsig_0_9z[10:3] ^ in_data[73:66];
  assign celloutsig_0_17z = { celloutsig_0_11z[6], _05_, celloutsig_0_1z } ^ celloutsig_0_8z[7:2];
  assign celloutsig_0_2z = in_data[54:37] ^ { in_data[12:2], _00_, _04_[5:1], _01_ };
  assign celloutsig_0_13z = ~((celloutsig_0_6z & _04_[4]) | (celloutsig_0_8z[4] & _03_[12]));
  assign { _04_[6], _04_[0] } = { _00_, _01_ };
  assign { out_data[136:128], out_data[100:96], out_data[37:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
