vendor_name = ModelSim
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ALU.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_rom.qip
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_rom.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/Test2.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_ram.qip
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/program_ram.v
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/db/Test2.cbx.xml
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera quartus ii/software/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf
source_file = 1, D:/Onderneming/16-bits processor/PWS-processor/rom_inhoud2.hex
design_name = FDE_processor
instance = comp, \pc[0]~I , pc[0], FDE_processor, 1
instance = comp, \pc[1]~I , pc[1], FDE_processor, 1
instance = comp, \pc[2]~I , pc[2], FDE_processor, 1
instance = comp, \pc[3]~I , pc[3], FDE_processor, 1
instance = comp, \pc[4]~I , pc[4], FDE_processor, 1
instance = comp, \pc[5]~I , pc[5], FDE_processor, 1
instance = comp, \pc[6]~I , pc[6], FDE_processor, 1
instance = comp, \pc[7]~I , pc[7], FDE_processor, 1
instance = comp, \pc[8]~I , pc[8], FDE_processor, 1
instance = comp, \pc[9]~I , pc[9], FDE_processor, 1
instance = comp, \pc[10]~I , pc[10], FDE_processor, 1
instance = comp, \pc[11]~I , pc[11], FDE_processor, 1
instance = comp, \pc[12]~I , pc[12], FDE_processor, 1
instance = comp, \pc[13]~I , pc[13], FDE_processor, 1
instance = comp, \pc[14]~I , pc[14], FDE_processor, 1
instance = comp, \pc[15]~I , pc[15], FDE_processor, 1
instance = comp, \clock~I , clock, FDE_processor, 1
instance = comp, \outputArgument[0]~I , outputArgument[0], FDE_processor, 1
instance = comp, \outputArgument[1]~I , outputArgument[1], FDE_processor, 1
instance = comp, \outputArgument[2]~I , outputArgument[2], FDE_processor, 1
instance = comp, \outputArgument[3]~I , outputArgument[3], FDE_processor, 1
instance = comp, \outputArgument[4]~I , outputArgument[4], FDE_processor, 1
instance = comp, \outputArgument[5]~I , outputArgument[5], FDE_processor, 1
instance = comp, \outputArgument[6]~I , outputArgument[6], FDE_processor, 1
instance = comp, \outputArgument[7]~I , outputArgument[7], FDE_processor, 1
instance = comp, \outputArgument[8]~I , outputArgument[8], FDE_processor, 1
instance = comp, \outputArgument[9]~I , outputArgument[9], FDE_processor, 1
instance = comp, \outputArgument[10]~I , outputArgument[10], FDE_processor, 1
instance = comp, \outputArgument[11]~I , outputArgument[11], FDE_processor, 1
instance = comp, \outputArgument[12]~I , outputArgument[12], FDE_processor, 1
instance = comp, \outputArgument[13]~I , outputArgument[13], FDE_processor, 1
instance = comp, \outputArgument[14]~I , outputArgument[14], FDE_processor, 1
instance = comp, \outputArgument[15]~I , outputArgument[15], FDE_processor, 1
