<profile>

<section name = "Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6'" level="0">
<item name = "Date">Sun Mar 30 16:39:56 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Vitis_Legacy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6">?, ?, 23, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1707, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 20, 1353, 638, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 127, -</column>
<column name="Register">-, -, 2026, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 3, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_62_2_1_U4">mul_32ns_32ns_62_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32ns_32ns_62_2_1_U5">mul_32ns_32ns_62_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_52_2_1_U7">mul_32s_32s_52_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_62s_32ns_62_5_1_U6">mul_62s_32ns_62_5_1, 0, 5, 429, 244, 0</column>
<column name="mul_62s_62s_62_5_1_U3">mul_62s_62s_62_5_1, 0, 6, 429, 244, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_fu_673_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln1027_1_fu_370_p2">+, 0, 0, 69, 62, 62</column>
<column name="add_ln1027_2_fu_565_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln1027_3_fu_599_p2">+, 0, 0, 69, 62, 62</column>
<column name="add_ln1027_4_fu_611_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln1027_5_fu_445_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln1027_fu_398_p2">+, 0, 0, 103, 96, 1</column>
<column name="add_ln42_fu_587_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln43_fu_632_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln840_1_fu_387_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln840_2_fu_439_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln840_fu_352_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_35_fu_496_p2">+, 0, 0, 69, 62, 62</column>
<column name="p_mid146_fu_506_p2">+, 0, 0, 69, 62, 62</column>
<column name="p_mid1_fu_526_p2">+, 0, 0, 69, 62, 62</column>
<column name="tmp10_fu_548_p2">+, 0, 0, 69, 62, 62</column>
<column name="tmp3_fu_480_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp3_mid1_fu_488_p2">+, 0, 0, 40, 33, 33</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_1_fu_328_p2">icmp, 0, 0, 39, 96, 96</column>
<column name="icmp_ln1027_2_fu_339_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln1027_3_fu_375_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1027_fu_415_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1027_10_fu_450_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln1027_1_fu_358_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1027_2_fu_501_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1027_3_fu_510_p3">select, 0, 0, 62, 1, 1</column>
<column name="select_ln1027_4_fu_516_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1027_5_fu_380_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1027_6_fu_419_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln1027_7_fu_532_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1027_8_fu_538_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1027_9_fu_434_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1027_fu_344_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_108">9, 2, 32, 64</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="cy_V_fu_116">9, 2, 32, 64</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="iChannel_V_fu_124">9, 2, 32, 64</column>
<column name="indvar_flatten68_fu_128">9, 2, 96, 192</column>
<column name="indvar_flatten_fu_120">9, 2, 64, 128</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="op2_fu_112">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_108">32, 0, 32, 0</column>
<column name="add_ln1027_1_reg_856">62, 0, 62, 0</column>
<column name="add_ln840_1_reg_869">32, 0, 32, 0</column>
<column name="add_ln840_reg_851">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="convWidth_cast_cast_reg_785">32, 0, 62, 30</column>
<column name="cy_V_1_reg_803">32, 0, 32, 0</column>
<column name="cy_V_fu_116">32, 0, 32, 0</column>
<column name="empty_36_reg_882">62, 0, 62, 0</column>
<column name="empty_reg_876">62, 0, 62, 0</column>
<column name="filterValue_reg_961">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_955">64, 0, 64, 0</column>
<column name="gmem_addr_reg_939">64, 0, 64, 0</column>
<column name="iChannel_V_fu_124">32, 0, 32, 0</column>
<column name="icmp_ln1027_1_reg_823">1, 0, 1, 0</column>
<column name="icmp_ln1027_2_reg_837">1, 0, 1, 0</column>
<column name="icmp_ln1027_2_reg_837_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten68_fu_128">96, 0, 96, 0</column>
<column name="indvar_flatten68_load_reg_808">96, 0, 96, 0</column>
<column name="indvar_flatten_fu_120">64, 0, 64, 0</column>
<column name="indvar_flatten_load_reg_832">64, 0, 64, 0</column>
<column name="inputHeight_cast9_cast_reg_797">32, 0, 62, 30</column>
<column name="inputWidth_cast10_cast_reg_775">32, 0, 62, 30</column>
<column name="mul_ln1027_2_reg_945">62, 0, 62, 0</column>
<column name="mul_ln1027_reg_934">62, 0, 62, 0</column>
<column name="op2_fu_112">32, 0, 32, 0</column>
<column name="op2_load_reg_827">32, 0, 32, 0</column>
<column name="p_mid115_reg_919">62, 0, 62, 0</column>
<column name="p_mid136_reg_908">62, 0, 62, 0</column>
<column name="pixelValue_reg_966">32, 0, 32, 0</column>
<column name="select_ln1027_5_reg_861">1, 0, 1, 0</column>
<column name="select_ln1027_5_reg_861_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln1027_6_reg_892">32, 0, 32, 0</column>
<column name="select_ln1027_8_reg_924">62, 0, 62, 0</column>
<column name="select_ln1027_reg_846">32, 0, 32, 0</column>
<column name="sext_ln39_mid2_v_reg_950">62, 0, 62, 0</column>
<column name="tmp10_reg_929">62, 0, 62, 0</column>
<column name="tmp10_reg_929_pp0_iter3_reg">62, 0, 62, 0</column>
<column name="tmp3_cast_mid144_cast_reg_780">32, 0, 62, 30</column>
<column name="tmp3_mid1_reg_914">33, 0, 33, 0</column>
<column name="tmp3_reg_903">33, 0, 33, 0</column>
<column name="trunc_ln1_reg_981">32, 0, 32, 0</column>
<column name="x_V_cast13_cast_reg_770">32, 0, 62, 30</column>
<column name="zext_ln34_cast_reg_791">32, 0, 33, 1</column>
<column name="filterValue_reg_961">64, 32, 32, 0</column>
<column name="icmp_ln1027_1_reg_823">64, 32, 1, 0</column>
<column name="select_ln1027_6_reg_892">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_291_p_din0">out, 32, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_291_p_din1">out, 32, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_291_p_dout0">in, 62, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_291_p_ce">out, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_443_p_din0">out, 32, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_443_p_din1">out, 32, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_443_p_dout0">in, 62, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="grp_fu_443_p_ce">out, 1, ap_ctrl_hs, Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="inputHeight_cast9">in, 32, ap_none, inputHeight_cast9, scalar</column>
<column name="zext_ln34">in, 32, ap_none, zext_ln34, scalar</column>
<column name="convWidth_cast">in, 32, ap_none, convWidth_cast, scalar</column>
<column name="mul_ln15_1">in, 96, ap_none, mul_ln15_1, scalar</column>
<column name="mul_ln15">in, 64, ap_none, mul_ln15, scalar</column>
<column name="mul_ln1027_1">in, 62, ap_none, mul_ln1027_1, scalar</column>
<column name="tmp1">in, 62, ap_none, tmp1, scalar</column>
<column name="coeffs">in, 64, ap_none, coeffs, scalar</column>
<column name="tmp3_cast_mid144">in, 32, ap_none, tmp3_cast_mid144, scalar</column>
<column name="convWidth">in, 32, ap_none, convWidth, scalar</column>
<column name="icmp_ln1027">in, 1, ap_none, icmp_ln1027, scalar</column>
<column name="inputWidth_cast10">in, 32, ap_none, inputWidth_cast10, scalar</column>
<column name="x_V_cast13">in, 32, ap_none, x_V_cast13, scalar</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="acc_out">out, 32, ap_vld, acc_out, pointer</column>
<column name="acc_out_ap_vld">out, 1, ap_vld, acc_out, pointer</column>
</table>
</item>
</section>
</profile>
