KEY LIBERO "2022.1"
KEY CAPTURE "2022.1.0.10"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS_ES"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS_ES"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "\\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "Top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
CURREV=2
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="1298"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="697"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="13496"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="22096"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="3801"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="2194"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="2287"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="1981"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\3.0.101\COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="485"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.7.100\COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="573"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.100\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DPSRAM\1.1.110\PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="246"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.302\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="288"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="243"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\Clock_Reset\Clock_Reset.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="2459"
ENDFILE
VALUE "<project>\component\work\Clock_Reset\Clock_Reset.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4662"
PARENT="<project>\component\work\Clock_Reset\Clock_Reset.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Controler\Controler.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6255"
ENDFILE
VALUE "<project>\component\work\Controler\Controler.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="15243"
PARENT="<project>\component\work\Controler\Controler.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4817"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5379"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="990"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4467"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2197"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4506"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5310"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="990"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4427"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2160"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\COREFIFO_C1_COREFIFO_C1_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4818"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5370"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="990"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2543"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2197"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\COREFIFO_C2_COREFIFO_C2_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4506"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5310"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="990"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4427"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2160"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\COREFIFO_C3_COREFIFO_C3_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4660"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5467"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="993"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="121014"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2160"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\COREFIFO_C4_COREFIFO_C4_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4660"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5469"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3861"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5.cxf"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="993"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
STATE="utd"
TIME="1683716087"
SIZE="21"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
STATE="utd"
TIME="1683716087"
SIZE="3204"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="70280"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="53880"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="136223"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2160"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13100"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2660"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2421"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="32655"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="23056"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="18342"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="372"
PARENT="<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\COREFIFO_C5_COREFIFO_C5_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="3320"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2565"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="5249"
PARENT="<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4795"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5199"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="451"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="1894"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
STATE="utd"
TIME="1683716087"
SIZE="1434"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="12916"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13802"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="7473"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="20575"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="8496"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="37851"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Data_Block\Data_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1684174477"
SIZE="4921"
ENDFILE
VALUE "<project>\component\work\Data_Block\Data_Block.v,hdl"
STATE="utd"
TIME="1684174476"
SIZE="17945"
PARENT="<project>\component\work\Data_Block\Data_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4746"
ENDFILE
VALUE "<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="5927"
PARENT="<project>\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Input_Data_Part\Input_Data_Part.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="5854"
ENDFILE
VALUE "<project>\component\work\Input_Data_Part\Input_Data_Part.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="7707"
PARENT="<project>\component\work\Input_Data_Part\Input_Data_Part.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="18448"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="10202"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="457"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="3983"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6596"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4830"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="18731"
PARENT="<project>\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6815"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4574"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="531693"
PARENT="<project>\component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4570"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="10896"
PARENT="<project>\component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4570"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="10896"
PARENT="<project>\component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6433"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4329"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2735"
PARENT="<project>\component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6747"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4537"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="515652"
PARENT="<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6807"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4570"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="738"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="10896"
PARENT="<project>\component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6433"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4329"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="951"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2929"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="6518"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4449"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="1055"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2684"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="9027"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="8892"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="511"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="1690"
PARENT="<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="2371"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2062"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="457"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="431"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.cxf,actgen_cxf"
STATE="utd"
TIME="1683917915"
SIZE="3007"
ENDFILE
VALUE "<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v,hdl"
STATE="utd"
TIME="1683917914"
SIZE="12019"
PARENT="<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="3198"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2407"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Top\Top.cxf,actgen_cxf"
STATE="utd"
TIME="1684174465"
SIZE="5508"
ENDFILE
VALUE "<project>\component\work\Top\Top.v,hdl"
STATE="utd"
TIME="1684174464"
SIZE="11492"
PARENT="<project>\component\work\Top\Top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.cxf,actgen_cxf"
STATE="utd"
TIME="1683716087"
SIZE="4621"
ENDFILE
VALUE "<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v,hdl"
STATE="utd"
TIME="1683716087"
SIZE="7283"
PARENT="<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_Protocol\UART_Protocol.cxf,actgen_cxf"
STATE="utd"
TIME="1684173861"
SIZE="4919"
ENDFILE
VALUE "<project>\component\work\UART_Protocol\UART_Protocol.v,hdl"
STATE="utd"
TIME="1684173860"
SIZE="9658"
PARENT="<project>\component\work\UART_Protocol\UART_Protocol.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1683716087"
SIZE="3528"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1684174496"
SIZE="2265"
ENDFILE
VALUE "<project>\hdl\ADI_SPI.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="9212"
ENDFILE
VALUE "<project>\hdl\Answer_Encoder.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="9977"
ENDFILE
VALUE "<project>\hdl\cmd_table.vhd,hdl"
STATE="utd"
TIME="1683919294"
SIZE="1662"
ENDFILE
VALUE "<project>\hdl\cmd_table_trigger.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="1225"
ENDFILE
VALUE "<project>\hdl\Command_Decoder.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="16697"
ENDFILE
VALUE "<project>\hdl\Communication_ANW_MUX.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="7111"
ENDFILE
VALUE "<project>\hdl\Communication_Builder.vhd,hdl"
STATE="utd"
TIME="1684090994"
SIZE="25745"
ENDFILE
VALUE "<project>\hdl\Communication_CMD_MUX.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="6810"
ENDFILE
VALUE "<project>\hdl\Communication_TX_Arbiter.vhd,hdl"
STATE="utd"
TIME="1684173315"
SIZE="4861"
ENDFILE
VALUE "<project>\hdl\FIFOs_Reader.vhd,hdl"
STATE="utd"
TIME="1684088895"
SIZE="20783"
ENDFILE
VALUE "<project>\hdl\mko.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="891"
ENDFILE
VALUE "<project>\hdl\REGISTERS.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="4379"
ENDFILE
VALUE "<project>\hdl\Sample_RAM_Block_Decoder.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="2336"
ENDFILE
VALUE "<project>\hdl\Sample_RAM_Block_MUX.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="3329"
ENDFILE
VALUE "<project>\hdl\Synchronizer.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="816"
ENDFILE
VALUE "<project>\hdl\System_Controler.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="6095"
ENDFILE
VALUE "<project>\hdl\Test_Generator.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="3370"
ENDFILE
VALUE "<project>\hdl\Trigger_Control.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="14274"
ENDFILE
VALUE "<project>\hdl\Trigger_Main.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="13510"
ENDFILE
VALUE "<project>\hdl\Trigger_Unit.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="7535"
ENDFILE
VALUE "<project>\hdl\UART_RX_Protocol.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="17799"
ENDFILE
VALUE "<project>\hdl\UART_TX_Protocol.vhd,hdl"
STATE="utd"
TIME="1683716087"
SIZE="10629"
ENDFILE
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1683716087"
SIZE="21504"
PARENT="<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
STATE="utd"
TIME="1683716087"
SIZE="10752"
PARENT="<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.cxf"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1684092499"
SIZE="4995"
ENDFILE
VALUE "<project>\simulation\SRAM_test_presynth_simulation.log,log"
STATE="utd"
TIME="1683716087"
SIZE="21817"
ENDFILE
VALUE "<project>\simulation\TB_Data_Block_presynth_simulation.log,log"
STATE="utd"
TIME="1684093046"
SIZE="49333"
ENDFILE
VALUE "<project>\simulation\tb_UART_Protocol_presynth_simulation.log,log"
STATE="utd"
TIME="1683716087"
SIZE="11126"
ENDFILE
VALUE "<project>\stimulus\SRAM_test.vhd,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="4920"
ENDFILE
VALUE "<project>\stimulus\TB_Data_Block.vhd,tb_hdl"
STATE="utd"
TIME="1684162775"
SIZE="13420"
ENDFILE
VALUE "<project>\stimulus\tb_UART_Protocol.vhd,tb_hdl"
STATE="utd"
TIME="1683716087"
SIZE="5417"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1683716087"
SIZE="154"
ENDFILE
VALUE "<project>\synthesis\synwork\layer1.so,so"
STATE="utd"
TIME="1683716087"
SIZE="154"
ENDFILE
VALUE "<project>\synthesis\Top.so,so"
STATE="utd"
TIME="1683716087"
SIZE="222"
ENDFILE
VALUE "<project>\synthesis\Top.vm,syn_vm"
STATE="ood"
TIME="1683716087"
SIZE="1456625"
ENDFILE
VALUE "<project>\synthesis\Top_syn.prj,prj"
STATE="utd"
TIME="1683822396"
SIZE="16456"
ENDFILE
VALUE "<project>\synthesis\Top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1683716087"
SIZE="11638"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work"
FILE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work"
FILE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work"
FILE "<project>\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work"
FILE "<project>\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
ENDLIST
LIST "Top::work"
FILE "<project>\component\work\Top\Top.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\Top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io\user.pdc,io_pdc"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST COREFIFO_C1_COREFIFO_C1_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C3_COREFIFO_C3_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\mti\scripts\runall.do,do"
ENDLIST
LIST PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
VALUE "<project>\simulation\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
LIST PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
VALUE "<project>\simulation\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0.mem,sim"
ENDLIST
LIST COREFIFO_C4_COREFIFO_C4_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C5_COREFIFO_C5_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREFIFO_C0_COREFIFO_C0_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\mti\scripts\runall.do,do"
ENDLIST
LIST COREUART_C0_COREUART_C0_0_COREUART
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vlog.do,do"
ENDLIST
LIST COREFIFO_C2_COREFIFO_C2_0_COREFIFO
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\top_define.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v,tb_hdl"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\wave.do,do"
VALUE "<project>\component\work\COREFIFO_C2\COREFIFO_C2_0\mti\scripts\runall.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\ModelSimPro\win32acoem\modelsim.exe"
PARAM=" -l TB_Data_Block_presynth_simulation.log "
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v2022.1\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;Data_Block;0
SmartDesign;Event_Info_RAM_Block;0
SmartDesign;Sample_RAM_Block;0
StartPage;StartPage;0
SmartDesign;Controler;0
SmartDesign;Top;0
SmartDesign;Trigger_Top_Part;0
Constraint Manager;Constraint Manager;0
SmartDesign;UART_Protocol;0
ACTIVEVIEW;Constraint Manager
ENDLIST
LIST ModuleSubBlockList
LIST "ADI_SPI::work","hdl\ADI_SPI.vhd","FALSE","FALSE"
ENDLIST
LIST "Answer_Encoder::work","hdl\Answer_Encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Clock_Reset::work","component\work\Clock_Reset\Clock_Reset.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C0::work","component\work\PF_OSC_C0\PF_OSC_C0.v","TRUE","FALSE"
SUBBLOCK "Synchronizer::work","hdl\Synchronizer.vhd","FALSE","FALSE"
ENDLIST
LIST "cmd_table::work","hdl\cmd_table.vhd","FALSE","FALSE"
ENDLIST
LIST "cmd_table_trigger::work","hdl\cmd_table_trigger.vhd","FALSE","FALSE"
ENDLIST
LIST "Command_Decoder::work","hdl\Command_Decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_ANW_MUX::work","hdl\Communication_ANW_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_Builder::work","hdl\Communication_Builder.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_CMD_MUX::work","hdl\Communication_CMD_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Communication_TX_Arbiter::work","hdl\Communication_TX_Arbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "Controler::work","component\work\Controler\Controler.v","TRUE","FALSE"
SUBBLOCK "ADI_SPI::work","hdl\ADI_SPI.vhd","FALSE","FALSE"
SUBBLOCK "Answer_Encoder::work","hdl\Answer_Encoder.vhd","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1::work","component\work\COREFIFO_C1\COREFIFO_C1.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C3::work","component\work\COREFIFO_C3\COREFIFO_C3.v","TRUE","FALSE"
SUBBLOCK "Command_Decoder::work","hdl\Command_Decoder.vhd","FALSE","FALSE"
SUBBLOCK "Communication_ANW_MUX::work","hdl\Communication_ANW_MUX.vhd","FALSE","FALSE"
SUBBLOCK "Communication_CMD_MUX::work","hdl\Communication_CMD_MUX.vhd","FALSE","FALSE"
SUBBLOCK "REGISTERS::work","hdl\REGISTERS.vhd","FALSE","FALSE"
SUBBLOCK "System_Controler::work","hdl\System_Controler.vhd","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0::work","component\work\COREFIFO_C0\COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_LSRAM_top::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1::work","component\work\COREFIFO_C1\COREFIFO_C1.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_async::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_fwft::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_ram_wrapper::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_async::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_NstagesSync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_fwft::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_NstagesSync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_LSRAM_top::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2::work","component\work\COREFIFO_C2\COREFIFO_C2.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_fwft::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync_scntr::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_async::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_ram_wrapper::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_fwft::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_sync_scntr::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_LSRAM_top::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3::work","component\work\COREFIFO_C3\COREFIFO_C3.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_async::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_fwft::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_ram_wrapper::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_async::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_NstagesSync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_fwft::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_NstagesSync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_LSRAM_top::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4::work","component\work\COREFIFO_C4\COREFIFO_C4.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_async::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_ram_wrapper::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_async::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_LSRAM_top::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5::work","component\work\COREFIFO_C5\COREFIFO_C5.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_async::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_ram_wrapper::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_async::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_LSRAM_top::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Clock_gen::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Clock_gen::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Rx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_Tx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_256x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_fifo_ctrl_256::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_fifo_ctrl_256::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_ram16x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_ram16x8::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Rx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "COREUART_C0_COREUART_C0_0_Tx_async::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
SUBBLOCK "Communication_Builder::work","hdl\Communication_Builder.vhd","FALSE","FALSE"
SUBBLOCK "Event_Info_RAM_Block::work","component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "FIFOs_Reader::work","hdl\FIFOs_Reader.vhd","FALSE","FALSE"
SUBBLOCK "Input_Data_Part::work","component\work\Input_Data_Part\Input_Data_Part.v","TRUE","FALSE"
SUBBLOCK "Sample_RAM_Block::work","component\work\Sample_RAM_Block\Sample_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "Test_Generator::work","hdl\Test_Generator.vhd","FALSE","FALSE"
SUBBLOCK "Trigger_Top_Part::work","component\work\Trigger_Top_Part\Trigger_Top_Part.v","TRUE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_async::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_ram_wrapper::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_LSRAM_top::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C1_COREFIFO_C1_0_ram_wrapper::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_LSRAM_top::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_async::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_async.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_NstagesSync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_grayToBinConv::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_corefifo_NstagesSync::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C2_COREFIFO_C2_0_ram_wrapper::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_LSRAM_top::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO_C2_COREFIFO_C2_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C3_COREFIFO_C3_0_ram_wrapper::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_LSRAM_top::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_ram_wrapper::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_LSRAM_top::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_ram_wrapper::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_LSRAM_top::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "mko::work","hdl\mko.vhd","FALSE","FALSE"
ENDLIST
LIST "Event_Info_RAM_Block::work","component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C7::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C8_Event_Status::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v","TRUE","FALSE"
ENDLIST
LIST "FIFOs_Reader::work","hdl\FIFOs_Reader.vhd","FALSE","FALSE"
ENDLIST
LIST "Input_Data_Part::work","component\work\Input_Data_Part\Input_Data_Part.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C4::work","component\work\COREFIFO_C4\COREFIFO_C4.v","TRUE","FALSE"
SUBBLOCK "Trigger_Unit::work","hdl\Trigger_Unit.vhd","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C1::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C1\PF_DPSRAM_C1_0\PF_DPSRAM_C1_PF_DPSRAM_C1_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C2::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2_0\PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C3::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C3\PF_DPSRAM_C3_0\PF_DPSRAM_C3_PF_DPSRAM_C3_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C4::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C4\PF_DPSRAM_C4_0\PF_DPSRAM_C4_PF_DPSRAM_C4_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C5::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C6::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C6\PF_DPSRAM_C6_0\PF_DPSRAM_C6_PF_DPSRAM_C6_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C7::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM::work","component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0::work","component\work\PF_OSC_C0\PF_OSC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "REGISTERS::work","hdl\REGISTERS.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block::work","component\work\Sample_RAM_Block\Sample_RAM_Block.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C5::work","component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v","TRUE","FALSE"
SUBBLOCK "Sample_RAM_Block_Decoder::work","hdl\Sample_RAM_Block_Decoder.vhd","FALSE","FALSE"
SUBBLOCK "Sample_RAM_Block_MUX::work","hdl\Sample_RAM_Block_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block_Decoder::work","hdl\Sample_RAM_Block_Decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "Sample_RAM_Block_MUX::work","hdl\Sample_RAM_Block_MUX.vhd","FALSE","FALSE"
ENDLIST
LIST "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
SUBBLOCK "PF_DPSRAM_C2::work","component\work\PF_DPSRAM_C2\PF_DPSRAM_C2.v","TRUE","FALSE"
ENDLIST
LIST "Synchronizer::work","hdl\Synchronizer.vhd","FALSE","FALSE"
ENDLIST
LIST "System_Controler::work","hdl\System_Controler.vhd","FALSE","FALSE"
ENDLIST
LIST "Test_Generator::work","hdl\Test_Generator.vhd","FALSE","FALSE"
ENDLIST
LIST "Top::work","component\work\Top\Top.v","TRUE","FALSE"
SUBBLOCK "Clock_Reset::work","component\work\Clock_Reset\Clock_Reset.v","TRUE","FALSE"
SUBBLOCK "Controler::work","component\work\Controler\Controler.v","TRUE","FALSE"
SUBBLOCK "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
SUBBLOCK "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
ENDLIST
LIST "Trigger_Control::work","hdl\Trigger_Control.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Main::work","hdl\Trigger_Main.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Top_Part::work","component\work\Trigger_Top_Part\Trigger_Top_Part.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C5::work","component\work\COREFIFO_C5\COREFIFO_C5.v","TRUE","FALSE"
SUBBLOCK "Trigger_Control::work","hdl\Trigger_Control.vhd","FALSE","FALSE"
SUBBLOCK "Trigger_Main::work","hdl\Trigger_Main.vhd","FALSE","FALSE"
ENDLIST
LIST "Trigger_Unit::work","hdl\Trigger_Unit.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
SUBBLOCK "COREFIFO_C0::work","component\work\COREFIFO_C0\COREFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.v","TRUE","FALSE"
SUBBLOCK "Communication_TX_Arbiter::work","hdl\Communication_TX_Arbiter.vhd","FALSE","FALSE"
SUBBLOCK "UART_RX_Protocol::work","hdl\UART_RX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "UART_TX_Protocol::work","hdl\UART_TX_Protocol.vhd","FALSE","FALSE"
SUBBLOCK "mko::work","hdl\mko.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_RX_Protocol::work","hdl\UART_RX_Protocol.vhd","FALSE","FALSE"
ENDLIST
LIST "UART_TX_Protocol::work","hdl\UART_TX_Protocol.vhd","FALSE","FALSE"
ENDLIST
LIST "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
ENDLIST
LIST "COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF::work","component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
ENDLIST
LIST "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
ENDLIST
LIST "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
SUBBLOCK "MEM_WgtR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v","FALSE","TRUE"
SUBBLOCK "MEM_WltR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v","FALSE","TRUE"
SUBBLOCK "MEM_WeqR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WeqR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WgtR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WgtR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WltR::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\MEM_WltR.v","FALSE","TRUE"
ENDLIST
LIST "SRAM_test::work","stimulus\SRAM_test.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
ENDLIST
LIST "TB_Data_Block::work","stimulus\TB_Data_Block.vhd","FALSE","TRUE"
SUBBLOCK "Data_Block::work","component\work\Data_Block\Data_Block.v","TRUE","FALSE"
ENDLIST
LIST "tb_UART_Protocol::work","stimulus\tb_UART_Protocol.vhd","FALSE","TRUE"
SUBBLOCK "UART_Protocol::work","component\work\UART_Protocol\UART_Protocol.v","TRUE","FALSE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C0_COREFIFO_C0_0_COREFIFO::work","component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C1_COREFIFO_C1_0_COREFIFO::work","component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C2_COREFIFO_C2_0_COREFIFO::work","component\work\COREFIFO_C2\COREFIFO_C2_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C3_COREFIFO_C3_0_COREFIFO::work","component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C4_COREFIFO_C4_0_COREFIFO::work","component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREFIFO_C5_COREFIFO_C5_0_COREFIFO::work","component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vlog\test\user\g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbnch::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\test\user\testbnch.v","FALSE","TRUE"
SUBBLOCK "COREUART_C0_COREUART_C0_0_COREUART::work","component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\Top_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
