# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RCA.v" \
"../../../../LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v" \
"../../../../LAB5.srcs/sim_1/new/RCA_4bits_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
