# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../verilog/memory/REGISTER_FLIP_FLOP_PC.v" \
"../../../../verilog/memory/ROM_ROM.v" \
"../../../../single_cycle_cpu.srcs/sim_1/new/testPC.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
