// SPDX-License-Identifier: MIT
// PPC64LE atomic operations for FEX JIT backend.
// Uses POWER8 lwarx/stwcx./ldarx/stdcx. load-link/store-conditional primitives.
// Also lbarx/stbcx_ and lharx/sthcx_ for sub-word atomics (POWER8).
//
// x86 LOCK-prefixed RMW operations are sequentially consistent. To emulate
// that on PPC64LE's relaxed memory model, every atomic primitive in this file
// is wrapped with `hwsync` before the alignment dispatch and `isync` after
// the paths converge — the standard mapping for memory_order_seq_cst on
// POWER. Both the aligned LL/SC path and the misaligned mutex-helper path
// execute inside that bracket (Tier D atomics C1). lwsync is insufficient
// because it doesn't order earlier stores against the LL/SC's load.
//
// Relaxed (checklist P7): AtomicSwap, the AtomicFetch* ops and CAS carry a
// defaulted `Relaxed` flag. When set, the op emits NO bracket -- only the
// larx/stcx. loop, which alone gives the atomicity and single-location
// coherence a relaxed RMW promises. Nothing sets it by default, so every
// existing caller keeps the full seq_cst bracket. The A64 frontend sets it
// only for LSE RMWs with neither acquire nor release semantics, where AArch64
// itself promises no ordering and any ordering the guest wants comes from a
// DMB carrying its own hwsync (TranslateExclusive.cpp AtomicMemOp;
// unittests/A64Frontend/litmus.c gates the composition). CASPair has no such
// flag: a relaxed CASP is rare enough not to be worth the widening.
//
// Misalignment: lwarx/lharx/ldarx all require natural alignment, so an x86
// `lock add dword [r15+3]` would raise SIGBUS if dispatched straight to the
// LL/SC path. Each RMW op below emits a runtime alignment check; aligned EAs
// take the LL/SC fast path, misaligned EAs are routed to
// `PPC64_SplitLockEmulate` (Tier D atomics C2 for `CASPair`; earlier phase
// for the Fetch* / Swap ops). The helper is process-wide striped-mutex
// serialised, and since C3/C4 it also runs real ldarx/stdcx. (C3, doubleword
// container) or lqarx/stqcx. (C4, quadword container) inside that mutex when
// the operand fits — so misaligned-contained ops now compose with the
// aligned LL/SC path on overlapping bytes in another thread. C4.5 then closed
// the crossing cases the same way: 8-byte ops at (EA & 15) > 8 and i386
// `cmpxchg8b` at offset 12 mod 16 no longer take a plain memcpy under the
// mutex, but a dual-doubleword CAS — one aligned 8-byte CAS committed per
// doubleword — so they compose with aligned LL/SC too, except in the window
// between the two commits. A conflict in that window is DETECTED: it is
// counted as a tear and reported to the guest as CAS failure / half-applied
// RMW, never as silent success. Tier D atomics defect 1 is therefore narrowed
// to a detected tear, not deferred; FEXCore/Utils/ArchHelpers/PPC64.h:37-48 is
// the authoritative statement and this file agrees with it below (see the
// EmitInlineContainedRMW preamble, which already depends on C4.5).
//   [This paragraph read "closure requires a dual-container crossing path,
//   deferred as a future C4.5" until 2026-08-13. C4.5 shipped 2026-08-03 in
//   c48a741f6 and touched PPC64.{cpp,h} + Telemetry.{cpp,h} but not this file,
//   so the text rotted into contradicting both PPC64.h and its own body.]
// The 8-bit (lbarx) path is always aligned by definition.
// Since C6/C7, when SplitLockInlineContained is set, the doubleword-contained
// subset of the misaligned Fetch*/Swap and CAS ops (2-/4-byte fields with
// (EA & 7) + size <= 8) is JIT-inlined as an aligned ldarx/stdcx. container
// loop (EmitInlineContainedRMW / EmitInlineContainedCAS below) and no longer
// reaches the helper at all. Misaligned CASPair/cmpxchg8b stays on the helper.
#include "Interface/Core/JIT/PPC64LE/JITClass.h"
#include "Interface/Context/Context.h"

namespace FEXCore::CPU {

#define LOAD_RESERVED(dst, addr, sz) \
  do { \
    switch (sz) { \
    case IR::OpSize::i8Bit:  lbarx(dst, r0, addr); break; \
    case IR::OpSize::i16Bit: lharx(dst, r0, addr); break; \
    case IR::OpSize::i32Bit: lwarx(dst, r0, addr); break; \
    default:                 ldarx(dst, r0, addr); break; \
    } \
  } while (0)

#define STORE_COND(val, addr, sz) \
  do { \
    switch (sz) { \
    case IR::OpSize::i8Bit:  stbcx_(val, r0, addr); break; \
    case IR::OpSize::i16Bit: sthcx_(val, r0, addr); break; \
    case IR::OpSize::i32Bit: stwcx_(val, r0, addr); break; \
    default:                 stdcx_(val, r0, addr); break; \
    } \
  } while (0)

#define LOAD_NONATOMIC(dst, addr, sz) \
  do { \
    switch (sz) { \
    case IR::OpSize::i8Bit:  lbzx(dst, r0, addr); break; \
    case IR::OpSize::i16Bit: lhzx(dst, r0, addr); break; \
    case IR::OpSize::i32Bit: lwzx(dst, r0, addr); break; \
    default:                 ldx (dst, r0, addr); break; \
    } \
  } while (0)

#define STORE_NONATOMIC(val, addr, sz) \
  do { \
    switch (sz) { \
    case IR::OpSize::i8Bit:  stbx(val, r0, addr); break; \
    case IR::OpSize::i16Bit: sthx(val, r0, addr); break; \
    case IR::OpSize::i32Bit: stwx(val, r0, addr); break; \
    default:                 stdx(val, r0, addr); break; \
    } \
  } while (0)


// ---------------------------------------------------------------------------
// SplitLock mini-frame helper. The misaligned LOCK-RMW path used to inline a
// non-atomic LD->op->ST (single-thread correct only). Phase 3 replaces it
// with a call into PPC64_SplitLockEmulate (process-wide striped-mutex
// serialised, plus real ldarx/stdcx. or lqarx/stqcx. inside the mutex when
// the operand is doubleword- or quadword-contained — Tier D atomics C3/C4).
// This composes correctly with the aligned LL/SC path in another FEX thread
// for every contained case. Crossing 8-byte ops at (EA & 15) > 8 no longer
// take a plain memcpy fallback either: since C4.5 they run a dual-doubleword
// CAS (one aligned 8-byte CAS per doubleword) under the same mutex, which
// composes except in the window between the two commits — and a conflict in
// that window is detected and surfaced as a tear, never as silent success.
// Tier D atomics defect 1 is thus narrowed to a detected tear rather than
// left open. The `hwsync`/`isync` bracket around the helper call
// is provided by each caller op (Tier D atomics C1 hoists `hwsync` above the
// alignment test and moves `Bind(&done)` above `isync`, so both the aligned
// and misaligned paths run inside it).
//
// Frame layout (80 bytes, allocated via stdu r1, -80, r1):
//
// NOTE the size: the caller stashes CR0 at [original_r1 - 8], which lands at
// [mini_r1 + 72]. SplitLockSlotExpectedSave + 8 == SplitLockMiniFrameSize - 8
// (the static_assert below) is what pins that doubleword as reserved. Nothing
// in either helper may write offset 72.
//   [r1+0]:  back-chain (auto-written by stdu)
//   [r1+8]:  CR save area (ELFv2 reserves; unused)
//   [r1+16]: LR save area (helper prologue writes incoming LR here)
//   [r1+24]: pad
//   [r1+32]: SlotValue        Val operand
//   [r1+40]: SlotResult       helper writes pre-RMW Old here
//   [r1+48]: SlotAddrStash    staged Addr (read into r4 after spill)
//   [r1+56]: SlotTOC          saved r2 across bctrl
//
// CR0 stash: callers save CR0 to [original_r1 - 8] before this helper fires.
// stdu does NOT touch [original_r1 - 8] (it writes the back-chain to
// [new_r1 + 0] = [original_r1 - SplitLockMiniFrameSize] = [original_r1 - 80]).
// The callee stack frame is allocated BELOW new_r1 by its own prologue, so it
// cannot touch [original_r1 - 8] either. After we tear down via
// `addi r1, r1, SplitLockMiniFrameSize` (+80), r1 reverts to its original value
// and the caller `ld(TMP4, -8, r1)` finds the stash intact. (Prior comment
// hard-coded 64 — stale since the frame grew to accommodate SlotExpectedSave.)
namespace {
constexpr int SplitLockMiniFrameSize = 80;
constexpr int SplitLockSlotValue       = 32;
constexpr int SplitLockSlotResult      = 40;
constexpr int SplitLockSlotAddrStash   = 48;
constexpr int SplitLockSlotTOC         = 56;
// CAS-only side slot: Expected value preserved across the bctrl so the
// caller can re-emit its CmpDst-vs-Expected sequence on return (helper
// overwrites SlotResult with Old).
constexpr int SplitLockSlotExpectedSave = 64;
// Top 8 bytes [r1+72] left as pad. The caller-supplied CR0 stash lives at
// [original_r1 - 8] = [r1 + 72] post-stdu — we MUST NOT write there.
static_assert(SplitLockSlotExpectedSave + 8 == SplitLockMiniFrameSize - 8,
              "Top 8 bytes of mini-frame must be reserved for CR0 stash preservation");
}

void PPC64JITCore::EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp Op,
                                          PPC64Emitter::GPR Addr, PPC64Emitter::GPR Val,
                                          PPC64Emitter::GPR Dst, IR::OpSize Sz) {
  const int SpillSize = static_cast<int>(a64::kDynRegSaveSize);
  const auto PostSpill = [&](int off) { return off + SpillSize; };

  stdu(r1, -SplitLockMiniFrameSize, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  std(Val,  SplitLockSlotValue,     r1);
  std(Addr, SplitLockSlotAddrStash, r1);

  SpillForABICall(TMP1);

  li(r(3), static_cast<int>(Op));
  ld(r(4), PostSpill(SplitLockSlotAddrStash), r1);
  addi(r(5), r1, PostSpill(SplitLockSlotValue));
  addi(r(6), r1, PostSpill(SplitLockSlotResult));
  li(r(7), static_cast<int>(IR::OpSizeToSize(Sz)));

  EmitLoadPPC64Helper(r(12), PPC64_HELPER_SplitLockEmulate);
  std(r(2), PostSpill(SplitLockSlotTOC), r1);
  mtctr(r(12));
  bctrl();
  ld(r(2), PostSpill(SplitLockSlotTOC), r1);

  FillForABICall();
  ld(Dst, SplitLockSlotResult, r1);

  ld(r(0), 16, r1);
  mtlr(r(0));
  addi(r1, r1, SplitLockMiniFrameSize);
  li(r(0), 0);
}

void PPC64JITCore::EmitSplitLockCASCall(PPC64Emitter::GPR Addr, PPC64Emitter::GPR Expected,
                                       PPC64Emitter::GPR Desired, PPC64Emitter::GPR Dst,
                                       IR::OpSize Sz) {
  const int SpillSize = static_cast<int>(a64::kDynRegSaveSize);
  const auto PostSpill = [&](int off) { return off + SpillSize; };

  stdu(r1, -SplitLockMiniFrameSize, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  // CAS contract: *value = Desired, *result = Expected (helper compares
  // observed-Old against *result and overwrites *result with Old). We
  // additionally stash Expected into a side slot so the caller can re-cmp
  // against the original value after the helper returns (which it must do
  // when RA aliased Expected onto Dst — the SRA-restore in FillForABICall
  // brings back Old, not Expected, since the helper has written Dst's
  // register through the shared slot).
  std(Desired,  SplitLockSlotValue,        r1);
  std(Expected, SplitLockSlotResult,       r1);
  std(Expected, SplitLockSlotExpectedSave, r1);
  std(Addr,     SplitLockSlotAddrStash,    r1);

  SpillForABICall(TMP1);

  li(r(3), static_cast<int>(FEXCore::ArchHelpers::PPC64::SplitLockOp::CAS));
  ld(r(4), PostSpill(SplitLockSlotAddrStash), r1);
  addi(r(5), r1, PostSpill(SplitLockSlotValue));
  addi(r(6), r1, PostSpill(SplitLockSlotResult));
  li(r(7), static_cast<int>(IR::OpSizeToSize(Sz)));

  EmitLoadPPC64Helper(r(12), PPC64_HELPER_SplitLockEmulate);
  std(r(2), PostSpill(SplitLockSlotTOC), r1);
  mtctr(r(12));
  bctrl();
  ld(r(2), PostSpill(SplitLockSlotTOC), r1);

  FillForABICall();
  ld(Dst,  SplitLockSlotResult,       r1);
  ld(TMP4, SplitLockSlotExpectedSave, r1);  // caller resumes EmitCmp(Dst,TMP4)

  ld(r(0), 16, r1);
  mtlr(r(0));
  addi(r1, r1, SplitLockMiniFrameSize);
  li(r(0), 0);
}

// ---------------------------------------------------------------------------
// C6: JIT-inline container loop for doubleword-contained misaligned RMW.
//
// Emitted inside each Fetch*/Swap op's misaligned branch, between the
// alignment check and the EmitSplitLockHelperCall fallback, and therefore
// inside the op's C1 hwsync/isync bracket. For a 2- or 4-byte operand with
// (EA & 7) + size <= 8 the whole field lives in one naturally-aligned
// doubleword, so an aligned ldarx/stdcx. loop against EA & ~7 performs the
// RMW with no ABI spill and no mutex, and it composes with every aligned or
// contained LL/SC touching the same doubleword. This is only safe now that
// C4.5 routes crossing ops through container reservations as well — see the
// commit message. Crossing and quadword-contained cases branch back out and
// fall through to the caller's helper call. 8-byte and 8-bit sites never
// reach this function (the size gate below rejects them at emit time), so
// they see zero code-size growth.
//
// Register accounting — six scratch registers needed in the worst aliasing
// case, six available:
//   TMP4 — free: op entry stashed CR0 to memory ([r1-8]), and the alignment
//          test value TMP4 holds is dead once the misaligned branch is taken.
//   TMP3 — consumable: holds at most a copy of the EA (Addr == Dst stash);
//          Abase = EA & ~7 replaces it in-place, after which the EA is dead.
//   TMP2 — free: only the aligned-path loop body uses it.
//   TMP1 — consumable: holds at most a copy of Val (Val == Dst stash); the
//          width-masked operand replaces it in-place.
//   Dst  — scratch until the final result: GetReg only hands out pool/SRA
//          registers (r7+), never TMPs; Dst's architectural value is dead on
//          entry; and the callers' Val==Dst / Addr==Dst stashes guarantee no
//          input aliases it. Every input is derived before the first write.
//   r0   — scratch inside the loop: ldarx/stdcx. encode r0 in the RA slot,
//          which the ISA reads as literal 0 regardless of r0's contents (the
//          r0-reads-its-value hazard is only the rB slot — see P5.0.2 in
//          BranchOps.cpp). r0 carries the loaded doubleword; every exit from
//          the arm restores r0 = 0.
//
// The mask register is eliminated algebraically: with diff = t_old ^ t_new,
//   New64 = Old64 ^ ((diff & szmask) << sh)
// splices the new field into the doubleword, and szmask is a compile-time
// clrldi immediate, so no register holds a mask at runtime. High garbage in
// t_old (neighbour bytes above the field after the srd) is harmless: every
// op in this family computes its low size*8 result bits from its inputs'
// low size*8 bits only (add/sub carries propagate strictly upward, logical
// ops are bitwise, neg is ~x+1), and diff is masked before splicing.
//
// SIGBUS decoder (Utils/ArchHelpers/PPC64.cpp): no interaction. The ldarx
// here targets EA & ~7, which is 8-aligned and cannot raise BUS_ADRALN, so
// HandleUnalignedAtomicSIGBUS never fires on this sequence; and were some
// unrelated SIGBUS to land on it, the instruction at PC+4 is srd (XO 539),
// which the decoder's body/store-conditional tables reject.
//
// CR0 is clobbered (andi_/cmpldi/stdcx.), exactly like the aligned path;
// every caller restores CR0 from its [r1-8] stash after &done, and this
// function never touches that slot (no stack use at all — the red zone is
// off limits, see the clone()-stack SEGV note in PPC64Emitter.cpp).
//
// Telemetry: with the knob on, doubleword-contained ops no longer reach
// PPC64_SplitLockEmulate, so the C5 TYPE_SPLIT_LOCK_DWORD_CONTAINED counter
// stops observing them (crossing/quadword counters are unaffected).
void PPC64JITCore::EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp Op,
                                          PPC64Emitter::GPR A, PPC64Emitter::GPR Val,
                                          PPC64Emitter::GPR Dst, IR::OpSize Sz,
                                          PPC64Emitter::Label* Done) {
  using SplitLockOp = FEXCore::ArchHelpers::PPC64::SplitLockOp;

  if (!CTX->Config.SplitLockInlineContained()) {
    return;
  }
  if (Sz != IR::OpSize::i16Bit && Sz != IR::OpSize::i32Bit) {
    // Only 2-/4-byte fields can be doubleword-contained while misaligned;
    // misaligned 8-byte ops always need the quadword or crossing helper
    // path, and 8-bit ops are aligned by definition.
    return;
  }
  const auto SzBytes = static_cast<uint32_t>(IR::OpSizeToSize(Sz));
  const auto ClrBits = 64 - SzBytes * 8;

  PPC64Emitter::Label helper, loop;
  andi_(TMP4, A, 7);                                    // off = EA & 7
  cmpldi(TMP4, static_cast<uint16_t>(8 - SzBytes));     // contained iff off <= 8 - size
  bc(CC_GT, &helper);

  sldi(TMP2, TMP4, 3);           // sh = off * 8
  clrrdi(TMP3, A, 3);            // Abase = EA & ~7 (in-place safe when A == TMP3)
  if (Op != SplitLockOp::FetchNeg) {
    clrldi(TMP1, Val, ClrBits);  // operand masked to width (in-place safe when Val == TMP1)
  }

  Bind(&loop);
  ldarx(r0, r0, TMP3);           // Old64 (RA slot = literal 0; 8-aligned, no BUS_ADRALN)
  srd(TMP4, r0, TMP2);           // t_old, neighbour garbage above the field
  switch (Op) {
  case SplitLockOp::Swap:
    // t_new is the masked operand itself, so diff = t_new ^ t_old directly.
    xor_(Dst, TMP1, TMP4);
    break;
  case SplitLockOp::FetchAdd:
    add(Dst, TMP4, TMP1);
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchSub:
    subf(Dst, TMP1, TMP4);       // t_new = t_old - operand
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchAnd:
    and_(Dst, TMP4, TMP1);
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchOr:
    or_(Dst, TMP4, TMP1);
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchXor:
    xor_(Dst, TMP4, TMP1);
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchCLR:
    andc(Dst, TMP4, TMP1);       // t_new = t_old & ~operand
    xor_(Dst, Dst, TMP4);
    break;
  case SplitLockOp::FetchNeg:
    neg(Dst, TMP4);
    xor_(Dst, Dst, TMP4);
    break;
  default:
    // Unreachable by construction: only the eight Fetch*/Swap DEF_OPs call
    // this (CAS has its own C7 emitter). Emit a benign diff = 0 so even a
    // future miswired caller stores the doubleword back unchanged and
    // returns the old field, rather than writing garbage.
    xor_(Dst, TMP4, TMP4);
    break;
  }
  clrldi(Dst, Dst, ClrBits);     // confine diff to the field
  sld(Dst, Dst, TMP2);
  xor_(Dst, r0, Dst);            // New64 = Old64 ^ (diff << sh)
  stdcx_(Dst, r0, TMP3);
  bc(CC_NE, &loop);

  srd(Dst, r0, TMP2);            // recover the old field
  clrldi(Dst, Dst, ClrBits);     // zero-extend, matching lharx/lwarx semantics
  li(r0, 0);                     // restore the r0 == 0 invariant (P5.0.2)
  b(Done);

  Bind(&helper);                 // not doubleword-contained: caller's helper call runs
}

// ---------------------------------------------------------------------------
// C7: JIT-inline container loop for doubleword-contained misaligned CAS.
//
// Same placement and gating as EmitInlineContainedRMW above (misaligned
// branch, inside the C1 hwsync/isync bracket, 2-/4-byte fields with
// (EA & 7) + size <= 8, SplitLockInlineContained knob), and the same C4.5
// dependency, SIGBUS-decoder non-interaction (the ldarx targets EA & ~7 and
// the decoder additionally rejects CAS-shaped bodies by design), red-zone
// prohibition and r0 contract. Only the CAS-specific parts differ:
//
// Register accounting — DEF_OP(CAS) stashes differently from the Fetch
// family (Addr->TMP1, Expected->TMP4, Desired->TMP2 when each aliases Dst;
// TMP3 is the CAS-safe scratch, see the andi_ comment in DEF_OP(CAS)). In
// the maximal stash case every TMP is an input, so the arm makes its six
// registers by *consuming* inputs as they die:
//   TMP3 — free on entry (alignment-test value dead): off, then sh.
//   TMP2 — Delta64 = ((E ^ D) & szmask) << sh, computed first, precisely so
//          Desired dies before the loop; TMP2 either held the Desired stash
//          (overwritten in-place) or was free.
//   TMP1 — Abase = EA & ~7 in-place; the EA is dead once sh exists.
//   TMP4 — (16-bit only) zero-extended Expected field for the loop compare;
//          either held the Expected stash (masked in-place) or was free.
//          The 32-bit compare needs no mask (cmpw reads low 32 bits only),
//          so E stays live in its own register instead.
//   Dst / r0 — loop scratch and Old64 carrier, as in the RMW arm.
//
// The xor-insert identity does double duty here: Delta64 is loop-invariant,
// and on a compare match New64 = Old64 ^ Delta64 rewrites exactly the field
// bytes (Old64's field == Expected's field when we store, so
// Old64 ^ ((E ^ D) & szmask) << sh has D's bits in the field and Old64's
// everywhere else).
//
// CR0/ZF contract at every exit — must be indistinguishable from the
// aligned LL/SC path because downstream ZF consumers read CR0 directly:
//   success:  CR0 comes from the final stdcx. (EQ set), exactly as the
//             aligned path's STORE_COND exit. The fixup instructions after
//             the loop (srd/clrldi/li) touch no CR field.
//   mismatch: CR0 comes from a cmpw of the same two quantities the aligned
//             EmitCmp compares — 16-bit: both sides zero-extended to 32
//             bits (aligned: lharx-zero-extended Dst vs clrldi'd E; here:
//             clrldi'd t_old vs clrldi'd E), 32-bit: low-32 compare where
//             high garbage is ignored by cmpw on both paths — so EQ/NE and
//             even LT/GT match bit-for-bit.
// Dst on exit is the observed old field, zero-extended, matching
// lharx/lwarx semantics on the aligned path.
void PPC64JITCore::EmitInlineContainedCAS(PPC64Emitter::GPR A, PPC64Emitter::GPR E,
                                          PPC64Emitter::GPR D, PPC64Emitter::GPR Dst,
                                          IR::OpSize Sz, PPC64Emitter::Label* Done) {
  if (!CTX->Config.SplitLockInlineContained()) {
    return;
  }
  if (Sz != IR::OpSize::i16Bit && Sz != IR::OpSize::i32Bit) {
    // Misaligned 8-byte CAS stays on the helper (quadword/crossing paths);
    // 8-bit CAS is aligned by definition. CASPair never calls this.
    return;
  }
  const auto SzBytes = static_cast<uint32_t>(IR::OpSizeToSize(Sz));
  const auto ClrBits = 64 - SzBytes * 8;

  PPC64Emitter::Label helper, loop, fail;
  andi_(TMP3, A, 7);                                    // off = EA & 7
  cmpldi(TMP3, static_cast<uint16_t>(8 - SzBytes));     // contained iff off <= 8 - size
  bc(CC_GT, &helper);

  sldi(TMP3, TMP3, 3);           // sh = off * 8 (off dead)
  xor_(TMP2, E, D);              // Delta64 build (in-place safe when D == TMP2) ...
  clrldi(TMP2, TMP2, ClrBits);
  sld(TMP2, TMP2, TMP3);         // ... = ((E ^ D) & szmask) << sh; Desired dead
  clrrdi(TMP1, A, 3);            // Abase = EA & ~7 (in-place safe when A == TMP1); EA dead
  if (Sz == IR::OpSize::i16Bit) {
    // Zero-extended Expected field for the loop compare — mirrors the
    // aligned EmitCmp's clrldi(TMP3, E, 48) (in-place safe when E == TMP4).
    clrldi(TMP4, E, 48);
  }

  Bind(&loop);
  ldarx(r0, r0, TMP1);           // Old64 (RA slot = literal 0; 8-aligned, no BUS_ADRALN)
  srd(Dst, r0, TMP3);            // t_old, neighbour garbage above the field
  if (Sz == IR::OpSize::i16Bit) {
    clrldi(Dst, Dst, 48);
    cmpw(Dst, TMP4);
  } else {
    // cmpw compares the low 32 bits only, so t_old's high garbage and any
    // stale upper bits of E are both irrelevant — bit-identical CR0 to the
    // aligned path's cmpw(Dst, E).
    cmpw(Dst, E);
  }
  bc(CC_NE, &fail);              // mismatch: no store, CR0 = NE for downstream ZF
  xor_(Dst, r0, TMP2);           // New64 = Old64 ^ Delta64
  stdcx_(Dst, r0, TMP1);
  bc(CC_NE, &loop);              // reservation lost: retry
  // Success falls through with CR0.EQ from the stdcx. — the same exit CR0
  // the aligned path produces. Nothing below writes any CR field.
  Bind(&fail);
  srd(Dst, r0, TMP3);            // recover the observed old field
  clrldi(Dst, Dst, ClrBits);     // zero-extend, matching lharx/lwarx semantics
  li(r0, 0);                     // restore the r0 == 0 invariant (P5.0.2)
  b(Done);

  Bind(&helper);                 // not doubleword-contained: caller's helper call runs
}

// ---------------------------------------------------------------------------
// AtomicSwap — exchange, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicSwap) {
  const auto Op   = IROp->C<IR::IROp_AtomicSwap>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 XCHG / LOCK XCHG preserve flags per Intel SDM.  Save CR0 (the
  // canonical packed-NZCV scratch) before the alignment-check andi_ and
  // the LL/SC loop's stdcx_, restore at op end.  Unlike other LOCK ops
  // where a flag-setter follows and fully overwrites CR0, XCHG has no
  // such follower — any leaked CR0 state from the andi_/stdcx_ would
  // contaminate downstream NZCVSelect / LAHF / Jcc reads.
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);

  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::Swap,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK XCHG: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::Swap,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  STORE_COND(Val, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 — XCHG preserves flags.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchAdd — fetch-and-add, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchAdd) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchAdd>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  // RA may tie Dst to Val (lock add to mem) or to Addr; in either case
  // LOAD_RESERVED's lbarx/lwarx/etc. will overwrite Dst's register and we
  // need the original Val/Addr untouched for the body and STORE_COND.
  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  //
  // Use TMP4 — NOT TMP3 — because the `Addr == Dst` stash above may have just
  // parked the address in TMP3.  `mfcr(TMP3)` would silently overwrite the
  // address, and every subsequent andi_/LOAD/STORE that uses `A` (=TMP3) would
  // dereference CR0 bits instead.  This is the same constraint AtomicSwap has
  // used since f6db15238; the seven Fetch* ops in 8743eb4f5 originally used
  // TMP3 and corrupted the address whenever RA aliased Dst onto Addr — which
  // happens routinely in jit_500/jit_500_m blocks (e.g. `lock not [r15+1]`).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchAdd,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK ADD: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchAdd,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  add(TMP2, Dst, Val);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchSub — fetch-and-sub, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchSub) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchSub>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchSub,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK SUB: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchSub,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  subf(TMP2, Val, Dst);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchAnd — fetch-and-and, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchAnd) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchAnd>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchAnd,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK AND: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchAnd,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  and_(TMP2, Dst, Val);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchCLR — fetch-and-andnot (clear bits set in Val), returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchCLR) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchCLR>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchCLR,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK BTR: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchCLR,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  andc(TMP2, Dst, Val);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchOr — fetch-and-or, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchOr) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchOr>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchOr,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK OR: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchOr,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  or_(TMP2, Dst, Val);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchXor — fetch-and-xor, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchXor) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchXor>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  GPR Val         = GetReg(Op->Value);
  const auto Dst  = GetReg(Node);

  if (Val == Dst)  { mr(TMP1, Val);  Val = TMP1; }
  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchXor,
                           A, Val, Dst, Sz, &done);
    // Misaligned LOCK XOR: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchXor,
                            A, Val, Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  xor_(TMP2, Dst, Val);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// AtomicFetchNeg — fetch-and-negate, returns old value
// ---------------------------------------------------------------------------
DEF_OP(AtomicFetchNeg) {
  const auto Op   = IROp->C<IR::IROp_AtomicFetchNeg>();
  const auto Sz   = IROp->Size;
  const auto Addr = GetReg(Op->Addr);
  const auto Dst  = GetReg(Node);

  GPR A = Addr;
  if (Addr == Dst) { mr(TMP3, Addr); A = TMP3; }

  // x86 LOCK ops set flags via a SEPARATE IR op after the atomic.  Save CR0
  // here to defend against any IR-pipeline path that inserts a CR0-reader
  // between the atomic and the flag-setter (Select01, branch fold, etc.).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);
  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    andi_(TMP4, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C6: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done; anything else falls through to the helper call.
    // FetchNeg has no Val operand — r(0) is passed but never read.
    EmitInlineContainedRMW(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchNeg,
                           A, r(0), Dst, Sz, &done);
    // Misaligned LOCK NEG: route through the mutex-serialized helper.
    EmitSplitLockHelperCall(FEXCore::ArchHelpers::PPC64::SplitLockOp::FetchNeg,
                            A, r(0), Dst, Sz);
    b(&done);
  }
  Bind(&aligned);
  auto loop = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  neg(TMP2, Dst);
  STORE_COND(TMP2, A, Sz);
  bc(CC_NE, &loop);
  Bind(&done);
  if (!Op->Relaxed) isync();
  // Restore CR0 saved at op entry — x86 LOCK <op> conceptually preserves
  // any prior NZCV state up until the following flag-setter writes its own.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

// ---------------------------------------------------------------------------
// CAS — compare and swap. Returns current memory value.
// On success: memory updated, Dst = Expected.
// On failure: memory unchanged, Dst = actual current value.
// ---------------------------------------------------------------------------
DEF_OP(CAS) {
  const auto Op       = IROp->C<IR::IROp_CAS>();
  const auto Sz       = IROp->Size;
  const auto Addr     = GetReg(Op->Addr);
  const auto Expected = GetReg(Op->Expected);
  const auto Desired  = GetReg(Op->Desired);
  const auto Dst      = GetReg(Node);

  // RA may assign Dst to any of Addr/Expected/Desired — LOAD_RESERVED's lbarx
  // writes Dst's register, clobbering the input we need later for comparison
  // or the store-conditional. Capture each input into a stable temp if it
  // aliases Dst.
  GPR A = Addr, E = Expected, D = Desired;
  if (Addr == Dst)     { mr(TMP1, Addr);     A = TMP1; }
  if (Expected == Dst) { mr(TMP4, Expected); E = TMP4; }
  if (Desired == Dst)  { mr(TMP2, Desired);  D = TMP2; }

  // CAS body: compare loaded value against Expected (mask Expected to width
  // first since lbarx/lharx zero-extend the loaded value but Expected may
  // carry stale upper bits from a wider compute). On mismatch, leave Dst as
  // the current memory value and skip the store.
  auto EmitCmp = [&]() {
    GPR ExpCmp = E;
    switch (Sz) {
    case IR::OpSize::i8Bit:
      clrldi(TMP3, E, 56);
      ExpCmp = TMP3;
      cmpw(Dst, ExpCmp);
      break;
    case IR::OpSize::i16Bit:
      clrldi(TMP3, E, 48);
      ExpCmp = TMP3;
      cmpw(Dst, ExpCmp);
      break;
    case IR::OpSize::i32Bit:
      cmpw(Dst, E);
      break;
    default:
      cmpd(Dst, E);
      break;
    }
  };

  // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
  if (!Op->Relaxed) hwsync();
  const unsigned AlignMask = static_cast<unsigned>(IR::OpSizeToSize(Sz)) - 1;
  PPC64Emitter::Label aligned, done;
  if (AlignMask) {
    // CRITICAL: andi_ writes its dest to TMP3 (NOT TMP4). TMP4 may hold the
    // stashed Expected (from line 370 when Expected==Dst); the prior code used
    // TMP4 here and clobbered E in both the misaligned and aligned paths.
    // The aligned path re-stashed at line 419 but the misaligned path didn't
    // — leaving EmitCmp comparing against (Addr & AlignMask) instead of the
    // expected value, so e.g. a 64-bit `cmpxchg [unaligned], rcx` with RAX
    // matching memory would NOT take the store branch (compared against 0..7
    // instead of RAX), silently leaving memory unchanged. TMP3 is free at this
    // point (no caller path stashes through TMP3) so we use it for the test.
    andi_(TMP3, A, AlignMask);
    bc(CC_EQ, &aligned);
    // C7: doubleword-contained cases run a JIT-inline container loop and
    // jump to &done with Dst = observed old field and CR0 already carrying
    // the ZF contract; anything else falls through to the helper call.
    EmitInlineContainedCAS(A, E, D, Dst, Sz, &done);
    // Misaligned: route through the mutex-serialized helper. The helper does
    // the compare-and-conditional-swap internally and returns the observed
    // Old in Dst. It also reloads our Expected into TMP4 from a side slot,
    // so we can compare Dst vs TMP4 to set CR0 for downstream ZF consumers.
    //
    // Inline the comparison here rather than using EmitCmp() — EmitCmp's
    // closure binds to the *outer* E variable, so reassigning E=TMP4 would
    // leak into the aligned LL/SC path that runs after Bind(&aligned).
    EmitSplitLockCASCall(A, E, D, Dst, Sz);
    switch (Sz) {
    case IR::OpSize::i8Bit:  clrldi(TMP3, TMP4, 56); cmpw(Dst, TMP3); break;
    case IR::OpSize::i16Bit: clrldi(TMP3, TMP4, 48); cmpw(Dst, TMP3); break;
    case IR::OpSize::i32Bit: cmpw(Dst, TMP4);                          break;
    default:                 cmpd(Dst, TMP4);                          break;
    }
    b(&done);
  }
  Bind(&aligned);

  auto loop = PPC64Emitter::Label{};
  auto fail = PPC64Emitter::Label{};
  Bind(&loop);
  LOAD_RESERVED(Dst, A, Sz);
  EmitCmp();
  bc(CC_NE, &fail);   // mismatch: leave Dst = current value, reservation drops
  STORE_COND(D, A, Sz);
  bc(CC_NE, &loop);   // SC failed (reservation lost): retry
  Bind(&fail);
  Bind(&done);
  if (!Op->Relaxed) isync();
}

// ---------------------------------------------------------------------------
// CASPair — paired CAS for CMPXCHG8B (Size=i32Bit, 64-bit memory) and
// CMPXCHG16B (Size=i64Bit, 128-bit memory).
//
// Alignment: CMPXCHG8B does NOT require natural alignment — x86 accepts any
// EA and locks the bus/line(s). Only CMPXCHG16B #GPs on a misaligned operand.
// The i386 ABI aligns 8-byte types to 4 bytes, so a 4-aligned (i.e. misaligned
// for POWER's ldarx) CMPXCHG8B is the ORDINARY case in 32-bit guest code, not
// an edge case; the 64-bit path below therefore emits a misalignment fallback
// and routes it through the mutex-serialised split-lock helper. The 128-bit
// path emits none, which is correct for CMPXCHG16B.
//
// CMPXCHG8B path: combine ExpHi:ExpLo and DesHi:DesLo into 64-bit values
// and use ldarx/stdcx_. Earlier impl always used lqarx — that's a 16-byte
// LL/SC and silently corrupted memory beyond the 8-byte target whenever
// CMPXCHG8B was invoked.
//
// CMPXCHG16B path: lqarx/stqcx_. require an even/odd register pair RTp:RTp+1
// where RTp is EVEN. r3 (TMP1) is ODD — attempting to use TMP1:TMP2 raises
// SIGILL (see the "Earlier impl used r3:r4" note at the code site below). The
// pair actually used is **TMP2:TMP3 = r4:r5**, which starts on an even
// register and lies outside the RA-allocated GPR pool (which starts at r7).
// In LE storage the load fills: RTp = TMP2 = r4 <- mem[EA+8..+15] (HIGH half),
// RTp+1 = TMP3 = r5 <- mem[EA+0..+7] (LOW half).
// ---------------------------------------------------------------------------
DEF_OP(CASPair) {
  const auto Op      = IROp->C<IR::IROp_CASPair>();
  const auto Sz      = IROp->Size;
  const auto Addr    = GetReg(Op->Addr);
  const auto ExpLo   = GetReg(Op->ExpectedLo);
  const auto ExpHi   = GetReg(Op->ExpectedHi);
  const auto DesLo   = GetReg(Op->DesiredLo);
  const auto DesHi   = GetReg(Op->DesiredHi);
  const auto DstLo   = GetReg(Op->OutLo);
  const auto DstHi   = GetReg(Op->OutHi);

  // CASPair clobbers CR0 (stdcx_/stqcx_ unconditionally; cmpd/andi_ implicitly).
  // The dispatcher pattern is CASPair → CmpPairZ → pushfq's LoadNZCV which
  // reads CR0.LT directly as x86 SF. Without preservation, every cmpxchg8b/16b
  // leaks the CAS's internal compare result into SF (and similarly for OF/CF
  // via XER, though stdcx_ doesn't touch XER). Save CR0 to red zone on entry
  // and restore on exit so CmpPairZ's crmove(CR0.EQ ← CR1.EQ) is the only
  // visible CR0 change. -8(r1) is reserved within this op (no recursion).
  // mfocrf 0x80 (single-field, uncracked; ISA 2.01): only the CR0 nibble is
  // defined pre-3.0C — sufficient, the sole consumer is the mtocrf(0x80)
  // restore at op end.
  mfocrf(TMP4, 0x80);
  std(TMP4, -8, r1);

  if (Sz == IR::OpSize::i32Bit) {
    // CMPXCHG8B: 64-bit CAS. Combine the 32-bit halves into a 64-bit word.
    // TMP1 = ExpFull = (ExpHi[31:0] << 32) | ExpLo[31:0]
    rldicl(TMP4, ExpLo, 0, 32);     // ExpLo & 0xFFFFFFFF
    sldi  (TMP1, ExpHi, 32);        // (ExpHi & 0xFFFFFFFF) << 32
    or_   (TMP1, TMP1, TMP4);

    // TMP3 = DesFull
    rldicl(TMP4, DesLo, 0, 32);
    sldi  (TMP3, DesHi, 32);
    or_   (TMP3, TMP3, TMP4);

    auto aligned = PPC64Emitter::Label{};
    auto loop = PPC64Emitter::Label{};
    auto fail = PPC64Emitter::Label{};
    auto done = PPC64Emitter::Label{};

    // x86 cmpxchg8b ALLOWS misaligned addresses (locked bus on x86), and the
    // i386 ABI's 4-byte alignment for 8-byte types makes that the common case.
    // POWER's ldarx SIGBUSes on an unaligned EA, so we take a fallback — but it
    // must still be atomic against other FEX threads. This used to be an inline
    // ld/cmpd/conditional-std with no mutex, no reservation and no barrier: the
    // only atomic path in the backend with nothing serialising it, and a lost
    // update here lands a wrong value in guest EDX:EAX. Route it through the
    // same process-wide striped-mutex helper every other misaligned RMW uses.
    // C1: hwsync/isync bracket both paths (aligned LL/SC and mutex helper).
    hwsync();
    andi_(TMP4, Addr, 7);
    bc(CC_EQ, &aligned);
    {
      // SIZE: pass i64Bit explicitly — NOT `Sz`. For CMPXCHG8B `Sz` is i32Bit,
      // which is the width of each *half* (ExpLo/ExpHi are 32-bit), while the
      // memory operand is a full 8 bytes. PPC64_SplitLockEmulate takes a byte
      // count and rejects anything outside {1,2,4,8} (PPC64.cpp size guard), so
      // `Sz` would not be rejected — it would silently perform a 4-byte CAS on
      // an 8-byte operand, tearing the guest's value.
      //
      // Operands: TMP1 = ExpFull, TMP3 = DesFull, Dst = TMP2 (the same register
      // the aligned ldarx path leaves the observed old value in, and which the
      // shared epilogue below splits into DstLo/DstHi). EmitSplitLockCASCall
      // stages Desired/Expected/Addr into its mini-frame *before*
      // SpillForABICall, so TMP1/TMP3 being spill-clobbered afterwards is fine.
      //
      // CR0: no compare is emitted on return (unlike DEF_OP(CAS), which needs
      // CR0 for ZF). CASPair's ZF is produced downstream by CmpPairZ from the
      // Dst pair, and this op restores CR0 from the [r1-8] stash at the end of
      // the block regardless. That stash survives the call: the helper's
      // mini-frame is sized so [orig_r1-8] maps to its reserved [r1+72] pad
      // (static_assert at the top of this file), and the callee's own frame
      // sits below the mini-frame.
      //
      // TMP4 is clobbered by the helper (it reloads Expected there); harmless,
      // as the epilogue below reloads TMP4 from [r1-8] before using it.
      EmitSplitLockCASCall(Addr, TMP1, TMP3, TMP2, IR::OpSize::i64Bit);
      b(&done);
    }

    Bind(&aligned);
    Bind(&loop);
    ldarx(TMP2, r0, Addr);          // TMP2 = current 8 bytes
    cmpd (TMP2, TMP1);
    bc   (CC_NE, &fail);
    stdcx_(TMP3, r0, Addr);
    bc   (CC_NE, &loop);
    b    (&done);

    Bind(&fail);
    // Mismatch: return loaded value via TMP2; reservation drops.

    Bind(&done);
    isync();

    // Split TMP2 into DstLo (low 32, zero-extended) and DstHi (high 32).
    rldicl(DstLo, TMP2, 0, 32);
    srdi  (DstHi, TMP2, 32);

    // Restore CR0 (entry-save above). mtocrf 0x80 writes only field 0.
    ld(TMP4, -8, r1);
    mtocrf(0x80, TMP4);
    return;
  }

  // CMPXCHG16B: 128-bit CAS via lqarx/stqcx_. lqarx requires the destination
  // register pair (RT, RT+1) where RT is EVEN. r3 (TMP1) is odd; the pair
  // must start at r4 (TMP2). Empirically on this POWER8 + LE toolchain:
  //   RT   (even, TMP2) <- mem[EA+8..+15] (HIGH half)
  //   RT+1 (odd,  TMP3) <- mem[EA+0..+7]  (LOW half)
  // i.e. opposite of the BE doubleword ordering described in the ISA prose.
  //
  // Earlier impl used r3:r4 as the pair — RT=r3 is odd, an invalid form that
  // raised SIGILL on the host whenever a guest CMPXCHG16B was executed. All
  // 16-byte CAS tests dumped core. Fix: r4:r5 with r4=high, r5=low.
  const auto PairHi = TMP2;   // r4 (even, RTp)   <- mem[EA+8..+15]
  const auto PairLo = TMP3;   // r5 (odd,  RTp+1) <- mem[EA+0..+7]
  const auto SaveDesLo = TMP1;
  const auto SaveDesHi = TMP4;

  auto loop  = PPC64Emitter::Label{};
  auto fail  = PPC64Emitter::Label{};
  auto done  = PPC64Emitter::Label{};

  // Stage Desired into scratch — DesHi/DesLo may alias DstHi/DstLo and would
  // be clobbered by the post-load mr(Dst*, Pair*) sequence below.
  mr(SaveDesLo, DesLo);
  mr(SaveDesHi, DesHi);

  hwsync();
  Bind(&loop);
  lqarx(PairHi, r0, Addr);   // RT=PairHi(even); also loads PairLo=RT+1

  cmpd(PairLo, ExpLo);
  bc(CC_NE, &fail);
  cmpd(PairHi, ExpHi);
  bc(CC_NE, &fail);

  // Match: capture loaded values to Dst, then refill the pair with Desired
  // and attempt the conditional store.
  mr(DstLo, PairLo);
  mr(DstHi, PairHi);
  mr(PairLo, SaveDesLo);
  mr(PairHi, SaveDesHi);
  stqcx_(PairHi, r0, Addr);  // RT=PairHi(even); writes both halves
  bc(CC_NE, &loop);   // SC failed: retry
  b(&done);

  Bind(&fail);
  // Mismatch: return loaded value, no store. Reservation drops naturally.
  mr(DstLo, PairLo);
  mr(DstHi, PairHi);

  Bind(&done);
  isync();

  // Restore CR0 (entry-save in the 128-bit body shares the same red-zone slot).
  // TMP4 is free here — the 128-bit body's SaveDesHi(=TMP4) is dead after stqcx_.
  ld(TMP4, -8, r1);
  mtocrf(0x80, TMP4);
}

#undef LOAD_RESERVED
#undef STORE_COND
#undef LOAD_NONATOMIC
#undef STORE_NONATOMIC

} // namespace FEXCore::CPU
