TimeQuest Timing Analyzer report for CAMstreamVGA
Sat May 18 11:27:10 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 13. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 15. Slow 1200mV 85C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 16. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 20. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 23. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 25. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 30. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 32. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 33. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Slow 1200mV 85C Model Metastability Report
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 59. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 60. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 61. Slow 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 62. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 63. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 64. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 65. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 66. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 67. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 68. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 69. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 70. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 71. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 72. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 73. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 74. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 75. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 76. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 77. Slow 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 78. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 79. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Slow 1200mV 0C Model Metastability Report
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
104. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
105. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
106. Fast 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
107. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
108. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
109. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
110. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
111. Fast 1200mV 0C Model Setup: 'CLOCK_50'
112. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
113. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
114. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
115. Fast 1200mV 0C Model Hold: 'CLOCK_50'
116. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
117. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
118. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
119. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
120. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
121. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
122. Fast 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
123. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
124. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. Fast 1200mV 0C Model Metastability Report
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Propagation Delay
149. Minimum Propagation Delay
150. Board Trace Model Assignments
151. Input Transition Times
152. Slow Corner Signal Integrity Metrics
153. Fast Corner Signal Integrity Metrics
154. Setup Transfers
155. Hold Transfers
156. Recovery Transfers
157. Removal Transfers
158. Report TCCS
159. Report RSKM
160. Unconstrained Paths
161. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { capture_driver:CAPdrive|div_clk:DIV|Clk_aux } ;
; CLOCK_50                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                    ;
; div800k:DIV800|Qaux[0]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[0] }                      ;
; div800k:DIV800|Qaux[1]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[1] }                      ;
; div800k:DIV800|Qaux[2]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[2] }                      ;
; div800k:DIV800|Qaux[3]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[3] }                      ;
; div800k:DIV800|Qaux[4]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[4] }                      ;
; div800k:DIV800|Qaux[5]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div800k:DIV800|Qaux[5] }                      ;
; GPIO1_D[8]                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GPIO1_D[8] }                                  ;
; SCCBdrive:SCCBdriver|C_E                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCCBdrive:SCCBdriver|C_E }                    ;
; SCCBdrive:SCCBdriver|clk400data             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCCBdrive:SCCBdriver|clk400data }             ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 185.94 MHz ; 185.94 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 275.63 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 394.94 MHz ; 394.94 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -2.189 ; -5.955        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.532 ; -19.699       ;
; GPIO1_D[8]                                  ; -1.314 ; -6.693        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.152 ; -0.172        ;
; div800k:DIV800|Qaux[4]                      ; -0.032 ; -0.032        ;
; div800k:DIV800|Qaux[2]                      ; -0.001 ; -0.001        ;
; div800k:DIV800|Qaux[0]                      ; 0.011  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.020  ; 0.000         ;
; CLOCK_50                                    ; 0.029  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.303  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.620 ; -2.621        ;
; div800k:DIV800|Qaux[5]                      ; -0.285 ; -0.455        ;
; div800k:DIV800|Qaux[3]                      ; -0.098 ; -0.098        ;
; CLOCK_50                                    ; 0.018  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.040  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.078  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.127  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.139  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.374  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.465  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.263 ; -1.263        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.159 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -18.000       ;
; CLOCK_50                                    ; -3.000 ; -4.000        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.472  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.189 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.388     ; 1.296      ;
; -2.048 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.389     ; 1.154      ;
; -1.978 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.388     ; 1.085      ;
; -1.958 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.007      ; 2.460      ;
; -1.772 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.459     ; 1.308      ;
; -0.710 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.644      ;
; -0.603 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.537      ;
; -0.496 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.076     ; 1.415      ;
; -0.490 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.133     ; 0.852      ;
; -0.489 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.133     ; 0.851      ;
; -0.194 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.127      ;
; -0.119 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.818      ; 1.432      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.048      ;
; 0.057  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.184      ; 1.622      ;
; 0.162  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.649      ; 3.191      ;
; 0.274  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.659      ;
; 0.293  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.718      ; 3.119      ;
; 0.296  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.338  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.183      ; 1.340      ;
; 0.340  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.183      ; 1.338      ;
; 0.737  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.718      ; 3.175      ;
; 0.883  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.649      ; 2.970      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.532 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.700     ; 0.827      ;
; -1.437 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.700     ; 0.732      ;
; -0.719 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.652      ;
; -0.718 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.651      ;
; -0.707 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.642      ;
; -0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.557      ;
; -0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.557      ;
; -0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.557      ;
; -0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.557      ;
; -0.622 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.555      ;
; -0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.551      ;
; -0.617 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.550      ;
; -0.617 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.550      ;
; -0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.549      ;
; -0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.549      ;
; -0.615 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.548      ;
; -0.608 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.541      ;
; -0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.385      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.384      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.384      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.384      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.383      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.383      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.383      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.383      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.383      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.382      ;
; -0.443 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.375      ;
; -0.443 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.375      ;
; -0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.310      ;
; -0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.307      ;
; -0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.307      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.303      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.299      ;
; -0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.300      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.292      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.292      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.283      ;
; -0.325 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.259      ;
; -0.246 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.934      ;
; -0.244 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.932      ;
; -0.243 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.931      ;
; -0.240 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.928      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.919      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.919      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.919      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.919      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.919      ;
; -0.229 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.917      ;
; -0.228 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.916      ;
; -0.227 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.915      ;
; -0.227 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.915      ;
; -0.226 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.914      ;
; -0.226 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.914      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.912      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.912      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.911      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.911      ;
; -0.220 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.908      ;
; -0.209 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.897      ;
; -0.208 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.896      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.140      ;
; -0.202 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.137      ;
; -0.201 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.889      ;
; -0.199 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.887      ;
; -0.196 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.884      ;
; -0.195 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.883      ;
; -0.191 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.307     ; 0.879      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.123      ;
; -0.187 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.121      ;
; -0.177 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.112      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.111      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.111      ;
; -0.160 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.094      ;
; -0.075 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.009      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.006      ;
; -0.067 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.001      ;
; -0.063 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.997      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.996      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.992      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.992      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.992      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.990      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.989      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.988      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.988      ;
; -0.052 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.987      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.985      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.984      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.984      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.983      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.983      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.983      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.980      ;
; -0.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.976      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.974      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.972      ;
; -0.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.970      ;
; -0.034 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.968      ;
; -0.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.967      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                   ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.314 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.915      ;
; -1.291 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.892      ;
; -1.285 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.886      ;
; -1.276 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.877      ;
; -1.270 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.871      ;
; -1.201 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.802      ;
; -1.198 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.799      ;
; -1.194 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.795      ;
; -1.160 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.761      ;
; -1.154 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.755      ;
; -1.085 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.686      ;
; -1.082 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.683      ;
; -1.079 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.680      ;
; -1.078 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.679      ;
; -1.029 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.963      ;
; -1.026 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.960      ;
; -1.023 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.957      ;
; -1.013 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.614      ;
; -1.013 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.614      ;
; -1.007 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.608      ;
; -0.992 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.926      ;
; -0.986 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.920      ;
; -0.980 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.914      ;
; -0.940 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.874      ;
; -0.933 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.534      ;
; -0.911 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.845      ;
; -0.910 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.844      ;
; -0.897 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.498      ;
; -0.897 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.498      ;
; -0.894 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.495      ;
; -0.894 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.495      ;
; -0.891 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.492      ;
; -0.888 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.489      ;
; -0.876 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.810      ;
; -0.870 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.804      ;
; -0.864 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.798      ;
; -0.826 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.760      ;
; -0.818 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.419      ;
; -0.817 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.418      ;
; -0.795 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.729      ;
; -0.781 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.382      ;
; -0.778 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.379      ;
; -0.771 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.372      ;
; -0.748 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.682      ;
; -0.648 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.249      ;
; -0.640 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.241      ;
; -0.622 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.223      ;
; -0.509 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.443      ;
; -0.488 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.422      ;
; -0.386 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.320      ;
; -0.385 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.986      ;
; -0.377 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.978      ;
; -0.374 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.975      ;
; -0.370 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.971      ;
; -0.365 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.299      ;
; -0.356 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.290      ;
; -0.196 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 3.461      ;
; -0.072 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.006      ;
; -0.068 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 3.833      ;
; -0.030 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 3.295      ;
; 0.039  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 3.226      ;
; 0.101  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 3.164      ;
; 0.112  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.416      ; 2.988      ;
; 0.165  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 3.100      ;
; 0.403  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 3.362      ;
; 0.501  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 3.264      ;
; 0.534  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 3.231      ;
; 0.614  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.581      ; 2.651      ;
; 0.617  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 3.148      ;
; 0.637  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.416      ; 2.963      ;
; 1.043  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.581      ; 2.722      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                   ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.152 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.356      ; 0.993      ;
; -0.012 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.356      ; 0.853      ;
; -0.008 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.356      ; 0.849      ;
; 0.012  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.356      ; 0.829      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.032 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.839      ; 1.575      ;
; 0.478  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.839      ; 1.565      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.001 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.734      ; 1.449      ;
; 0.552  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.734      ; 1.396      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.011 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.746      ; 1.449      ;
; 0.564 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.746      ; 1.396      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.020 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.853      ; 1.547      ;
; 0.533 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.853      ; 1.534      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.029 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.170      ; 2.835      ;
; 0.508 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.170      ; 2.856      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.303 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.122      ; 1.533      ;
; 0.836 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.122      ; 1.500      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.620 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.437      ;
; -0.607 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.450      ;
; -0.506 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.551      ;
; -0.484 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.573      ;
; -0.236 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.821      ;
; -0.139 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.418      ;
; -0.130 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.427      ;
; -0.126 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.671      ; 2.931      ;
; -0.042 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.505      ; 2.849      ;
; -0.028 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.529      ;
; -0.003 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.554      ;
; 0.245  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.802      ;
; 0.321  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.671      ; 2.878      ;
; 0.484  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.505      ; 2.875      ;
; 0.624  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.842      ;
; 0.848  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.066      ;
; 0.858  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.076      ;
; 0.865  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 0.769      ;
; 0.866  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 0.770      ;
; 0.868  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 0.772      ;
; 0.879  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 0.783      ;
; 0.930  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.148      ;
; 0.997  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.215      ;
; 1.004  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.222      ;
; 1.120  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.338      ;
; 1.132  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.350      ;
; 1.134  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.352      ;
; 1.139  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.043      ;
; 1.142  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.046      ;
; 1.144  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.048      ;
; 1.147  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.051      ;
; 1.155  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.059      ;
; 1.157  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.061      ;
; 1.157  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.061      ;
; 1.157  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.061      ;
; 1.159  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.063      ;
; 1.206  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.424      ;
; 1.230  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.448      ;
; 1.232  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.450      ;
; 1.244  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.462      ;
; 1.246  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.464      ;
; 1.249  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.153      ;
; 1.252  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.156      ;
; 1.254  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.158      ;
; 1.267  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.171      ;
; 1.269  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.173      ;
; 1.271  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.175      ;
; 1.276  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.494      ;
; 1.283  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.187      ;
; 1.286  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.504      ;
; 1.288  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.506      ;
; 1.342  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.560      ;
; 1.356  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.574      ;
; 1.364  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.268      ;
; 1.381  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.285      ;
; 1.386  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.604      ;
; 1.398  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.616      ;
; 1.419  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.323      ;
; 1.420  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.324      ;
; 1.431  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.335      ;
; 1.433  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.337      ;
; 1.435  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.339      ;
; 1.510  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.414      ;
; 1.531  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.435      ;
; 1.532  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.436      ;
; 1.543  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.447      ;
; 1.545  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.449      ;
; 1.555  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.459      ;
; 1.622  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.526      ;
; 1.636  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.540      ;
; 1.655  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.227      ; 1.559      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.285 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.778      ; 2.859      ;
; -0.170 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.850      ; 3.056      ;
; 0.128  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.388      ; 1.193      ;
; 0.156  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.388      ; 1.221      ;
; 0.276  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.850      ; 3.002      ;
; 0.318  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.389      ; 1.384      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.427  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.778      ; 3.071      ;
; 0.572  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.007      ; 1.256      ;
; 0.656  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.875      ;
; 0.786  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.005      ;
; 0.954  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.076      ; 1.187      ;
; 1.085  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.006     ; 0.756      ;
; 1.089  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.006     ; 0.760      ;
; 1.202  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.422      ;
; 1.285  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.505      ;
; 2.238  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.251     ; 1.144      ;
; 2.490  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.183     ; 0.984      ;
; 2.515  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.184     ; 1.008      ;
; 2.521  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.134      ; 2.332      ;
; 2.695  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.183     ; 1.189      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.098 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.187      ; 1.445      ;
; 0.436  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.187      ; 1.479      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.018 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.246      ; 2.640      ;
; 0.533 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.246      ; 2.655      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.040 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.907      ; 1.303      ;
; 0.587 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.907      ; 1.350      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.078 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.892      ; 1.336      ;
; 0.609 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.892      ; 1.367      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.127 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.795      ; 1.278      ;
; 0.671 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.795      ; 1.322      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.139 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.783      ; 1.278      ;
; 0.683 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.783      ; 1.322      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.699      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.699      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.699      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.700      ;
; 0.528 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.746      ;
; 0.538 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.755      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.771      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.772      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.774      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.774      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.774      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.775      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.775      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.775      ;
; 0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.848      ;
; 0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.849      ;
; 0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.850      ;
; 0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.850      ;
; 0.640 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.857      ;
; 0.641 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.858      ;
; 0.642 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.859      ;
; 0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.863      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.864      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.864      ;
; 0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.865      ;
; 0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.865      ;
; 0.648 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.768      ;
; 0.648 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.768      ;
; 0.648 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.768      ;
; 0.649 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.867      ;
; 0.649 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.769      ;
; 0.650 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.770      ;
; 0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.869      ;
; 0.651 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.771      ;
; 0.653 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.773      ;
; 0.654 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.774      ;
; 0.658 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.778      ;
; 0.659 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.779      ;
; 0.659 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.779      ;
; 0.663 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.783      ;
; 0.664 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.882      ;
; 0.664 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.784      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.884      ;
; 0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.889      ;
; 0.673 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.891      ;
; 0.684 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.804      ;
; 0.686 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.904      ;
; 0.686 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.806      ;
; 0.687 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.807      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.906      ;
; 0.689 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.906      ;
; 0.690 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.810      ;
; 0.690 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.810      ;
; 0.691 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.909      ;
; 0.691 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.811      ;
; 0.691 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.811      ;
; 0.691 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.811      ;
; 0.691 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.811      ;
; 0.692 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.812      ;
; 0.695 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.815      ;
; 0.696 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.816      ;
; 0.696 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.816      ;
; 0.696 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.057     ; 0.816      ;
; 0.698 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.915      ;
; 0.721 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.939      ;
; 0.728 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.945      ;
; 0.733 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.950      ;
; 0.735 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.952      ;
; 0.875 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.092      ;
; 0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.096      ;
; 0.900 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.118      ;
; 0.902 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.120      ;
; 0.912 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.130      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.140      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.140      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.465 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.590      ; 0.742      ;
; 0.485 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.590      ; 0.762      ;
; 0.489 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.590      ; 0.766      ;
; 0.599 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.590      ; 0.876      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.263 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.292     ; 1.466      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.050  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.284      ; 1.729      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.062  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.719      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.153  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.285      ; 1.627      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
; 0.315  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.466      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.159 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.472      ; 1.308      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.328 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.475      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.471      ; 1.550      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 0.417 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.470      ; 1.564      ;
; 1.804 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.173     ; 1.308      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 2.120 ; 2.537 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.836 ; 2.279 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.821 ; 2.262 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.765 ; 2.179 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.805 ; 2.229 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.441 ; 1.889 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 1.647 ; 2.032 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.586 ; 2.006 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.656 ; 2.068 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 2.120 ; 2.537 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.925 ; 2.334 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.925 ; 2.334 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.444 ; 1.829 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.444 ; 1.829 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -1.064 ; -1.491 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -1.455 ; -1.888 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -1.440 ; -1.871 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -1.387 ; -1.791 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -1.424 ; -1.839 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -1.064 ; -1.491 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -1.261 ; -1.628 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -1.203 ; -1.603 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -1.270 ; -1.663 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.836 ; -2.241 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -1.640 ; -2.039 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.640 ; -2.039 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.107 ; -1.482 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.107 ; -1.482 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.437 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.437 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 4.532 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 4.532 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 7.114 ; 7.176 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 7.114 ; 7.176 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.518 ; 6.457 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.518 ; 6.457 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.764 ; 7.819 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.537 ; 7.607 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.440 ; 7.507 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.764 ; 7.819 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.696 ; 6.744 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.745 ; 7.805 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.297 ; 7.382 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.691 ; 7.805 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.745 ; 7.803 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.165 ; 7.195 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.484 ; 7.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.290 ; 7.374 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.447 ; 7.532 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.484 ; 7.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.716 ; 6.764 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.848 ; 6.907 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.848 ; 6.907 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 6.301 ; 6.364 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 6.301 ; 6.364 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.340 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.340 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 4.435 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 4.435 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.904 ; 6.960 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.904 ; 6.960 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.299 ; 6.236 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.299 ; 6.236 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.508 ; 6.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.315 ; 7.382 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.222 ; 7.286 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.533 ; 7.586 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.508 ; 6.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.958 ; 6.987 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.086 ; 7.166 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.463 ; 7.572 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.515 ; 7.570 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.958 ; 6.987 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.528 ; 6.573 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.079 ; 7.159 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.228 ; 7.309 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.264 ; 7.330 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.528 ; 6.573 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.634 ; 6.673 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.634 ; 6.673 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 6.128 ; 6.188 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 6.128 ; 6.188 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.161 ;    ;    ; 6.606 ;
; GPIO1_D[10] ; VGA_VS      ; 6.090 ;    ;    ; 6.532 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.023 ;    ;    ; 6.457 ;
; GPIO1_D[10] ; VGA_VS      ; 5.954 ;    ;    ; 6.386 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 206.02 MHz ; 206.02 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 313.48 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 443.07 MHz ; 443.07 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -1.927 ; -4.914        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.257 ; -12.975       ;
; GPIO1_D[8]                                  ; -1.095 ; -5.516        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.118 ; -0.118        ;
; div800k:DIV800|Qaux[4]                      ; 0.036  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.062  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.073  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.083  ; 0.000         ;
; CLOCK_50                                    ; 0.146  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.347  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.623 ; -2.793        ;
; div800k:DIV800|Qaux[5]                      ; -0.207 ; -0.324        ;
; div800k:DIV800|Qaux[3]                      ; -0.114 ; -0.114        ;
; CLOCK_50                                    ; -0.058 ; -0.058        ;
; div800k:DIV800|Qaux[1]                      ; 0.016  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.051  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.108  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.119  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.339  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.516  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.059 ; -1.059        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.209 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -18.000       ;
; CLOCK_50                                    ; -3.000 ; -4.000        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.483  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.927 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.266     ; 1.156      ;
; -1.802 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.267     ; 1.030      ;
; -1.758 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.022     ; 2.231      ;
; -1.741 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.266     ; 0.970      ;
; -1.461 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.298     ; 1.158      ;
; -0.534 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.053     ; 1.476      ;
; -0.431 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.053     ; 1.373      ;
; -0.348 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.086     ; 0.757      ;
; -0.347 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.086     ; 0.756      ;
; -0.341 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.068     ; 1.268      ;
; -0.055 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.996      ;
; 0.015  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.926      ;
; 0.027  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.806      ; 1.274      ;
; 0.134  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.084      ; 1.445      ;
; 0.203  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.392      ; 2.874      ;
; 0.252  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.424      ; 2.847      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.386  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.083      ; 1.192      ;
; 0.388  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.083      ; 1.190      ;
; 0.723  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.424      ; 2.876      ;
; 0.840  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.392      ; 2.737      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.513     ; 0.739      ;
; -1.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.513     ; 0.658      ;
; -0.540 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.482      ;
; -0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.465      ;
; -0.524 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.464      ;
; -0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.403      ;
; -0.455 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.395      ;
; -0.454 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.394      ;
; -0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.393      ;
; -0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.393      ;
; -0.453 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.393      ;
; -0.449 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.389      ;
; -0.448 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.388      ;
; -0.447 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.387      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.386      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.386      ;
; -0.445 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.385      ;
; -0.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.228      ;
; -0.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.228      ;
; -0.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.228      ;
; -0.289 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.228      ;
; -0.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.227      ;
; -0.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.227      ;
; -0.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.227      ;
; -0.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.227      ;
; -0.288 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.227      ;
; -0.287 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.226      ;
; -0.281 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.220      ;
; -0.281 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.220      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.168      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.164      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.164      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.164      ;
; -0.219 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.160      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.152      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.149      ;
; -0.206 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.147      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.139      ;
; -0.175 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.116      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.832      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.832      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.830      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.826      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.816      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.816      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.816      ;
; -0.105 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.815      ;
; -0.105 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.815      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.814      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.814      ;
; -0.101 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.811      ;
; -0.101 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.811      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.810      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.808      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.808      ;
; -0.096 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.806      ;
; -0.096 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.806      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.805      ;
; -0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.804      ;
; -0.093 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.803      ;
; -0.091 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.801      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.798      ;
; -0.084 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.794      ;
; -0.083 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.793      ;
; -0.082 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.792      ;
; -0.078 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.285     ; 0.788      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.008      ;
; -0.065 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.006      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.989      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.987      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.987      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.987      ;
; -0.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.986      ;
; -0.023 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.964      ;
; 0.038  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.903      ;
; 0.042  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.899      ;
; 0.047  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.894      ;
; 0.051  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.890      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.884      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.883      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.880      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.880      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.879      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.879      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.879      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.878      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.876      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.877      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.875      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.875      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.876      ;
; 0.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.874      ;
; 0.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.875      ;
; 0.068  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.874      ;
; 0.069  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.872      ;
; 0.071  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.870      ;
; 0.075  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.866      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.095 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.699      ;
; -1.072 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.676      ;
; -1.057 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.661      ;
; -1.054 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.658      ;
; -1.039 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.643      ;
; -0.998 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.602      ;
; -0.995 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.599      ;
; -0.990 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.594      ;
; -0.957 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.561      ;
; -0.939 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.543      ;
; -0.898 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.502      ;
; -0.895 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.499      ;
; -0.890 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.494      ;
; -0.884 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.488      ;
; -0.828 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.432      ;
; -0.825 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.429      ;
; -0.816 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.757      ;
; -0.807 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.411      ;
; -0.801 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.742      ;
; -0.783 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.724      ;
; -0.766 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.707      ;
; -0.765 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.706      ;
; -0.758 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.362      ;
; -0.748 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.689      ;
; -0.728 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.332      ;
; -0.725 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.329      ;
; -0.724 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.328      ;
; -0.724 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.665      ;
; -0.722 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.326      ;
; -0.716 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.657      ;
; -0.707 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.311      ;
; -0.704 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.308      ;
; -0.700 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.641      ;
; -0.666 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.607      ;
; -0.665 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.606      ;
; -0.661 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.265      ;
; -0.658 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.262      ;
; -0.649 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.590      ;
; -0.648 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.589      ;
; -0.628 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.232      ;
; -0.624 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.228      ;
; -0.616 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.220      ;
; -0.600 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.541      ;
; -0.565 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.506      ;
; -0.502 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.106      ;
; -0.500 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.104      ;
; -0.479 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.083      ;
; -0.344 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.285      ;
; -0.319 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.260      ;
; -0.270 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.874      ;
; -0.270 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.874      ;
; -0.267 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.871      ;
; -0.257 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.861      ;
; -0.223 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.164      ;
; -0.212 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.153      ;
; -0.209 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.150      ;
; -0.117 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 3.161      ;
; 0.049  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.892      ;
; 0.067  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 2.977      ;
; 0.104  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 2.940      ;
; 0.126  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 3.418      ;
; 0.161  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.215      ; 2.719      ;
; 0.183  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 2.861      ;
; 0.230  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 2.814      ;
; 0.547  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 2.997      ;
; 0.633  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 2.911      ;
; 0.639  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.379      ; 2.405      ;
; 0.662  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 2.882      ;
; 0.684  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.215      ; 2.696      ;
; 0.733  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 2.811      ;
; 1.114  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.379      ; 2.430      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.118 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.284      ; 0.887      ;
; 0.010  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.284      ; 0.759      ;
; 0.014  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.284      ; 0.755      ;
; 0.031  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.284      ; 0.738      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.036 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.763      ; 1.412      ;
; 0.552 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.763      ; 1.396      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.062 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.666      ; 1.299      ;
; 0.604 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.666      ; 1.257      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.073 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.677      ; 1.299      ;
; 0.615 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.677      ; 1.257      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.083 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.777      ; 1.389      ;
; 0.604 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.777      ; 1.368      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.146 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.031      ; 2.560      ;
; 0.630 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.031      ; 2.576      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.347 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.034      ; 1.382      ;
; 0.875 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.034      ; 1.354      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.623 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.188      ;
; -0.610 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.201      ;
; -0.527 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.284      ;
; -0.497 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.314      ;
; -0.284 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.527      ;
; -0.195 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.457      ; 2.616      ;
; -0.099 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.212      ;
; -0.097 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.214      ;
; -0.057 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.295      ; 2.592      ;
; 0.011  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.322      ;
; 0.016  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.327      ;
; 0.240  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.551      ;
; 0.299  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.457      ; 2.610      ;
; 0.467  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.295      ; 2.616      ;
; 0.558  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.756      ;
; 0.768  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.966      ;
; 0.778  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.976      ;
; 0.811  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.694      ;
; 0.811  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.694      ;
; 0.813  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.696      ;
; 0.826  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.709      ;
; 0.850  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.048      ;
; 0.907  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.105      ;
; 0.911  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.109      ;
; 1.011  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.209      ;
; 1.013  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.211      ;
; 1.020  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.218      ;
; 1.054  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.937      ;
; 1.056  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.939      ;
; 1.060  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.943      ;
; 1.061  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.944      ;
; 1.063  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.946      ;
; 1.065  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.948      ;
; 1.068  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.951      ;
; 1.072  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.955      ;
; 1.073  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 0.956      ;
; 1.076  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.274      ;
; 1.100  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.298      ;
; 1.107  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.305      ;
; 1.109  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.307      ;
; 1.116  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.314      ;
; 1.143  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.026      ;
; 1.145  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.028      ;
; 1.152  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.035      ;
; 1.154  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.352      ;
; 1.157  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.040      ;
; 1.158  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.356      ;
; 1.161  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.044      ;
; 1.165  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.363      ;
; 1.168  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.051      ;
; 1.187  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.070      ;
; 1.196  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.394      ;
; 1.205  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.403      ;
; 1.241  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.124      ;
; 1.243  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.441      ;
; 1.254  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.452      ;
; 1.257  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.140      ;
; 1.295  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.178      ;
; 1.306  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.189      ;
; 1.307  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.190      ;
; 1.315  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.198      ;
; 1.318  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.201      ;
; 1.374  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.257      ;
; 1.391  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.274      ;
; 1.402  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.285      ;
; 1.403  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.286      ;
; 1.411  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.294      ;
; 1.432  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.315      ;
; 1.470  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.353      ;
; 1.485  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.368      ;
; 1.499  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.219      ; 1.382      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.207 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.507      ; 2.634      ;
; -0.117 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.541      ; 2.768      ;
; 0.162  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.266      ; 1.092      ;
; 0.177  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.266      ; 1.107      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.326  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.267      ; 1.257      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.355  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.541      ; 2.740      ;
; 0.424  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.507      ; 2.765      ;
; 0.504  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.978      ; 1.146      ;
; 0.586  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.784      ;
; 0.713  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.911      ;
; 0.860  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.068      ; 1.072      ;
; 1.004  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.024      ; 0.692      ;
; 1.008  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.024      ; 0.696      ;
; 1.105  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.304      ;
; 1.177  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.376      ;
; 2.018  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.113     ; 1.049      ;
; 2.321  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.083     ; 0.902      ;
; 2.334  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.084     ; 0.914      ;
; 2.364  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.088      ; 2.116      ;
; 2.498  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.083     ; 1.079      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.114 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.093      ; 1.303      ;
; 0.415  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.093      ; 1.332      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.058 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.099      ; 2.385      ;
; 0.453  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.099      ; 2.396      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.016 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.826      ; 1.166      ;
; 0.559 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.826      ; 1.209      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.051 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.810      ; 1.195      ;
; 0.581 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.810      ; 1.225      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.108 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.721      ; 1.153      ;
; 0.642 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.721      ; 1.187      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.119 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.710      ; 1.153      ;
; 0.653 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.710      ; 1.187      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.484 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.682      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.692      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.695      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.697      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.699      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.699      ;
; 0.572 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.770      ;
; 0.572 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.770      ;
; 0.572 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.770      ;
; 0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.771      ;
; 0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.771      ;
; 0.575 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.773      ;
; 0.579 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.681      ;
; 0.579 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.681      ;
; 0.580 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.682      ;
; 0.581 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.779      ;
; 0.581 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.683      ;
; 0.582 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.780      ;
; 0.584 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.782      ;
; 0.586 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.688      ;
; 0.587 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.785      ;
; 0.588 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.786      ;
; 0.589 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.787      ;
; 0.589 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.691      ;
; 0.590 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.788      ;
; 0.590 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.788      ;
; 0.590 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.692      ;
; 0.590 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.692      ;
; 0.591 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.789      ;
; 0.591 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.789      ;
; 0.591 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.693      ;
; 0.593 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.791      ;
; 0.593 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.695      ;
; 0.595 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.793      ;
; 0.596 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.698      ;
; 0.599 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.701      ;
; 0.601 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.703      ;
; 0.624 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.822      ;
; 0.624 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.726      ;
; 0.626 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.824      ;
; 0.627 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.729      ;
; 0.630 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.732      ;
; 0.632 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.734      ;
; 0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.831      ;
; 0.633 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.735      ;
; 0.634 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.736      ;
; 0.635 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.737      ;
; 0.637 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.834      ;
; 0.641 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.838      ;
; 0.645 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.747      ;
; 0.646 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.748      ;
; 0.647 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.749      ;
; 0.649 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.751      ;
; 0.650 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.752      ;
; 0.651 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.753      ;
; 0.652 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.062     ; 0.754      ;
; 0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.856      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.863      ;
; 0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.868      ;
; 0.673 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.870      ;
; 0.800 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.998      ;
; 0.802 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.000      ;
; 0.807 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.005      ;
; 0.808 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 1.005      ;
; 0.811 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.009      ;
; 0.820 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.018      ;
; 0.820 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.018      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.516 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.491      ; 0.681      ;
; 0.532 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.491      ; 0.697      ;
; 0.536 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.491      ; 0.701      ;
; 0.636 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.491      ; 0.801      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.059 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.253     ; 1.301      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.105  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.149      ; 1.539      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.121  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.525      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.202  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.443      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
; 0.345  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.301      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.209 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.191      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.364 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.344      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.428 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.318      ; 1.410      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 0.440 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.316      ; 1.420      ;
; 1.672 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.145     ; 1.191      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
; 0.679  ; 0.679        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.217  ; 0.433        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.845 ; 2.182 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.586 ; 1.948 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.576 ; 1.927 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.522 ; 1.852 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.559 ; 1.919 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.225 ; 1.578 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 1.413 ; 1.728 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.360 ; 1.692 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.423 ; 1.761 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.845 ; 2.182 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.651 ; 1.985 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.651 ; 1.985 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.256 ; 1.576 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.256 ; 1.576 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.891 ; -1.230 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -1.248 ; -1.602 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -1.238 ; -1.582 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -1.187 ; -1.509 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -1.222 ; -1.573 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.891 ; -1.230 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -1.071 ; -1.374 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -1.020 ; -1.339 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -1.080 ; -1.405 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.592 ; -1.922 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -1.402 ; -1.728 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.402 ; -1.728 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.957 ; -1.269 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.957 ; -1.269 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.220 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.220 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 4.316 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 4.316 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.670 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.670 ; 6.648 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.124 ; 6.019 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.124 ; 6.019 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.273 ; 7.259 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.071 ; 7.073 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.978 ; 6.989 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.273 ; 7.259 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.296 ; 6.297 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.257 ; 7.249 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.845 ; 6.869 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.209 ; 7.231 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.257 ; 7.249 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.728 ; 6.715 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.013 ; 7.024 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.848 ; 6.868 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.985 ; 6.979 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.013 ; 7.024 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.316 ; 6.317 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.475 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.475 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.932 ; 5.933 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.932 ; 5.933 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.132 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.132 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 4.226 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 4.226 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.478 ; 6.456 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.478 ; 6.456 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 5.927 ; 5.825 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 5.927 ; 5.825 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.126 ; 6.126 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.871 ; 6.872 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.781 ; 6.791 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.064 ; 7.050 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.126 ; 6.126 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.540 ; 6.528 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.654 ; 6.677 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.002 ; 7.022 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.048 ; 7.040 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.540 ; 6.528 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.146 ; 6.146 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.656 ; 6.674 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.787 ; 6.781 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.814 ; 6.825 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.146 ; 6.146 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.278 ; 6.279 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.278 ; 6.279 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.776 ; 5.776 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.776 ; 5.776 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.734 ;    ;    ; 6.098 ;
; GPIO1_D[10] ; VGA_VS      ; 5.667 ;    ;    ; 6.032 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.617 ;    ;    ; 5.971 ;
; GPIO1_D[10] ; VGA_VS      ; 5.552 ;    ;    ; 5.909 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -1.050 ; -2.161        ;
; SCCBdrive:SCCBdriver|clk400data             ; -0.463 ; -0.487        ;
; GPIO1_D[8]                                  ; -0.216 ; -0.765        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.159 ; -0.396        ;
; div800k:DIV800|Qaux[4]                      ; 0.201  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.232  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.235  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.240  ; 0.000         ;
; CLOCK_50                                    ; 0.315  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.407  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.636 ; -3.226        ;
; div800k:DIV800|Qaux[5]                      ; -0.196 ; -0.391        ;
; CLOCK_50                                    ; -0.084 ; -0.084        ;
; div800k:DIV800|Qaux[3]                      ; -0.069 ; -0.069        ;
; div800k:DIV800|Qaux[1]                      ; 0.022  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.042  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.050  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.058  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.193  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.725  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.510 ; -0.510        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.229 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -19.115       ;
; CLOCK_50                                    ; -3.000 ; -4.000        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.473  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.050 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.800     ; 0.737      ;
; -0.940 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.801     ; 0.626      ;
; -0.925 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.800     ; 0.612      ;
; -0.862 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.064      ; 1.413      ;
; -0.660 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.904     ; 0.743      ;
; -0.125 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.139     ; 0.473      ;
; -0.124 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.139     ; 0.472      ;
; 0.044  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.908      ;
; 0.097  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.434      ; 0.824      ;
; 0.101  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.851      ;
; 0.171  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.046     ; 0.770      ;
; 0.201  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.542      ; 1.943      ;
; 0.286  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.680      ; 0.881      ;
; 0.326  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.626      ;
; 0.368  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.584      ;
; 0.402  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.680      ; 0.765      ;
; 0.404  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.680      ; 0.763      ;
; 0.500  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.642      ; 1.734      ;
; 0.593  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.359      ;
; 0.602  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.931  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.642      ; 1.803      ;
; 0.959  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.542      ; 1.685      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.002     ; 0.448      ;
; -0.409 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.002     ; 0.394      ;
; -0.024 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.976      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.941      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.940      ;
; 0.050  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.899      ;
; 0.050  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.899      ;
; 0.050  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.899      ;
; 0.051  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.898      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.897      ;
; 0.055  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.894      ;
; 0.056  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.893      ;
; 0.056  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.893      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.892      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.892      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.892      ;
; 0.087  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.862      ;
; 0.142  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.807      ;
; 0.143  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.806      ;
; 0.144  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.805      ;
; 0.145  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.804      ;
; 0.145  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.804      ;
; 0.147  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.802      ;
; 0.148  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.801      ;
; 0.150  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.799      ;
; 0.150  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.799      ;
; 0.151  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.798      ;
; 0.152  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.797      ;
; 0.207  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.744      ;
; 0.210  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.741      ;
; 0.210  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.741      ;
; 0.211  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.740      ;
; 0.214  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.737      ;
; 0.224  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.727      ;
; 0.225  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.726      ;
; 0.228  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.724      ;
; 0.235  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.716      ;
; 0.241  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.710      ;
; 0.276  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.515      ;
; 0.277  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.514      ;
; 0.278  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.513      ;
; 0.278  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.513      ;
; 0.279  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.512      ;
; 0.279  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.512      ;
; 0.280  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.511      ;
; 0.281  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.510      ;
; 0.282  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.509      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.507      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.507      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.507      ;
; 0.285  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.506      ;
; 0.285  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.506      ;
; 0.286  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.505      ;
; 0.287  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.504      ;
; 0.287  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.504      ;
; 0.288  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.503      ;
; 0.289  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.502      ;
; 0.289  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.502      ;
; 0.302  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.489      ;
; 0.305  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.486      ;
; 0.311  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.480      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.479      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.479      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.479      ;
; 0.315  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.196     ; 0.476      ;
; 0.320  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.632      ;
; 0.321  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.630      ;
; 0.326  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.625      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.621      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.618      ;
; 0.335  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.617      ;
; 0.335  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.617      ;
; 0.345  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.606      ;
; 0.384  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.567      ;
; 0.388  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.563      ;
; 0.390  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.561      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.558      ;
; 0.397  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.554      ;
; 0.400  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.551      ;
; 0.404  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.547      ;
; 0.404  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.547      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.546      ;
; 0.406  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.545      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.543      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.543      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.542      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.538      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.538      ;
; 0.414  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.537      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.534      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.534      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.216 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 1.057      ;
; -0.212 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 1.053      ;
; -0.205 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 1.046      ;
; -0.203 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 1.044      ;
; -0.201 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 1.042      ;
; -0.151 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.992      ;
; -0.144 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.093      ;
; -0.140 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.089      ;
; -0.137 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.978      ;
; -0.136 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.977      ;
; -0.135 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.976      ;
; -0.133 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.974      ;
; -0.120 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.069      ;
; -0.116 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.065      ;
; -0.104 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.053      ;
; -0.090 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.039      ;
; -0.083 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.924      ;
; -0.083 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.032      ;
; -0.082 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.923      ;
; -0.068 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.909      ;
; -0.067 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.908      ;
; -0.065 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.014      ;
; -0.053 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.894      ;
; -0.052 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 1.001      ;
; -0.049 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.890      ;
; -0.048 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.997      ;
; -0.041 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.882      ;
; -0.036 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.985      ;
; -0.022 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.971      ;
; -0.004 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.845      ;
; 0.003  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.946      ;
; 0.009  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.940      ;
; 0.015  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.826      ;
; 0.017  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.824      ;
; 0.019  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.822      ;
; 0.021  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.820      ;
; 0.026  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.815      ;
; 0.027  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.814      ;
; 0.046  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.903      ;
; 0.064  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.777      ;
; 0.064  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.777      ;
; 0.073  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.768      ;
; 0.094  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.747      ;
; 0.095  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.746      ;
; 0.145  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.804      ;
; 0.152  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.689      ;
; 0.152  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.689      ;
; 0.167  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.782      ;
; 0.168  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.673      ;
; 0.219  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.730      ;
; 0.237  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.712      ;
; 0.238  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.711      ;
; 0.290  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.402      ; 1.694      ;
; 0.300  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.541      ;
; 0.303  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.538      ;
; 0.305  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.536      ;
; 0.310  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.354      ; 0.531      ;
; 0.398  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.551      ;
; 0.415  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.957      ;
; 0.549  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.823      ;
; 0.557  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 2.315      ;
; 0.609  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.763      ;
; 0.628  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.744      ;
; 0.677  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.695      ;
; 0.794  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.402      ; 1.690      ;
; 0.841  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 2.031      ;
; 0.912  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.790      ; 1.460      ;
; 0.976  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 1.896      ;
; 0.984  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 1.888      ;
; 1.044  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 1.828      ;
; 1.267  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.790      ; 1.605      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.159 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.091     ; 0.545      ;
; -0.085 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.091     ; 0.471      ;
; -0.082 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.091     ; 0.468      ;
; -0.070 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.091     ; 0.456      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.201 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.461      ; 0.862      ;
; 0.706 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.461      ; 0.857      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.232 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.409      ; 0.789      ;
; 0.772 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.409      ; 0.749      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.235 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.468      ; 0.845      ;
; 0.742 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.468      ; 0.838      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.240 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.417      ; 0.789      ;
; 0.780 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.417      ; 0.749      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.315 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.277      ; 1.554      ;
; 0.801 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.277      ; 1.568      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.407 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.612      ; 0.817      ;
; 0.928 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.612      ; 0.796      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.636 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.430      ;
; -0.629 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.437      ;
; -0.567 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.499      ;
; -0.564 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.502      ;
; -0.422 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.644      ;
; -0.359 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.847      ; 1.707      ;
; -0.245 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.321      ;
; -0.240 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.326      ;
; -0.183 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.383      ;
; -0.176 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.390      ;
; -0.049 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.456      ; 1.626      ;
; -0.031 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.535      ;
; 0.027  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.847      ; 1.593      ;
; 0.333  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.455      ;
; 0.384  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.414      ;
; 0.385  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.415      ;
; 0.386  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.416      ;
; 0.391  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.421      ;
; 0.446  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.568      ;
; 0.450  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.572      ;
; 0.455  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.456      ; 1.630      ;
; 0.486  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.522  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.644      ;
; 0.527  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.649      ;
; 0.530  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.560      ;
; 0.531  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.561      ;
; 0.532  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.562      ;
; 0.534  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.564      ;
; 0.535  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.565      ;
; 0.544  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.574      ;
; 0.544  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.574      ;
; 0.547  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.577      ;
; 0.547  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.577      ;
; 0.594  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.716      ;
; 0.595  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.625      ;
; 0.597  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.627      ;
; 0.599  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.629      ;
; 0.600  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.630      ;
; 0.602  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.724      ;
; 0.605  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.727      ;
; 0.610  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.640      ;
; 0.610  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.640      ;
; 0.613  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.643      ;
; 0.638  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.760      ;
; 0.657  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.779      ;
; 0.660  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.782      ;
; 0.663  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.693      ;
; 0.668  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.790      ;
; 0.671  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.793      ;
; 0.675  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.797      ;
; 0.676  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.706      ;
; 0.679  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.709      ;
; 0.681  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.803      ;
; 0.684  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.806      ;
; 0.687  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.717      ;
; 0.689  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.719      ;
; 0.690  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.720      ;
; 0.692  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.722      ;
; 0.723  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.845      ;
; 0.734  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.856      ;
; 0.738  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.860      ;
; 0.742  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.772      ;
; 0.745  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.775      ;
; 0.747  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.777      ;
; 0.747  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.869      ;
; 0.753  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.783      ;
; 0.755  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.785      ;
; 0.756  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.786      ;
; 0.808  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.838      ;
; 0.810  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.840      ;
; 0.819  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.426      ; 0.849      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.196 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.722      ; 1.735      ;
; -0.195 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.617      ; 1.621      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.237  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.800      ; 0.641      ;
; 0.239  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.722      ; 1.670      ;
; 0.252  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.800      ; 0.656      ;
; 0.326  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.801      ; 0.731      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.477      ;
; 0.416  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.535      ;
; 0.506  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.046      ; 0.636      ;
; 0.527  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.545      ; 0.676      ;
; 0.554  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.617      ; 1.870      ;
; 0.629  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.749      ;
; 0.679  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.799      ;
; 0.854  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.063     ; 0.395      ;
; 0.856  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.063     ; 0.397      ;
; 1.302  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.778     ; 0.608      ;
; 1.488  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.141      ; 1.233      ;
; 1.604  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.680     ; 0.528      ;
; 1.611  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.680     ; 0.535      ;
; 1.717  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.680     ; 0.641      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.084 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.323      ; 1.448      ;
; 0.424  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.323      ; 1.456      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.069 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.648      ; 0.768      ;
; 0.451  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.648      ; 0.788      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.022 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.499      ; 0.710      ;
; 0.546 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.499      ; 0.734      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.042 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.490      ; 0.731      ;
; 0.554 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.490      ; 0.743      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.050 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.445      ; 0.684      ;
; 0.578 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.445      ; 0.712      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.058 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.437      ; 0.684      ;
; 0.586 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.437      ; 0.712      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.316      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.376      ;
; 0.268 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.388      ;
; 0.275 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.394      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.453      ;
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.462      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.468      ;
; 0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.470      ;
; 0.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.473      ;
; 0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.476      ;
; 0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.477      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.362 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.414      ;
; 0.362 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.414      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.415      ;
; 0.363 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.415      ;
; 0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.484      ;
; 0.366 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.418      ;
; 0.367 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.419      ;
; 0.367 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.419      ;
; 0.367 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.419      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.421      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.421      ;
; 0.371 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.423      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.424      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.424      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.425      ;
; 0.374 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.426      ;
; 0.374 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.426      ;
; 0.374 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.426      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.427      ;
; 0.375 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.427      ;
; 0.376 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.428      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.429      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.429      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.498      ;
; 0.380 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.432      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.433      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.433      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.433      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.052     ; 0.433      ;
; 0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.501      ;
; 0.385 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.504      ;
; 0.459 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.578      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.584      ;
; 0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.595      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.604      ;
; 0.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.612      ;
; 0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.614      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.725 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.050      ; 0.389      ;
; 0.733 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.050      ; 0.397      ;
; 0.736 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.050      ; 0.400      ;
; 0.796 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.050      ; 0.460      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.510 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.164     ; 0.833      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 1.004      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.274  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.981      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.327  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.766      ; 0.926      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
; 0.422  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.768      ; 0.833      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.229 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.707      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.320 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.872      ; 0.796      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.353 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.874      ; 0.831      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.871      ; 0.849      ;
; 1.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.097     ; 0.707      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.698  ; 0.882        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
; 0.178  ; 0.178        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i       ;
; 0.600  ; 0.816        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0] ;
; 0.820  ; 0.820        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.392  ; 0.576        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.634  ; 0.634        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.634  ; 0.634        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.166 ; 1.760 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.023 ; 1.622 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.038 ; 1.626 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 0.961 ; 1.556 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.001 ; 1.589 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 0.816 ; 1.410 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 0.896 ; 1.499 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 0.891 ; 1.488 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 0.915 ; 1.518 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.166 ; 1.760 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 0.764 ; 1.350 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 0.764 ; 1.350 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.776 ; 1.363 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.776 ; 1.363 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.605 ; -1.183 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -0.809 ; -1.399 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -0.823 ; -1.403 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -0.749 ; -1.335 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.788 ; -1.367 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.605 ; -1.183 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.681 ; -1.269 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -0.677 ; -1.259 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -0.699 ; -1.287 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.004 ; -1.588 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.598 ; -1.174 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.598 ; -1.174 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.585 ; -1.161 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.585 ; -1.161 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.736 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.736 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 2.716 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 2.716 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.176 ; 4.342 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.176 ; 4.342 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.837 ; 3.874 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.837 ; 3.874 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.621 ; 4.795 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.503 ; 4.652 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.477 ; 4.582 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.621 ; 4.795 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.007 ; 4.077 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.631 ; 4.779 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.369 ; 4.506 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.631 ; 4.758 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.611 ; 4.779 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.272 ; 4.378 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.460 ; 4.618 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.366 ; 4.504 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.446 ; 4.569 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.460 ; 4.618 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.027 ; 4.097 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.994 ; 4.149 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.994 ; 4.149 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.781 ; 3.855 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.781 ; 3.855 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.680 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.680 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 2.661 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 2.661 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.056 ; 4.217 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.056 ; 4.217 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.711 ; 3.745 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.711 ; 3.745 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.898 ; 3.966 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.376 ; 4.518 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.350 ; 4.450 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.489 ; 4.655 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.898 ; 3.966 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.154 ; 4.255 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.247 ; 4.378 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.498 ; 4.619 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.479 ; 4.640 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.154 ; 4.255 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.918 ; 3.986 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.244 ; 4.376 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.320 ; 4.437 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.333 ; 4.485 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.918 ; 3.986 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.876 ; 4.010 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.876 ; 4.010 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.682 ; 3.753 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.682 ; 3.753 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.711 ;    ;    ; 4.316 ;
; GPIO1_D[10] ; VGA_VS      ; 3.672 ;    ;    ; 4.261 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.632 ;    ;    ; 4.228 ;
; GPIO1_D[10] ; VGA_VS      ; 3.595 ;    ;    ; 4.175 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                        ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                             ; -2.189  ; -0.636 ; -1.263   ; 0.159   ; -3.000              ;
;  CLOCK_50                                    ; 0.029   ; -0.084 ; N/A      ; N/A     ; -3.000              ;
;  GPIO1_D[8]                                  ; -1.314  ; -0.636 ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                    ; N/A     ; N/A    ; N/A      ; N/A     ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400data             ; -1.532  ; 0.193  ; -1.263   ; 0.159   ; -1.000              ;
;  capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.159  ; 0.465  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[0]                      ; 0.011   ; 0.050  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                      ; 0.020   ; 0.016  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                      ; -0.001  ; 0.058  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                      ; 0.303   ; -0.114 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                      ; -0.032  ; 0.042  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                      ; -2.189  ; -0.285 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                              ; -32.552 ; -3.77  ; -1.263   ; 0.0     ; -95.115             ;
;  CLOCK_50                                    ; 0.000   ; -0.084 ; N/A      ; N/A     ; -4.000              ;
;  GPIO1_D[8]                                  ; -6.693  ; -3.226 ; N/A      ; N/A     ; -19.115             ;
;  SCCBdrive:SCCBdriver|C_E                    ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data             ; -19.699 ; 0.000  ; -1.263   ; 0.000   ; -55.000             ;
;  capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.396  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  div800k:DIV800|Qaux[0]                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                      ; -0.001  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                      ; 0.000   ; -0.114 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                      ; -0.032  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                      ; -5.955  ; -0.455 ; N/A      ; N/A     ; -8.000              ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 2.120 ; 2.537 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.836 ; 2.279 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.821 ; 2.262 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.765 ; 2.179 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.805 ; 2.229 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.441 ; 1.889 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 1.647 ; 2.032 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.586 ; 2.006 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.656 ; 2.068 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 2.120 ; 2.537 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.925 ; 2.334 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.925 ; 2.334 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.444 ; 1.829 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 1.444 ; 1.829 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.605 ; -1.183 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -0.809 ; -1.399 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -0.823 ; -1.403 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -0.749 ; -1.335 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.788 ; -1.367 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.605 ; -1.183 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.681 ; -1.269 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -0.677 ; -1.259 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -0.699 ; -1.287 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.004 ; -1.588 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.598 ; -1.174 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.598 ; -1.174 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.585 ; -1.161 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.585 ; -1.161 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.437 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 4.437 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 4.532 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 4.532 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 7.114 ; 7.176 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 7.114 ; 7.176 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.518 ; 6.457 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.518 ; 6.457 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.764 ; 7.819 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.537 ; 7.607 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.440 ; 7.507 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.764 ; 7.819 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.696 ; 6.744 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.745 ; 7.805 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.297 ; 7.382 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.691 ; 7.805 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.745 ; 7.803 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.165 ; 7.195 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.484 ; 7.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.290 ; 7.374 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.447 ; 7.532 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.484 ; 7.553 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.716 ; 6.764 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.848 ; 6.907 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.848 ; 6.907 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 6.301 ; 6.364 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 6.301 ; 6.364 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.680 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 2.680 ; Rise       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 2.661 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 2.661 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                    ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.056 ; 4.217 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.056 ; 4.217 ; Rise       ; SCCBdrive:SCCBdriver|clk400data             ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.711 ; 3.745 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.711 ; 3.745 ; Fall       ; SCCBdrive:SCCBdriver|clk400data             ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.898 ; 3.966 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.376 ; 4.518 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.350 ; 4.450 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.489 ; 4.655 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.898 ; 3.966 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.154 ; 4.255 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.247 ; 4.378 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.498 ; 4.619 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.479 ; 4.640 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.154 ; 4.255 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.918 ; 3.986 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.244 ; 4.376 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.320 ; 4.437 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.333 ; 4.485 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 3.918 ; 3.986 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.876 ; 4.010 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.876 ; 4.010 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.682 ; 3.753 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.682 ; 3.753 ; Rise       ; div800k:DIV800|Qaux[5]                      ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.161 ;    ;    ; 6.606 ;
; GPIO1_D[10] ; VGA_VS      ; 6.090 ;    ;    ; 6.532 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.632 ;    ;    ; 4.228 ;
; GPIO1_D[10] ; VGA_VS      ; 3.595 ;    ;    ; 4.175 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                                  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                      ; CLOCK_50                                    ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                      ; div800k:DIV800|Qaux[0]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                      ; div800k:DIV800|Qaux[1]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                      ; div800k:DIV800|Qaux[2]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                      ; div800k:DIV800|Qaux[3]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[4]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[5]                      ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                    ; div800k:DIV800|Qaux[5]                      ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; div800k:DIV800|Qaux[5]                      ; 0        ; 0        ; 1        ; 1        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]                                  ; 1        ; 1        ; 21       ; 21       ;
; GPIO1_D[8]                                  ; GPIO1_D[8]                                  ; 0        ; 0        ; 36       ; 21       ;
; div800k:DIV800|Qaux[5]                      ; SCCBdrive:SCCBdriver|clk400data             ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; SCCBdrive:SCCBdriver|clk400data             ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                                  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                      ; CLOCK_50                                    ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                      ; div800k:DIV800|Qaux[0]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                      ; div800k:DIV800|Qaux[1]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                      ; div800k:DIV800|Qaux[2]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                      ; div800k:DIV800|Qaux[3]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[4]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[5]                      ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                    ; div800k:DIV800|Qaux[5]                      ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; div800k:DIV800|Qaux[5]                      ; 0        ; 0        ; 1        ; 1        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]                                  ; 1        ; 1        ; 21       ; 21       ;
; GPIO1_D[8]                                  ; GPIO1_D[8]                                  ; 0        ; 0        ; 36       ; 21       ;
; div800k:DIV800|Qaux[5]                      ; SCCBdrive:SCCBdriver|clk400data             ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; SCCBdrive:SCCBdriver|clk400data             ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 62    ; 62   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat May 18 11:27:08 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_2 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_BYTE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ15_AM1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT3 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name capture_driver:CAPdrive|div_clk:DIV|Clk_aux capture_driver:CAPdrive|div_clk:DIV|Clk_aux
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.189              -5.955 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.532             -19.699 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.314              -6.693 GPIO1_D[8] 
    Info (332119):    -0.152              -0.172 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -0.032              -0.032 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.001              -0.001 div800k:DIV800|Qaux[2] 
    Info (332119):     0.011               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.020               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.029               0.000 CLOCK_50 
    Info (332119):     0.303               0.000 div800k:DIV800|Qaux[3] 
Info (332146): Worst-case hold slack is -0.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.620              -2.621 GPIO1_D[8] 
    Info (332119):    -0.285              -0.455 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.098              -0.098 div800k:DIV800|Qaux[3] 
    Info (332119):     0.018               0.000 CLOCK_50 
    Info (332119):     0.040               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.078               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.127               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.139               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.374               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.465               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -1.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.263              -1.263 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -3.000              -4.000 CLOCK_50 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.927              -4.914 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.257             -12.975 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.095              -5.516 GPIO1_D[8] 
    Info (332119):    -0.118              -0.118 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):     0.036               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.062               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.073               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.083               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.146               0.000 CLOCK_50 
    Info (332119):     0.347               0.000 div800k:DIV800|Qaux[3] 
Info (332146): Worst-case hold slack is -0.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.623              -2.793 GPIO1_D[8] 
    Info (332119):    -0.207              -0.324 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.114              -0.114 div800k:DIV800|Qaux[3] 
    Info (332119):    -0.058              -0.058 CLOCK_50 
    Info (332119):     0.016               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.051               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.108               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.119               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.339               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.516               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -1.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.059              -1.059 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -3.000              -4.000 CLOCK_50 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.483               0.000 SCCBdrive:SCCBdriver|C_E 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.050              -2.161 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.463              -0.487 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.216              -0.765 GPIO1_D[8] 
    Info (332119):    -0.159              -0.396 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):     0.201               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.232               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.235               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.240               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.315               0.000 CLOCK_50 
    Info (332119):     0.407               0.000 div800k:DIV800|Qaux[3] 
Info (332146): Worst-case hold slack is -0.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.636              -3.226 GPIO1_D[8] 
    Info (332119):    -0.196              -0.391 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.084              -0.084 CLOCK_50 
    Info (332119):    -0.069              -0.069 div800k:DIV800|Qaux[3] 
    Info (332119):     0.022               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.042               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.050               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.058               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.193               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.725               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -0.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.510              -0.510 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.229               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.115 GPIO1_D[8] 
    Info (332119):    -3.000              -4.000 CLOCK_50 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 286 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Sat May 18 11:27:10 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


