strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fac550a3510>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fac5504ec10>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:CA" -> "11:IF"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fac550bdc90>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550bdd50>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550bdd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:IF" -> "12:BS"	[cond="['in']",
		label="in[1]",
		lineno=12];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fac550a6490>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "13:IF"	[cond="['in']",
		label="!(in[1])",
		lineno=12];
	"9:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fac550a3e50>",
		fillcolor=linen,
		label="9:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"9:CS" -> "11:CA"	[cond="['sel']",
		label=sel,
		lineno=9];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fac550b1190>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"9:CS" -> "14:CA"	[cond="['sel']",
		label=sel,
		lineno=9];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fac55056950>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"9:CS" -> "10:CA"	[cond="['sel']",
		label=sel,
		lineno=9];
	"Leaf_7:AL"	[def_var="['pos']",
		label="Leaf_7:AL"];
	"12:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a6690>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'bxx;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a6690>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fac550b7090>",
		fillcolor=turquoise,
		label="8:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:BL" -> "9:CS"	[cond="[]",
		lineno=None];
	"11:IF" -> "12:IF"	[cond="['in']",
		label="!(in[2])",
		lineno=11];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac5504e510>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac5504e510>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:IF" -> "11:BS"	[cond="['in']",
		label="in[2]",
		lineno=11];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a6f90>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a6f90>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:IF" -> "13:BS"	[cond="['in']",
		label="in[0]",
		lineno=13];
	"14:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"7:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fac551357d0>",
		clk_sens=False,
		fillcolor=gold,
		label="7:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sel', 'in']"];
	"7:AL" -> "8:BL"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a3d50>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fac550a3d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
}
