/***************************************************************************************************
 * Copyright (C) 2025 Intel Corporation, All rights reserved.
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **************************************************************************************************/
#pragma once

#include <cute/util/compat.hpp>

#include "cute/tensor.hpp"
#include "cutlass/cutlass.h"
#include "cutlass/gemm/gemm.h"
#include "cutlass/gemm/group_array_problem_shape.hpp"
#include "cutlass/gemm/kernel/tile_scheduler.hpp"
#include "cutlass/kernel_hardware_info.hpp"
#include "cutlass/platform/platform.h"
#include "gemm_xe2.hpp"

#pragma clang diagnostic ignored "-Wpass-failed"
#pragma clang diagnostic ignored "-Wdeprecated-declarations"

namespace moe_w4a16 {
using namespace cute;

template <typename T, char LayoutKind>
CUTE_DEVICE auto make_moe_tensor(T* ptr, int r, int c) {
  auto shape = make_shape(r, c);
  if constexpr (LayoutKind == 'C')
    return make_tensor(make_gmem_ptr(ptr), make_layout(shape, make_stride(_1{}, r)));
  else
    return make_tensor(make_gmem_ptr(ptr), make_layout(shape, make_stride(c, _1{})));
}

template <
    class GmemTiledCopyA,
    class GmemTiledCopyB,
    class GmemTiledCopyD,
    char LayoutKindA,
    char LayoutKindB,
    char LayoutKindD,
    bool HasZero,
    class TiledMMA,
    typename ElementA,
    typename ElementB,
    typename ElementS,
    typename ElementBI,
    typename ElementD>
CUTE_DEVICE void MoEGEMM(
    const ElementA* Activations,
    const ElementB* Weights,
    const ElementS* Scales,
    const ElementS* Zeros,
    const ElementBI* Bias,
    ElementD* Outputs,
    TiledMMA const& mma,
    const int* rows_per_expert,
    const int32_t num_experts,
    const int32_t group_size,
    const int32_t gemm_n,
    const int32_t gemm_k,
    int32_t* atomic_buffer,
    const sycl::local_accessor<int32_t, 1>& slm_mem_const) {
  constexpr char actual_layout_of_B = LayoutKindB ^ ('R' ^ 'C');
  // The surface extension below only keeps the addressing intact for row-major
  // slices, whose stride does not carry the row count.
  static_assert(LayoutKindA == 'R' && actual_layout_of_B == 'R', "surface extension needs row-major A and B");
  static constexpr bool is_B_int4 = (std::is_same_v<ElementB, uint8_t>) && (!std::is_same_v<ElementS, uint8_t>);
  static constexpr bool is_B_mxfp4 = (std::is_same_v<ElementB, uint8_t>) && (std::is_same_v<ElementS, uint8_t>);
  static constexpr bool is_B_4bits = std::is_same_v<ElementB, uint8_t>;

  auto item = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
  auto wg_tile = mma.tile_mnk();
  auto wg_tile_m = get<0>(wg_tile);
  auto wg_tile_n = get<1>(wg_tile);

  int group_id = item.get_group_linear_id();
  int gemm_n_pad = (gemm_n + wg_tile_n - 1) / wg_tile_n * wg_tile_n;
  int group_m_id = (group_id * wg_tile_n) / gemm_n_pad;
  int group_range = item.get_group_range(1);
  int local_id = item.get_local_linear_id();

  if (group_id == 0 && local_id == 0) {
    auto atm = sycl::atomic_ref<
        int,
        sycl::memory_order::relaxed,
        sycl::memory_scope::device,
        sycl::access::address_space::global_space>(atomic_buffer[0]);
    atm.store(0);
  }

  int pre_rows = 0;
  int pre_tiles = 0;

  // Activations and Outputs are one contiguous [total_rows, K] / [total_rows, N]
  // buffer that every expert slices (ptr_A = Activations + pre_rows * gemm_k), so
  // the rows past an expert's own slice are the next expert's rows -- real memory.
  // The bound is the sum of the per-expert row counts; the kernel adds it up rather
  // than taking it as an argument so that nothing on the host has to change.
  int total_rows = 0;
  for (int i = 0; i < num_experts; ++i) {
    total_rows += rows_per_expert[i];
  }

  int32_t* slm_mem = static_cast<int32_t*>(slm_mem_const.template get_multi_ptr<sycl::access::decorated::no>().get());

  for (int i = 0; i < num_experts; ++i) {
    int gemm_m = rows_per_expert[i];
    int cumsum_rows_for_experts = pre_rows + gemm_m;
    int cumsum_tiles_for_experts = (gemm_m + wg_tile_m - 1) / wg_tile_m + pre_tiles;

    if (group_m_id >= cumsum_tiles_for_experts) {
      pre_rows = cumsum_rows_for_experts;
      pre_tiles = cumsum_tiles_for_experts;
      continue;
    }

    int expert_id = i;
    int64_t B_offset = static_cast<int64_t>(expert_id) * static_cast<int64_t>(gemm_n) * static_cast<int64_t>(gemm_k);
    if constexpr (is_B_4bits) {
      B_offset /= 2;
    }
    ElementA* ptr_A_curr_batch = const_cast<ElementA*>(Activations) + pre_rows * gemm_k;
    ElementB* ptr_B_curr_batch = const_cast<ElementB*>(Weights) + B_offset;
    ElementD* ptr_D_curr_batch = Outputs + pre_rows * gemm_n;
    ElementS* ptr_Scales_curr_batch = const_cast<ElementS*>(Scales) + expert_id;
    ElementS* ptr_Zeros_curr_batch = nullptr;
    if constexpr (is_B_4bits) {
      ptr_Scales_curr_batch = const_cast<ElementS*>(Scales) + B_offset * 2 / group_size;
      if constexpr (HasZero) {
        ptr_Zeros_curr_batch = const_cast<ElementS*>(Zeros) + B_offset * 2 / group_size;
      }
    }
    ElementBI* ptr_Bias_curr_batch = nullptr;
    if (Bias != static_cast<ElementBI*>(nullptr)) {
      ptr_Bias_curr_batch = const_cast<ElementBI*>(Bias) + expert_id * gemm_n;
    }

    // A 2D-block load whose block crosses the surface's last row costs far more
    // than the rows it discards, so a tile whose block is not filled by the
    // surface pays that on every k-tile. Both surfaces are slices of a larger
    // buffer -- the rows past an expert's A are the next expert's rows, the rows
    // past its B are the next expert's weights -- so the rows are real memory:
    // give each surface a tile-aligned height and let the edge tiles read them.
    // Nothing extra is computed (the tile spans those rows either way) and no
    // extra result is written, because D keeps the true row and column counts.
    // The last expert has nothing after it, so it keeps its true height.
    const int padded_m = (gemm_m + wg_tile_m - 1) / wg_tile_m * wg_tile_m;
    const int a_rows = cute::max(gemm_m, cute::min(padded_m, total_rows - pre_rows));
    const int b_rows =
        expert_id + 1 < num_experts ? (gemm_n + wg_tile_n - 1) / wg_tile_n * wg_tile_n : gemm_n;

    auto A_tensor = make_moe_tensor<ElementA, LayoutKindA>(ptr_A_curr_batch, a_rows, gemm_k);
    auto B_tensor = [&]() {
      if constexpr (is_B_int4) {
        if constexpr (HasZero) {
          return make_moe_tensor<uint4_t, actual_layout_of_B>(
              reinterpret_cast<uint4_t*>(ptr_B_curr_batch), b_rows, gemm_k);
        } else {
          return make_moe_tensor<int4_t, actual_layout_of_B>(
              reinterpret_cast<int4_t*>(ptr_B_curr_batch), b_rows, gemm_k);
        }
      } else if constexpr (is_B_mxfp4) {
        return make_moe_tensor<float_e2m1_t, actual_layout_of_B>(
            reinterpret_cast<float_e2m1_t*>(ptr_B_curr_batch), b_rows, gemm_k);
      } else {
        return make_moe_tensor<ElementB, actual_layout_of_B>(ptr_B_curr_batch, b_rows, gemm_k);
      }
    }();
    auto D_tensor = make_moe_tensor<ElementD, LayoutKindD>(ptr_D_curr_batch, gemm_m, gemm_n);

    while (group_m_id < cumsum_tiles_for_experts) {
      int n_coord = (group_id * wg_tile_n) % gemm_n_pad / wg_tile_n;
      int m_coord = (group_m_id - pre_tiles);
      auto tile_coord = make_coord(m_coord, n_coord, _, 0);

      if constexpr (is_B_4bits) {
#define XE_GEMM_4BITS_CALLER(GroupSize)                                              \
  xe_gemm_4bits<GmemTiledCopyA, GmemTiledCopyB, GmemTiledCopyD, GroupSize, HasZero>( \
      A_tensor,                                                                      \
      B_tensor,                                                                      \
      ptr_Scales_curr_batch,                                                         \
      ptr_Zeros_curr_batch,                                                          \
      ptr_Bias_curr_batch,                                                           \
      D_tensor,                                                                      \
      tile_coord,                                                                    \
      mma);
        if (group_size == 32) {
          XE_GEMM_4BITS_CALLER(32)
        } else if (group_size == 64) {
          XE_GEMM_4BITS_CALLER(64)
        } else if (group_size == 128) {
          XE_GEMM_4BITS_CALLER(128)
        } else if (group_size == 256) {
          XE_GEMM_4BITS_CALLER(256)
        }
#undef XE_GEMM_4BITS_CALLER
      } else {
        xe_gemm<GmemTiledCopyA, GmemTiledCopyB, GmemTiledCopyD>(
            A_tensor, B_tensor, ptr_Scales_curr_batch, ptr_Bias_curr_batch, D_tensor, tile_coord, mma);
      }

      if (local_id == 0) {
        slm_mem[0] = cutlass::atomicAdd(atomic_buffer, 1);
      }
      item.barrier(sycl::access::fence_space::local_space);
      group_id = group_range + slm_mem[0];
      group_m_id = (group_id * wg_tile_n) / gemm_n_pad;
    }
    pre_rows = cumsum_rows_for_experts;
    pre_tiles = cumsum_tiles_for_experts;
  }
}

}  // namespace moe_w4a16
