0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sim_1/new/textbench.v,1596226210,verilog,,,,textbench,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/ip/Driver_PWM_0/sim/Driver_PWM.v,1596257031,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/ip/Driver_PWM_0/sim/Driver_PWM_0.v,,Driver_PWM,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/ip/Driver_PWM_0/sim/Driver_PWM_0.v,1596257031,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/Driver_UART.v,,Driver_PWM_0,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/Driver_UART.v,1596268862,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Ctrl.v,,Driver_UART;UART_Rx;UART_Tx,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Ctrl.v,1596268668,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Demo.v,,UART_Ctrl;UART_Package,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/UART_Demo.v,1596228302,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/clk_division.v,,UART_Demo,,,,,,,,
C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/clk_division.v,1593600408,verilog,,C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sim_1/new/textbench.v,,clk_division,,,,,,,,
