
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	401680 <ferror@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <_exit@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 418000 <ferror@plt+0x169e0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <_exit@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <getpartitions_num@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <strtod@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <meminfo@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strftime@plt>:
  401430:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <__cxa_atexit@plt>:
  401440:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <__fpending@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <localtime@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <fopen@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <time@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <bindtextdomain@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <sleep@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <__gmon_start__@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <abort@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <getdiskstat@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <textdomain@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <getopt_long@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <strcmp@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <__ctype_b_loc@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strtol@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <free@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <sysconf@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <getstat@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <dcgettext@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <setlinebuf@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <putchar@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <fprintf@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <getslabinfo@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x173c
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x6e28
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x6ea8
  401678:	bl	4014b0 <__libc_start_main@plt>
  40167c:	bl	4014e0 <abort@plt>
  401680:	adrp	x0, 418000 <ferror@plt+0x169e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	4014d0 <__gmon_start__@plt>
  401690:	ret
  401694:	nop
  401698:	adrp	x0, 419000 <ferror@plt+0x179e0>
  40169c:	add	x0, x0, #0x160
  4016a0:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016a4:	add	x1, x1, #0x160
  4016a8:	cmp	x1, x0
  4016ac:	b.eq	4016c4 <ferror@plt+0xa4>  // b.none
  4016b0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4016b4:	ldr	x1, [x1, #3800]
  4016b8:	cbz	x1, 4016c4 <ferror@plt+0xa4>
  4016bc:	mov	x16, x1
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	adrp	x0, 419000 <ferror@plt+0x179e0>
  4016cc:	add	x0, x0, #0x160
  4016d0:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016d4:	add	x1, x1, #0x160
  4016d8:	sub	x1, x1, x0
  4016dc:	lsr	x2, x1, #63
  4016e0:	add	x1, x2, x1, asr #3
  4016e4:	cmp	xzr, x1, asr #1
  4016e8:	asr	x1, x1, #1
  4016ec:	b.eq	401704 <ferror@plt+0xe4>  // b.none
  4016f0:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4016f4:	ldr	x2, [x2, #3808]
  4016f8:	cbz	x2, 401704 <ferror@plt+0xe4>
  4016fc:	mov	x16, x2
  401700:	br	x16
  401704:	ret
  401708:	stp	x29, x30, [sp, #-32]!
  40170c:	mov	x29, sp
  401710:	str	x19, [sp, #16]
  401714:	adrp	x19, 419000 <ferror@plt+0x179e0>
  401718:	ldrb	w0, [x19, #488]
  40171c:	cbnz	w0, 40172c <ferror@plt+0x10c>
  401720:	bl	401698 <ferror@plt+0x78>
  401724:	mov	w0, #0x1                   	// #1
  401728:	strb	w0, [x19, #488]
  40172c:	ldr	x19, [sp, #16]
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	b	4016c8 <ferror@plt+0xa8>
  40173c:	stp	x29, x30, [sp, #-96]!
  401740:	stp	x28, x27, [sp, #16]
  401744:	stp	x26, x25, [sp, #32]
  401748:	stp	x24, x23, [sp, #48]
  40174c:	stp	x22, x21, [sp, #64]
  401750:	stp	x20, x19, [sp, #80]
  401754:	mov	x29, sp
  401758:	sub	sp, sp, #0x250
  40175c:	adrp	x26, 419000 <ferror@plt+0x179e0>
  401760:	ldr	x8, [x26, #440]
  401764:	mov	x21, x1
  401768:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40176c:	mov	w20, w0
  401770:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401774:	add	x1, x1, #0xdad
  401778:	mov	w0, #0x6                   	// #6
  40177c:	str	x8, [x9, #360]
  401780:	bl	401600 <setlocale@plt>
  401784:	adrp	x19, 407000 <ferror@plt+0x59e0>
  401788:	add	x19, x19, #0x23f
  40178c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401790:	add	x1, x1, #0x249
  401794:	mov	x0, x19
  401798:	bl	4014a0 <bindtextdomain@plt>
  40179c:	mov	x0, x19
  4017a0:	bl	401500 <textdomain@plt>
  4017a4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4017a8:	add	x0, x0, #0x1dc
  4017ac:	bl	406eb0 <ferror@plt+0x5890>
  4017b0:	adrp	x22, 407000 <ferror@plt+0x59e0>
  4017b4:	adrp	x23, 407000 <ferror@plt+0x59e0>
  4017b8:	adrp	x27, 406000 <ferror@plt+0x49e0>
  4017bc:	mov	x19, xzr
  4017c0:	add	x22, x22, #0x25b
  4017c4:	add	x23, x23, #0x28
  4017c8:	add	x27, x27, #0xee8
  4017cc:	adrp	x28, 419000 <ferror@plt+0x179e0>
  4017d0:	mov	w24, #0x1                   	// #1
  4017d4:	mov	w25, #0x2f                  	// #47
  4017d8:	mov	w0, w20
  4017dc:	mov	x1, x21
  4017e0:	mov	x2, x22
  4017e4:	mov	x3, x23
  4017e8:	mov	x4, xzr
  4017ec:	bl	401510 <getopt_long@plt>
  4017f0:	add	w8, w0, #0x1
  4017f4:	cmp	w8, #0x78
  4017f8:	b.hi	4034ac <ferror@plt+0x1e8c>  // b.pmore
  4017fc:	adr	x9, 40180c <ferror@plt+0x1ec>
  401800:	ldrh	w10, [x27, x8, lsl #1]
  401804:	add	x9, x9, x10, lsl #2
  401808:	br	x9
  40180c:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401810:	ldr	w8, [x9, #496]
  401814:	orr	w8, w8, #0x10
  401818:	str	w8, [x9, #496]
  40181c:	b	4017d8 <ferror@plt+0x1b8>
  401820:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401824:	ldr	w8, [x9, #496]
  401828:	orr	w8, w8, #0x4
  40182c:	str	w8, [x9, #496]
  401830:	b	4017d8 <ferror@plt+0x1b8>
  401834:	adrp	x10, 419000 <ferror@plt+0x179e0>
  401838:	ldr	w8, [x10, #496]
  40183c:	ldr	x9, [x28, #376]
  401840:	mov	w11, #0x642f                	// #25647
  401844:	movk	w11, #0x7665, lsl #16
  401848:	orr	w8, w8, #0x8
  40184c:	str	w8, [x10, #496]
  401850:	ldr	w8, [x9]
  401854:	ldrb	w10, [x9, #4]
  401858:	eor	w8, w8, w11
  40185c:	eor	w10, w10, w25
  401860:	orr	w8, w8, w10
  401864:	add	x10, x9, #0x5
  401868:	cmp	w8, #0x0
  40186c:	csel	x19, x10, x9, eq  // eq = none
  401870:	b	4017d8 <ferror@plt+0x1b8>
  401874:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401878:	strb	w24, [x8, #512]
  40187c:	b	4017d8 <ferror@plt+0x1b8>
  401880:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401884:	ldr	w8, [x9, #496]
  401888:	orr	w8, w8, #0x1
  40188c:	str	w8, [x9, #496]
  401890:	b	4017d8 <ferror@plt+0x1b8>
  401894:	ldr	x8, [x28, #376]
  401898:	ldrb	w8, [x8]
  40189c:	sub	w9, w8, #0x42
  4018a0:	cmp	w9, #0x2b
  4018a4:	b.hi	401904 <ferror@plt+0x2e4>  // b.pmore
  4018a8:	adrp	x12, 406000 <ferror@plt+0x49e0>
  4018ac:	add	x12, x12, #0xfda
  4018b0:	adr	x10, 4018c0 <ferror@plt+0x2a0>
  4018b4:	ldrb	w11, [x12, x9]
  4018b8:	add	x10, x10, x11, lsl #2
  4018bc:	br	x10
  4018c0:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4018c4:	str	x24, [x9, #336]
  4018c8:	b	401984 <ferror@plt+0x364>
  4018cc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018d0:	strb	w24, [x8, #500]
  4018d4:	b	4017d8 <ferror@plt+0x1b8>
  4018d8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018dc:	strb	w24, [x8, #504]
  4018e0:	b	4017d8 <ferror@plt+0x1b8>
  4018e4:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4018e8:	ldr	w8, [x9, #496]
  4018ec:	orr	w8, w8, #0x2
  4018f0:	str	w8, [x9, #496]
  4018f4:	b	4017d8 <ferror@plt+0x1b8>
  4018f8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018fc:	strb	w24, [x8, #508]
  401900:	b	4017d8 <ferror@plt+0x1b8>
  401904:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	mov	x0, xzr
  401910:	add	x1, x1, #0x28e
  401914:	bl	401590 <dcgettext@plt>
  401918:	mov	x2, x0
  40191c:	mov	w0, #0x1                   	// #1
  401920:	mov	w1, wzr
  401924:	bl	4013f0 <error@plt>
  401928:	ldr	x8, [x28, #376]
  40192c:	ldrb	w8, [x8]
  401930:	b	401984 <ferror@plt+0x364>
  401934:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401938:	mov	w9, #0x400                 	// #1024
  40193c:	str	x9, [x8, #336]
  401940:	mov	w8, #0x4b                  	// #75
  401944:	b	401984 <ferror@plt+0x364>
  401948:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40194c:	mov	w9, #0x100000              	// #1048576
  401950:	str	x9, [x8, #336]
  401954:	mov	w8, #0x4d                  	// #77
  401958:	b	401984 <ferror@plt+0x364>
  40195c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401960:	mov	w9, #0x3e8                 	// #1000
  401964:	str	x9, [x8, #336]
  401968:	mov	w8, #0x6b                  	// #107
  40196c:	b	401984 <ferror@plt+0x364>
  401970:	mov	w9, #0x4240                	// #16960
  401974:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401978:	movk	w9, #0xf, lsl #16
  40197c:	str	x9, [x8, #336]
  401980:	mov	w8, #0x6d                  	// #109
  401984:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401988:	strb	w8, [x9, #344]
  40198c:	b	4017d8 <ferror@plt+0x1b8>
  401990:	adrp	x23, 419000 <ferror@plt+0x179e0>
  401994:	ldr	w8, [x23, #384]
  401998:	cmp	w8, w20
  40199c:	b.lt	4019fc <ferror@plt+0x3dc>  // b.tstop
  4019a0:	cmp	w8, w20
  4019a4:	b.lt	401a94 <ferror@plt+0x474>  // b.tstop
  4019a8:	cmp	w8, w20
  4019ac:	b.ge	401adc <ferror@plt+0x4bc>  // b.tcont
  4019b0:	b	4034ac <ferror@plt+0x1e8c>
  4019b4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4019b8:	add	x1, x1, #0x26b
  4019bc:	mov	w2, #0x5                   	// #5
  4019c0:	mov	x0, xzr
  4019c4:	bl	401590 <dcgettext@plt>
  4019c8:	ldr	x1, [x26, #440]
  4019cc:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4019d0:	add	x2, x2, #0x277
  4019d4:	bl	4015b0 <printf@plt>
  4019d8:	mov	w0, wzr
  4019dc:	add	sp, sp, #0x250
  4019e0:	ldp	x20, x19, [sp, #80]
  4019e4:	ldp	x22, x21, [sp, #64]
  4019e8:	ldp	x24, x23, [sp, #48]
  4019ec:	ldp	x26, x25, [sp, #32]
  4019f0:	ldp	x28, x27, [sp, #16]
  4019f4:	ldp	x29, x30, [sp], #96
  4019f8:	ret
  4019fc:	sxtw	x9, w8
  401a00:	add	w8, w8, #0x1
  401a04:	str	w8, [x23, #384]
  401a08:	ldr	x22, [x21, x9, lsl #3]
  401a0c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a10:	add	x1, x1, #0x2b8
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	bl	401590 <dcgettext@plt>
  401a20:	mov	x1, x0
  401a24:	mov	x0, x22
  401a28:	bl	403df4 <ferror@plt+0x27d4>
  401a2c:	mov	x22, x0
  401a30:	cmp	x0, #0x1
  401a34:	b.lt	401a50 <ferror@plt+0x430>  // b.tstop
  401a38:	mov	x8, #0x100000000           	// #4294967296
  401a3c:	cmp	x22, x8
  401a40:	b.lt	401a74 <ferror@plt+0x454>  // b.tstop
  401a44:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a48:	add	x1, x1, #0x2f0
  401a4c:	b	401a58 <ferror@plt+0x438>
  401a50:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a54:	add	x1, x1, #0x2d1
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	mov	x0, xzr
  401a60:	bl	401590 <dcgettext@plt>
  401a64:	mov	x2, x0
  401a68:	mov	w0, #0x1                   	// #1
  401a6c:	mov	w1, wzr
  401a70:	bl	4013f0 <error@plt>
  401a74:	ldr	w8, [x23, #384]
  401a78:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401a7c:	str	w22, [x9, #348]
  401a80:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401a84:	mov	w10, #0x1                   	// #1
  401a88:	strb	w10, [x9, #516]
  401a8c:	cmp	w8, w20
  401a90:	b.ge	4019a8 <ferror@plt+0x388>  // b.tcont
  401a94:	add	w9, w8, #0x1
  401a98:	str	w9, [x23, #384]
  401a9c:	ldr	x21, [x21, w8, sxtw #3]
  401aa0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401aa4:	add	x1, x1, #0x2b8
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x0, xzr
  401ab0:	bl	401590 <dcgettext@plt>
  401ab4:	mov	x1, x0
  401ab8:	mov	x0, x21
  401abc:	bl	403df4 <ferror@plt+0x27d4>
  401ac0:	ldr	w8, [x23, #384]
  401ac4:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401ac8:	str	x0, [x9, #520]
  401acc:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401ad0:	strb	wzr, [x9, #516]
  401ad4:	cmp	w8, w20
  401ad8:	b.lt	4034ac <ferror@plt+0x1e8c>  // b.tstop
  401adc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ae0:	ldrb	w8, [x8, #504]
  401ae4:	tbnz	w8, #0, 401b24 <ferror@plt+0x504>
  401ae8:	sub	x2, x29, #0xb0
  401aec:	mov	w0, #0x1                   	// #1
  401af0:	mov	w1, #0x5413                	// #21523
  401af4:	bl	4015f0 <ioctl@plt>
  401af8:	ldurh	w8, [x29, #-176]
  401afc:	mov	w9, #0x18                  	// #24
  401b00:	mov	w10, #0x16                  	// #22
  401b04:	cmp	w8, #0x0
  401b08:	csel	w8, w9, w8, eq  // eq = none
  401b0c:	cmn	w0, #0x1
  401b10:	csel	w8, w9, w8, eq  // eq = none
  401b14:	subs	w8, w8, #0x3
  401b18:	csel	w8, w8, w10, hi  // hi = pmore
  401b1c:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401b20:	str	w8, [x9, #528]
  401b24:	adrp	x28, 419000 <ferror@plt+0x179e0>
  401b28:	ldr	x0, [x28, #392]
  401b2c:	bl	4015a0 <setlinebuf@plt>
  401b30:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401b34:	ldr	w8, [x8, #496]
  401b38:	cmp	w8, #0x10
  401b3c:	b.hi	4034ac <ferror@plt+0x1e8c>  // b.pmore
  401b40:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401b44:	add	x9, x9, #0x6
  401b48:	adr	x10, 401b58 <ferror@plt+0x538>
  401b4c:	ldrh	w11, [x9, x8, lsl #1]
  401b50:	add	x10, x10, x11, lsl #2
  401b54:	br	x10
  401b58:	adrp	x8, 407000 <ferror@plt+0x59e0>
  401b5c:	add	x8, x8, #0x5da
  401b60:	ldp	q0, q1, [x8, #16]
  401b64:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401b68:	add	x9, x9, #0x622
  401b6c:	sub	x10, x29, #0xb0
  401b70:	ldr	q2, [x8, #48]
  401b74:	ldr	q3, [x8]
  401b78:	stp	q0, q1, [x10, #96]
  401b7c:	ldp	q0, q1, [x9, #16]
  401b80:	str	q2, [x10, #128]
  401b84:	ldr	q2, [x9, #48]
  401b88:	str	q3, [x10, #80]
  401b8c:	ldr	q3, [x9]
  401b90:	stp	q0, q1, [x10, #16]
  401b94:	ldur	q0, [x9, #60]
  401b98:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401b9c:	ldr	x8, [x8, #64]
  401ba0:	ldr	x21, [x9, #472]
  401ba4:	mov	w0, #0x1e                  	// #30
  401ba8:	str	q2, [x10, #48]
  401bac:	stur	q0, [x10, #60]
  401bb0:	stur	x8, [x29, #-32]
  401bb4:	str	q3, [x10]
  401bb8:	and	x20, x21, #0xffffffff
  401bbc:	bl	401570 <sysconf@plt>
  401bc0:	adrp	x23, 419000 <ferror@plt+0x179e0>
  401bc4:	ldr	w19, [x23, #348]
  401bc8:	lsr	x8, x0, #10
  401bcc:	str	x8, [sp, #88]
  401bd0:	bl	403798 <ferror@plt+0x2178>
  401bd4:	bl	401420 <meminfo@plt>
  401bd8:	sub	x8, x29, #0xc0
  401bdc:	sub	x9, x29, #0xbc
  401be0:	sub	x10, x29, #0xb8
  401be4:	sub	x11, x29, #0xb4
  401be8:	add	x12, sp, #0xc0
  401bec:	add	x13, sp, #0xc8
  401bf0:	add	x14, sp, #0xd0
  401bf4:	add	x15, sp, #0xe0
  401bf8:	add	x16, sp, #0xf0
  401bfc:	add	x17, sp, #0x100
  401c00:	sub	x0, x29, #0xd0
  401c04:	sub	x1, x29, #0xe0
  401c08:	sub	x2, x29, #0xf0
  401c0c:	sub	x3, x29, #0x100
  401c10:	add	x4, sp, #0x140
  401c14:	add	x5, sp, #0x130
  401c18:	add	x6, sp, #0x120
  401c1c:	add	x7, sp, #0x110
  401c20:	stp	x9, x8, [sp, #64]
  401c24:	stp	x11, x10, [sp, #48]
  401c28:	stp	x13, x12, [sp, #32]
  401c2c:	stp	x15, x14, [sp, #16]
  401c30:	stp	x17, x16, [sp]
  401c34:	bl	401580 <getstat@plt>
  401c38:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401c3c:	ldrb	w8, [x8, #512]
  401c40:	cmp	w8, #0x1
  401c44:	b.ne	401c70 <ferror@plt+0x650>  // b.any
  401c48:	add	x0, sp, #0xb8
  401c4c:	bl	401490 <time@plt>
  401c50:	add	x0, sp, #0xb8
  401c54:	bl	401460 <localtime@plt>
  401c58:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401c5c:	mov	x3, x0
  401c60:	add	x2, x2, #0x66e
  401c64:	add	x0, sp, #0x98
  401c68:	mov	w1, #0x20                  	// #32
  401c6c:	bl	401430 <strftime@plt>
  401c70:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401c74:	adrp	x14, 419000 <ferror@plt+0x179e0>
  401c78:	ldrb	w8, [x8, #508]
  401c7c:	adrp	x11, 419000 <ferror@plt+0x179e0>
  401c80:	ldr	x14, [x14, #336]
  401c84:	ldr	w11, [x11, #496]
  401c88:	adrp	x17, 419000 <ferror@plt+0x179e0>
  401c8c:	ldr	x17, [x17, #408]
  401c90:	adrp	x13, 419000 <ferror@plt+0x179e0>
  401c94:	adrp	x18, 419000 <ferror@plt+0x179e0>
  401c98:	sub	x9, x29, #0x60
  401c9c:	sub	x10, x29, #0xb0
  401ca0:	ldrb	w13, [x13, #500]
  401ca4:	ldr	x15, [sp, #224]
  401ca8:	ldr	x18, [x18, #456]
  401cac:	cmp	w8, #0x0
  401cb0:	ucvtf	s0, x14
  401cb4:	ldr	x14, [sp, #88]
  401cb8:	mov	w12, #0x400                 	// #1024
  401cbc:	csel	x0, x10, x9, ne  // ne = any
  401cc0:	cmp	w11, #0x4
  401cc4:	ldr	x16, [sp, #208]
  401cc8:	ucvtf	s1, x17
  401ccc:	csinc	w9, w12, wzr, ne  // ne = any
  401cd0:	adrp	x1, 419000 <ferror@plt+0x179e0>
  401cd4:	adrp	x2, 419000 <ferror@plt+0x179e0>
  401cd8:	adrp	x5, 419000 <ferror@plt+0x179e0>
  401cdc:	adrp	x6, 419000 <ferror@plt+0x179e0>
  401ce0:	fdiv	s1, s1, s0
  401ce4:	scvtf	s3, w9
  401ce8:	add	x1, x1, #0x160
  401cec:	add	x2, x2, #0x190
  401cf0:	add	x5, x5, #0x1a0
  401cf4:	add	x6, x6, #0x1a8
  401cf8:	mul	x8, x15, x14
  401cfc:	ucvtf	s2, x18
  401d00:	fmul	s1, s1, s3
  401d04:	cmp	w13, #0x0
  401d08:	fcvtzu	x3, s1
  401d0c:	ucvtf	s1, x8
  401d10:	fdiv	s2, s2, s0
  401d14:	csel	x8, x1, x2, ne  // ne = any
  401d18:	csel	x9, x5, x6, ne  // ne = any
  401d1c:	mul	x14, x16, x14
  401d20:	fmul	s2, s2, s3
  401d24:	ldr	x8, [x8]
  401d28:	ldr	x9, [x9]
  401d2c:	fcvtzu	x4, s2
  401d30:	ucvtf	s2, x14
  401d34:	fdiv	s1, s1, s0
  401d38:	fdiv	s2, s2, s0
  401d3c:	fmul	s1, s1, s3
  401d40:	fmul	s2, s2, s3
  401d44:	ldur	x12, [x29, #-240]
  401d48:	ldr	x13, [sp, #304]
  401d4c:	fcvtzu	x10, s1
  401d50:	fcvtzu	x11, s2
  401d54:	ucvtf	s1, x8
  401d58:	ucvtf	s2, x9
  401d5c:	ldur	x8, [x29, #-208]
  401d60:	ldur	x9, [x29, #-224]
  401d64:	ldr	x14, [sp, #288]
  401d68:	ldur	x15, [x29, #-256]
  401d6c:	ldr	x16, [sp, #320]
  401d70:	add	x12, x13, x12
  401d74:	ldr	x17, [sp, #272]
  401d78:	add	x8, x9, x8
  401d7c:	add	x12, x12, x14
  401d80:	add	x14, x12, x8
  401d84:	ldr	w2, [sp, #200]
  401d88:	add	x14, x14, x15
  401d8c:	add	x14, x14, x16
  401d90:	add	x14, x14, x17
  401d94:	ldr	w9, [sp, #192]
  401d98:	cmp	x14, #0x0
  401d9c:	ldr	x18, [sp, #256]
  401da0:	ldr	x13, [sp, #240]
  401da4:	mul	w5, w2, w21
  401da8:	csinc	x14, x14, xzr, ne  // ne = any
  401dac:	mov	w2, #0x64                  	// #100
  401db0:	lsr	x6, x14, #1
  401db4:	mul	x15, x15, x2
  401db8:	ldur	w1, [x29, #-180]
  401dbc:	csel	x15, x2, x15, eq  // eq = none
  401dc0:	madd	x8, x8, x2, x6
  401dc4:	madd	x12, x12, x2, x6
  401dc8:	madd	x16, x16, x2, x6
  401dcc:	madd	x17, x17, x2, x6
  401dd0:	ldur	w2, [x29, #-184]
  401dd4:	fdiv	s1, s1, s0
  401dd8:	fdiv	s0, s2, s0
  401ddc:	mul	w9, w9, w21
  401de0:	madd	x10, x20, x10, x6
  401de4:	madd	x11, x20, x11, x6
  401de8:	madd	x18, x18, x20, x6
  401dec:	madd	x13, x13, x20, x6
  401df0:	add	x5, x6, x5
  401df4:	add	x9, x6, x9
  401df8:	add	x15, x6, x15
  401dfc:	fmul	s1, s1, s3
  401e00:	fmul	s0, s0, s3
  401e04:	udiv	x7, x10, x14
  401e08:	udiv	x10, x11, x14
  401e0c:	udiv	x11, x18, x14
  401e10:	udiv	x13, x13, x14
  401e14:	udiv	x18, x5, x14
  401e18:	udiv	x9, x9, x14
  401e1c:	udiv	x8, x8, x14
  401e20:	udiv	x12, x12, x14
  401e24:	udiv	x15, x15, x14
  401e28:	udiv	x16, x16, x14
  401e2c:	udiv	x14, x17, x14
  401e30:	fcvtzu	x5, s1
  401e34:	fcvtzu	x6, s0
  401e38:	str	w14, [sp, #72]
  401e3c:	str	w16, [sp, #64]
  401e40:	str	w15, [sp, #56]
  401e44:	str	w12, [sp, #48]
  401e48:	str	w8, [sp, #40]
  401e4c:	str	w9, [sp, #32]
  401e50:	str	w18, [sp, #24]
  401e54:	str	w13, [sp, #16]
  401e58:	str	w11, [sp, #8]
  401e5c:	str	w10, [sp]
  401e60:	bl	4015b0 <printf@plt>
  401e64:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401e68:	ldrb	w8, [x8, #512]
  401e6c:	cmp	w8, #0x1
  401e70:	b.ne	401e84 <ferror@plt+0x864>  // b.any
  401e74:	adrp	x0, 407000 <ferror@plt+0x59e0>
  401e78:	add	x0, x0, #0x680
  401e7c:	add	x1, sp, #0x98
  401e80:	bl	4015b0 <printf@plt>
  401e84:	mov	w0, #0xa                   	// #10
  401e88:	bl	4015d0 <putchar@plt>
  401e8c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401e90:	ldrb	w8, [x8, #516]
  401e94:	tbnz	w8, #0, 401ea8 <ferror@plt+0x888>
  401e98:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401e9c:	ldr	x8, [x8, #520]
  401ea0:	cmp	x8, #0x2
  401ea4:	b.cc	4019d8 <ferror@plt+0x3b8>  // b.lo, b.ul, b.last
  401ea8:	mov	w27, wzr
  401eac:	mov	w20, wzr
  401eb0:	lsr	x8, x19, #1
  401eb4:	mov	w21, #0x2                   	// #2
  401eb8:	sub	x25, x29, #0xd0
  401ebc:	sub	x26, x29, #0xe0
  401ec0:	str	x8, [sp, #80]
  401ec4:	ldr	w0, [x23, #348]
  401ec8:	str	w27, [sp, #136]
  401ecc:	bl	4014c0 <sleep@plt>
  401ed0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ed4:	ldrb	w8, [x8, #504]
  401ed8:	tbnz	w8, #0, 401ef8 <ferror@plt+0x8d8>
  401edc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ee0:	ldr	w8, [x8, #528]
  401ee4:	sub	w9, w21, #0x1
  401ee8:	udiv	w10, w9, w8
  401eec:	msub	w8, w10, w8, w9
  401ef0:	cbnz	w8, 401ef8 <ferror@plt+0x8d8>
  401ef4:	bl	403798 <ferror@plt+0x2178>
  401ef8:	cmp	w20, #0x0
  401efc:	str	w21, [sp, #144]
  401f00:	cset	w19, eq  // eq = none
  401f04:	bl	401420 <meminfo@plt>
  401f08:	lsl	x8, x19, #3
  401f0c:	sub	x10, x29, #0xf0
  401f10:	add	x27, x10, x8
  401f14:	sub	x10, x29, #0x100
  401f18:	add	x1, x26, x8
  401f1c:	add	x26, x10, x8
  401f20:	add	x10, sp, #0x140
  401f24:	add	x28, x25, x8
  401f28:	add	x25, x10, x8
  401f2c:	add	x10, sp, #0x130
  401f30:	add	x5, x10, x8
  401f34:	add	x10, sp, #0x120
  401f38:	add	x6, x10, x8
  401f3c:	add	x10, sp, #0x110
  401f40:	add	x24, x10, x8
  401f44:	add	x10, sp, #0x100
  401f48:	lsl	x9, x19, #2
  401f4c:	add	x19, x10, x8
  401f50:	add	x10, sp, #0xf0
  401f54:	add	x23, x10, x8
  401f58:	add	x10, sp, #0xe0
  401f5c:	add	x22, x10, x8
  401f60:	add	x10, sp, #0xd0
  401f64:	add	x21, x10, x8
  401f68:	add	x8, sp, #0xc8
  401f6c:	add	x10, x8, x9
  401f70:	add	x8, sp, #0xc0
  401f74:	add	x9, x8, x9
  401f78:	sub	x8, x29, #0xc0
  401f7c:	str	x8, [sp, #72]
  401f80:	sub	x8, x29, #0xbc
  401f84:	str	x8, [sp, #64]
  401f88:	sub	x8, x29, #0xb8
  401f8c:	str	x8, [sp, #56]
  401f90:	sub	x8, x29, #0xb4
  401f94:	mov	x0, x28
  401f98:	mov	x2, x27
  401f9c:	mov	x3, x26
  401fa0:	mov	x4, x25
  401fa4:	mov	x7, x24
  401fa8:	stp	x9, x8, [sp, #40]
  401fac:	stp	x10, x9, [sp, #96]
  401fb0:	stp	x21, x10, [sp, #24]
  401fb4:	stp	x23, x22, [sp, #8]
  401fb8:	str	x19, [sp]
  401fbc:	stp	x5, x1, [sp, #112]
  401fc0:	str	x6, [sp, #128]
  401fc4:	bl	401580 <getstat@plt>
  401fc8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401fcc:	ldrb	w8, [x8, #512]
  401fd0:	cmp	w8, #0x1
  401fd4:	b.ne	402000 <ferror@plt+0x9e0>  // b.any
  401fd8:	add	x0, sp, #0xb8
  401fdc:	bl	401490 <time@plt>
  401fe0:	add	x0, sp, #0xb8
  401fe4:	bl	401460 <localtime@plt>
  401fe8:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401fec:	mov	x3, x0
  401ff0:	add	x0, sp, #0x98
  401ff4:	mov	w1, #0x20                  	// #32
  401ff8:	add	x2, x2, #0x66e
  401ffc:	bl	401430 <strftime@plt>
  402000:	adrp	x13, 419000 <ferror@plt+0x179e0>
  402004:	adrp	x16, 419000 <ferror@plt+0x179e0>
  402008:	ldr	x13, [x13, #408]
  40200c:	ldr	x16, [x16, #456]
  402010:	mov	w8, w20
  402014:	ldr	x10, [x27]
  402018:	ucvtf	s0, x13
  40201c:	lsl	x13, x8, #3
  402020:	ucvtf	s2, x16
  402024:	sub	x16, x29, #0xf0
  402028:	ldr	x16, [x16, x13]
  40202c:	ldr	x12, [x25]
  402030:	adrp	x15, 419000 <ferror@plt+0x179e0>
  402034:	ldr	x15, [x15, #336]
  402038:	sub	x10, x10, x16
  40203c:	add	x16, sp, #0x140
  402040:	ldr	x16, [x16, x13]
  402044:	ldr	x17, [x22]
  402048:	sub	x25, x29, #0xd0
  40204c:	ldr	x9, [x28]
  402050:	sub	x12, x12, x16
  402054:	add	x16, sp, #0xe0
  402058:	ldr	x16, [x16, x13]
  40205c:	ldr	x14, [x24]
  402060:	ucvtf	s1, x15
  402064:	ldr	x15, [x25, x13]
  402068:	ldr	x0, [x19]
  40206c:	sub	x16, x17, x16
  402070:	add	x17, sp, #0x100
  402074:	ldr	x24, [sp, #80]
  402078:	ldr	x17, [x17, x13]
  40207c:	sub	x9, x9, x15
  402080:	sub	x15, x29, #0x100
  402084:	add	x0, x0, x24
  402088:	ldr	x11, [x26]
  40208c:	ldr	x15, [x15, x13]
  402090:	ldr	x1, [x23]
  402094:	sub	x17, x0, x17
  402098:	add	x0, sp, #0xf0
  40209c:	ldr	x0, [x0, x13]
  4020a0:	ldr	x2, [sp, #96]
  4020a4:	sub	x11, x11, x15
  4020a8:	add	x15, sp, #0x110
  4020ac:	add	x1, x1, x24
  4020b0:	ldr	x15, [x15, x13]
  4020b4:	sub	x5, x1, x0
  4020b8:	ldr	x1, [sp, #104]
  4020bc:	ldr	w2, [x2]
  4020c0:	lsl	x8, x8, #2
  4020c4:	add	x0, sp, #0xc8
  4020c8:	ldr	w0, [x0, x8]
  4020cc:	sub	x14, x14, x15
  4020d0:	add	x15, sp, #0xd0
  4020d4:	ldr	w1, [x1]
  4020d8:	add	x3, sp, #0xc0
  4020dc:	ldr	x18, [x21]
  4020e0:	ldr	x15, [x15, x13]
  4020e4:	ldr	w8, [x3, x8]
  4020e8:	ldr	w4, [sp, #136]
  4020ec:	add	w2, w2, w24
  4020f0:	sub	w6, w2, w0
  4020f4:	adrp	x0, 419000 <ferror@plt+0x179e0>
  4020f8:	ldr	w2, [x0, #496]
  4020fc:	add	w0, w1, w24
  402100:	sub	x15, x18, x15
  402104:	adrp	x18, 419000 <ferror@plt+0x179e0>
  402108:	sub	w8, w0, w8
  40210c:	adrp	x0, 419000 <ferror@plt+0x179e0>
  402110:	ldr	x3, [sp, #88]
  402114:	ldrb	w18, [x18, #508]
  402118:	ldrb	w1, [x0, #500]
  40211c:	add	w0, w4, w11
  402120:	cmp	w4, #0x0
  402124:	sxtw	x0, w0
  402128:	csel	x11, x11, x0, eq  // eq = none
  40212c:	mul	x16, x16, x3
  402130:	cmp	w11, #0x0
  402134:	ucvtf	s3, x16
  402138:	csel	x16, xzr, x11, lt  // lt = tstop
  40213c:	cmp	w18, #0x0
  402140:	sub	x18, x29, #0x60
  402144:	sub	x0, x29, #0xb0
  402148:	csel	x0, x0, x18, ne  // ne = any
  40214c:	cmp	w2, #0x4
  402150:	mov	w18, #0x400                 	// #1024
  402154:	csinc	w18, w18, wzr, ne  // ne = any
  402158:	fdiv	s0, s0, s1
  40215c:	scvtf	s4, w18
  402160:	mul	x15, x15, x3
  402164:	fmul	s0, s0, s4
  402168:	fcvtzu	x3, s0
  40216c:	ucvtf	s0, x15
  402170:	adrp	x15, 419000 <ferror@plt+0x179e0>
  402174:	adrp	x18, 419000 <ferror@plt+0x179e0>
  402178:	cmp	w1, #0x0
  40217c:	add	x15, x15, #0x160
  402180:	add	x18, x18, #0x190
  402184:	csel	x15, x15, x18, ne  // ne = any
  402188:	adrp	x18, 419000 <ferror@plt+0x179e0>
  40218c:	adrp	x1, 419000 <ferror@plt+0x179e0>
  402190:	add	x18, x18, #0x1a0
  402194:	add	x1, x1, #0x1a8
  402198:	csel	x18, x18, x1, ne  // ne = any
  40219c:	ldp	x2, x1, [sp, #112]
  4021a0:	ldr	x7, [sp, #128]
  4021a4:	sub	x26, x29, #0xe0
  4021a8:	adrp	x23, 419000 <ferror@plt+0x179e0>
  4021ac:	ldr	x2, [x2]
  4021b0:	ldr	x7, [x7]
  4021b4:	ldr	x1, [x1]
  4021b8:	ldr	x15, [x15]
  4021bc:	add	x10, x10, x2
  4021c0:	add	x2, sp, #0x130
  4021c4:	ldr	x2, [x2, x13]
  4021c8:	add	x9, x9, x1
  4021cc:	ldr	x1, [x26, x13]
  4021d0:	ldr	x18, [x18]
  4021d4:	sub	x10, x10, x2
  4021d8:	add	x10, x10, x7
  4021dc:	add	x7, sp, #0x120
  4021e0:	ldr	x13, [x7, x13]
  4021e4:	sub	x9, x9, x1
  4021e8:	eor	w19, w20, #0x1
  4021ec:	ldr	w20, [x23, #348]
  4021f0:	sub	x10, x10, x13
  4021f4:	and	w27, w11, w11, asr #31
  4021f8:	add	x11, x10, x9
  4021fc:	add	x11, x11, x12
  402200:	fdiv	s2, s2, s1
  402204:	fdiv	s3, s3, s1
  402208:	fdiv	s0, s0, s1
  40220c:	add	x11, x11, x14
  402210:	fmul	s2, s2, s4
  402214:	fmul	s3, s3, s4
  402218:	fmul	s0, s0, s4
  40221c:	add	x11, x11, x16
  402220:	fcvtzu	x4, s2
  402224:	ucvtf	s2, x15
  402228:	fcvtzu	x15, s3
  40222c:	ucvtf	s3, x18
  402230:	fcvtzu	x18, s0
  402234:	udiv	x21, x5, x20
  402238:	mov	w5, #0x64                  	// #100
  40223c:	cmp	x11, #0x0
  402240:	ldp	w2, w1, [x29, #-184]
  402244:	mul	x13, x16, x5
  402248:	csinc	x11, x11, xzr, ne  // ne = any
  40224c:	add	x15, x15, x24
  402250:	add	x16, x18, x24
  402254:	fdiv	s0, s2, s1
  402258:	fdiv	s1, s3, s1
  40225c:	csel	x13, x5, x13, eq  // eq = none
  402260:	udiv	x7, x15, x20
  402264:	udiv	x15, x16, x20
  402268:	lsr	x16, x11, #1
  40226c:	madd	x9, x9, x5, x16
  402270:	madd	x10, x10, x5, x16
  402274:	add	x13, x16, x13
  402278:	madd	x12, x12, x5, x16
  40227c:	madd	x14, x14, x5, x16
  402280:	fmul	s0, s0, s4
  402284:	fmul	s1, s1, s4
  402288:	udiv	x17, x17, x20
  40228c:	udiv	w22, w6, w20
  402290:	udiv	w8, w8, w20
  402294:	udiv	x9, x9, x11
  402298:	udiv	x10, x10, x11
  40229c:	udiv	x13, x13, x11
  4022a0:	udiv	x12, x12, x11
  4022a4:	udiv	x11, x14, x11
  4022a8:	fcvtzu	x5, s0
  4022ac:	fcvtzu	x6, s1
  4022b0:	str	w8, [sp, #32]
  4022b4:	str	w22, [sp, #24]
  4022b8:	str	w21, [sp, #16]
  4022bc:	str	w17, [sp, #8]
  4022c0:	str	w15, [sp]
  4022c4:	str	w11, [sp, #72]
  4022c8:	str	w12, [sp, #64]
  4022cc:	str	w13, [sp, #56]
  4022d0:	str	w10, [sp, #48]
  4022d4:	str	w9, [sp, #40]
  4022d8:	bl	4015b0 <printf@plt>
  4022dc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4022e0:	ldrb	w8, [x8, #512]
  4022e4:	cmp	w8, #0x1
  4022e8:	b.ne	4022fc <ferror@plt+0xcdc>  // b.any
  4022ec:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4022f0:	add	x1, sp, #0x98
  4022f4:	add	x0, x0, #0x680
  4022f8:	bl	4015b0 <printf@plt>
  4022fc:	mov	w0, #0xa                   	// #10
  402300:	bl	4015d0 <putchar@plt>
  402304:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402308:	ldrb	w10, [x8, #516]
  40230c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402310:	ldr	w21, [sp, #144]
  402314:	ldr	x8, [x8, #520]
  402318:	mov	w20, w19
  40231c:	mov	w9, w21
  402320:	add	w21, w21, #0x1
  402324:	tbnz	w10, #0, 401ec4 <ferror@plt+0x8a4>
  402328:	cmp	x8, x9
  40232c:	mov	w20, w19
  402330:	b.hi	401ec4 <ferror@plt+0x8a4>  // b.pmore
  402334:	b	4019d8 <ferror@plt+0x3b8>
  402338:	adrp	x8, 407000 <ferror@plt+0x59e0>
  40233c:	add	x8, x8, #0xa70
  402340:	ldp	q0, q1, [x8]
  402344:	ldr	q2, [x8, #32]
  402348:	adrp	x8, 407000 <ferror@plt+0x59e0>
  40234c:	add	x8, x8, #0xaa1
  402350:	sub	x9, x29, #0xb0
  402354:	stp	q0, q1, [x9, #80]
  402358:	ldp	q0, q1, [x8]
  40235c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402360:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402364:	add	x0, x0, #0xad6
  402368:	stp	q0, q1, [x9]
  40236c:	ldr	q0, [x8, #32]
  402370:	ldur	x8, [x8, #45]
  402374:	add	x1, x1, #0xae6
  402378:	str	q2, [x9, #112]
  40237c:	sturb	wzr, [x29, #-48]
  402380:	str	q0, [x9, #32]
  402384:	stur	x8, [x9, #45]
  402388:	bl	401480 <fopen@plt>
  40238c:	cbz	x0, 403318 <ferror@plt+0x1cf8>
  402390:	bl	401470 <fclose@plt>
  402394:	sub	x0, x29, #0xd0
  402398:	sub	x1, x29, #0xe0
  40239c:	bl	4014f0 <getdiskstat@plt>
  4023a0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4023a4:	ldrb	w8, [x8, #512]
  4023a8:	mov	w19, w0
  4023ac:	cmp	w8, #0x1
  4023b0:	b.ne	4023dc <ferror@plt+0xdbc>  // b.any
  4023b4:	sub	x0, x29, #0xf0
  4023b8:	bl	401490 <time@plt>
  4023bc:	sub	x0, x29, #0xf0
  4023c0:	bl	401460 <localtime@plt>
  4023c4:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4023c8:	mov	x3, x0
  4023cc:	add	x2, x2, #0x66e
  4023d0:	add	x0, sp, #0x98
  4023d4:	mov	w1, #0x20                  	// #32
  4023d8:	bl	401430 <strftime@plt>
  4023dc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4023e0:	ldrb	w8, [x8, #504]
  4023e4:	cmp	w8, #0x1
  4023e8:	b.ne	4023f0 <ferror@plt+0xdd0>  // b.any
  4023ec:	bl	403b40 <ferror@plt+0x2520>
  4023f0:	mov	x27, x19
  4023f4:	cbz	w19, 402ff4 <ferror@plt+0x19d4>
  4023f8:	mov	w8, #0x58                  	// #88
  4023fc:	mov	w25, #0x4dd3                	// #19923
  402400:	adrp	x19, 407000 <ferror@plt+0x59e0>
  402404:	mov	x20, xzr
  402408:	mov	x22, xzr
  40240c:	sub	x23, x29, #0x60
  402410:	sub	x24, x29, #0xb0
  402414:	movk	w25, #0x1062, lsl #16
  402418:	add	x19, x19, #0x680
  40241c:	mul	x26, x27, x8
  402420:	adrp	x21, 419000 <ferror@plt+0x179e0>
  402424:	b	402448 <ferror@plt+0xe28>
  402428:	mov	w0, #0xa                   	// #10
  40242c:	bl	4015d0 <putchar@plt>
  402430:	ldr	x0, [x28, #392]
  402434:	bl	401560 <fflush@plt>
  402438:	add	x20, x20, #0x58
  40243c:	cmp	x26, x20
  402440:	add	x22, x22, #0x1
  402444:	b.eq	402ff4 <ferror@plt+0x19d4>  // b.none
  402448:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40244c:	ldrb	w8, [x8, #504]
  402450:	tbnz	w8, #0, 402468 <ferror@plt+0xe48>
  402454:	ldr	w8, [x21, #528]
  402458:	udiv	x9, x22, x8
  40245c:	msub	x8, x9, x8, x22
  402460:	cbnz	x8, 402468 <ferror@plt+0xe48>
  402464:	bl	403b40 <ferror@plt+0x2520>
  402468:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40246c:	ldrb	w8, [x8, #508]
  402470:	ldur	x9, [x29, #-208]
  402474:	cmp	w8, #0x0
  402478:	add	x8, x9, x20
  40247c:	ldp	w9, w3, [x8, #48]
  402480:	ldp	w11, w10, [x8, #64]
  402484:	add	x1, x8, #0x10
  402488:	ldr	w2, [x8, #76]
  40248c:	ldr	w6, [x8, #84]
  402490:	ldp	w7, w5, [x8, #56]
  402494:	ldp	x4, x8, [x8]
  402498:	mul	x9, x9, x25
  40249c:	mul	x11, x11, x25
  4024a0:	csel	x0, x24, x23, ne  // ne = any
  4024a4:	lsr	x9, x9, #38
  4024a8:	lsr	x11, x11, #38
  4024ac:	str	w10, [sp, #8]
  4024b0:	str	x8, [sp]
  4024b4:	str	w11, [sp, #24]
  4024b8:	str	w9, [sp, #16]
  4024bc:	bl	4015b0 <printf@plt>
  4024c0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4024c4:	ldrb	w8, [x8, #512]
  4024c8:	cmp	w8, #0x1
  4024cc:	b.ne	402428 <ferror@plt+0xe08>  // b.any
  4024d0:	add	x1, sp, #0x98
  4024d4:	mov	x0, x19
  4024d8:	bl	4015b0 <printf@plt>
  4024dc:	b	402428 <ferror@plt+0xe08>
  4024e0:	bl	401420 <meminfo@plt>
  4024e4:	add	x8, sp, #0xc8
  4024e8:	add	x9, sp, #0xd0
  4024ec:	add	x10, sp, #0xe0
  4024f0:	add	x11, sp, #0xf0
  4024f4:	add	x12, sp, #0xb8
  4024f8:	add	x13, sp, #0xc0
  4024fc:	add	x14, sp, #0x100
  402500:	add	x15, sp, #0x110
  402504:	add	x16, sp, #0x120
  402508:	add	x17, sp, #0x130
  40250c:	sub	x0, x29, #0xb0
  402510:	sub	x1, x29, #0x60
  402514:	add	x2, sp, #0x98
  402518:	sub	x3, x29, #0xd0
  40251c:	sub	x4, x29, #0xe0
  402520:	sub	x5, x29, #0xf0
  402524:	sub	x6, x29, #0x100
  402528:	add	x7, sp, #0x140
  40252c:	stp	x9, x8, [sp, #64]
  402530:	stp	x11, x10, [sp, #48]
  402534:	stp	x13, x12, [sp, #32]
  402538:	stp	x15, x14, [sp, #16]
  40253c:	stp	x17, x16, [sp]
  402540:	bl	401580 <getstat@plt>
  402544:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402548:	add	x1, x1, #0x828
  40254c:	mov	w2, #0x5                   	// #5
  402550:	mov	x0, xzr
  402554:	bl	401590 <dcgettext@plt>
  402558:	adrp	x21, 419000 <ferror@plt+0x179e0>
  40255c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402560:	adrp	x22, 419000 <ferror@plt+0x179e0>
  402564:	ldr	w10, [x21, #496]
  402568:	ldr	x9, [x22, #336]
  40256c:	ldr	x8, [x8, #480]
  402570:	mov	w20, #0x400                 	// #1024
  402574:	cmp	w10, #0x4
  402578:	ucvtf	s0, x9
  40257c:	ucvtf	s1, x8
  402580:	csinc	w8, w20, wzr, ne  // ne = any
  402584:	fdiv	s0, s1, s0
  402588:	scvtf	s1, w8
  40258c:	adrp	x19, 419000 <ferror@plt+0x179e0>
  402590:	fmul	s0, s0, s1
  402594:	add	x19, x19, #0x158
  402598:	fcvtzu	x1, s0
  40259c:	mov	x2, x19
  4025a0:	bl	4015b0 <printf@plt>
  4025a4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4025a8:	add	x1, x1, #0x83f
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	mov	x0, xzr
  4025b4:	bl	401590 <dcgettext@plt>
  4025b8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4025bc:	ldr	w10, [x21, #496]
  4025c0:	ldr	x9, [x22, #336]
  4025c4:	ldr	x8, [x8, #432]
  4025c8:	mov	x2, x19
  4025cc:	cmp	w10, #0x4
  4025d0:	ucvtf	s0, x9
  4025d4:	ucvtf	s1, x8
  4025d8:	csinc	w8, w20, wzr, ne  // ne = any
  4025dc:	fdiv	s0, s1, s0
  4025e0:	scvtf	s1, w8
  4025e4:	fmul	s0, s0, s1
  4025e8:	fcvtzu	x1, s0
  4025ec:	bl	4015b0 <printf@plt>
  4025f0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4025f4:	add	x1, x1, #0x855
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	mov	x0, xzr
  402600:	bl	401590 <dcgettext@plt>
  402604:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402608:	ldr	w10, [x21, #496]
  40260c:	ldr	x9, [x22, #336]
  402610:	ldr	x8, [x8, #416]
  402614:	mov	x2, x19
  402618:	cmp	w10, #0x4
  40261c:	ucvtf	s0, x9
  402620:	ucvtf	s1, x8
  402624:	csinc	w8, w20, wzr, ne  // ne = any
  402628:	fdiv	s0, s1, s0
  40262c:	scvtf	s1, w8
  402630:	fmul	s0, s0, s1
  402634:	fcvtzu	x1, s0
  402638:	bl	4015b0 <printf@plt>
  40263c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402640:	add	x1, x1, #0x86d
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	401590 <dcgettext@plt>
  402650:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402654:	ldr	w10, [x21, #496]
  402658:	ldr	x9, [x22, #336]
  40265c:	ldr	x8, [x8, #352]
  402660:	mov	x2, x19
  402664:	cmp	w10, #0x4
  402668:	ucvtf	s0, x9
  40266c:	ucvtf	s1, x8
  402670:	csinc	w8, w20, wzr, ne  // ne = any
  402674:	fdiv	s0, s1, s0
  402678:	scvtf	s1, w8
  40267c:	fmul	s0, s0, s1
  402680:	fcvtzu	x1, s0
  402684:	bl	4015b0 <printf@plt>
  402688:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40268c:	add	x1, x1, #0x887
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, xzr
  402698:	bl	401590 <dcgettext@plt>
  40269c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4026a0:	ldr	w10, [x21, #496]
  4026a4:	ldr	x9, [x22, #336]
  4026a8:	ldr	x8, [x8, #456]
  4026ac:	mov	x2, x19
  4026b0:	cmp	w10, #0x4
  4026b4:	ucvtf	s0, x9
  4026b8:	ucvtf	s1, x8
  4026bc:	csinc	w8, w20, wzr, ne  // ne = any
  4026c0:	fdiv	s0, s1, s0
  4026c4:	scvtf	s1, w8
  4026c8:	fmul	s0, s0, s1
  4026cc:	fcvtzu	x1, s0
  4026d0:	bl	4015b0 <printf@plt>
  4026d4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4026d8:	add	x1, x1, #0x89d
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401590 <dcgettext@plt>
  4026e8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4026ec:	ldr	w10, [x21, #496]
  4026f0:	ldr	x9, [x22, #336]
  4026f4:	ldr	x8, [x8, #400]
  4026f8:	mov	x2, x19
  4026fc:	cmp	w10, #0x4
  402700:	ucvtf	s0, x9
  402704:	ucvtf	s1, x8
  402708:	csinc	w8, w20, wzr, ne  // ne = any
  40270c:	fdiv	s0, s1, s0
  402710:	scvtf	s1, w8
  402714:	fmul	s0, s0, s1
  402718:	fcvtzu	x1, s0
  40271c:	bl	4015b0 <printf@plt>
  402720:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402724:	add	x1, x1, #0x8b5
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401590 <dcgettext@plt>
  402734:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402738:	ldr	w10, [x21, #496]
  40273c:	ldr	x9, [x22, #336]
  402740:	ldr	x8, [x8, #424]
  402744:	mov	x2, x19
  402748:	cmp	w10, #0x4
  40274c:	ucvtf	s0, x9
  402750:	ucvtf	s1, x8
  402754:	csinc	w8, w20, wzr, ne  // ne = any
  402758:	fdiv	s0, s1, s0
  40275c:	scvtf	s1, w8
  402760:	fmul	s0, s0, s1
  402764:	fcvtzu	x1, s0
  402768:	bl	4015b0 <printf@plt>
  40276c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402770:	add	x1, x1, #0x8ca
  402774:	mov	w2, #0x5                   	// #5
  402778:	mov	x0, xzr
  40277c:	bl	401590 <dcgettext@plt>
  402780:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402784:	ldr	w10, [x21, #496]
  402788:	ldr	x9, [x22, #336]
  40278c:	ldr	x8, [x8, #464]
  402790:	mov	x2, x19
  402794:	cmp	w10, #0x4
  402798:	ucvtf	s0, x9
  40279c:	ucvtf	s1, x8
  4027a0:	csinc	w8, w20, wzr, ne  // ne = any
  4027a4:	fdiv	s0, s1, s0
  4027a8:	scvtf	s1, w8
  4027ac:	fmul	s0, s0, s1
  4027b0:	fcvtzu	x1, s0
  4027b4:	bl	4015b0 <printf@plt>
  4027b8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027bc:	add	x1, x1, #0x8df
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, xzr
  4027c8:	bl	401590 <dcgettext@plt>
  4027cc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4027d0:	ldr	w10, [x21, #496]
  4027d4:	ldr	x9, [x22, #336]
  4027d8:	ldr	x8, [x8, #408]
  4027dc:	mov	x2, x19
  4027e0:	cmp	w10, #0x4
  4027e4:	ucvtf	s0, x9
  4027e8:	ucvtf	s1, x8
  4027ec:	csinc	w8, w20, wzr, ne  // ne = any
  4027f0:	fdiv	s0, s1, s0
  4027f4:	scvtf	s1, w8
  4027f8:	fmul	s0, s0, s1
  4027fc:	fcvtzu	x1, s0
  402800:	bl	4015b0 <printf@plt>
  402804:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402808:	add	x1, x1, #0x8f3
  40280c:	mov	w2, #0x5                   	// #5
  402810:	mov	x0, xzr
  402814:	bl	401590 <dcgettext@plt>
  402818:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40281c:	ldr	w10, [x21, #496]
  402820:	ldr	x9, [x22, #336]
  402824:	ldr	x8, [x8, #448]
  402828:	mov	x2, x19
  40282c:	cmp	w10, #0x4
  402830:	ucvtf	s0, x9
  402834:	ucvtf	s1, x8
  402838:	csinc	w8, w20, wzr, ne  // ne = any
  40283c:	fdiv	s0, s1, s0
  402840:	scvtf	s1, w8
  402844:	fmul	s0, s0, s1
  402848:	fcvtzu	x1, s0
  40284c:	bl	4015b0 <printf@plt>
  402850:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402854:	add	x1, x1, #0x907
  402858:	mov	w2, #0x5                   	// #5
  40285c:	mov	x0, xzr
  402860:	bl	401590 <dcgettext@plt>
  402864:	ldur	x1, [x29, #-176]
  402868:	bl	4015b0 <printf@plt>
  40286c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402870:	add	x1, x1, #0x927
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x0, xzr
  40287c:	bl	401590 <dcgettext@plt>
  402880:	ldur	x1, [x29, #-96]
  402884:	bl	4015b0 <printf@plt>
  402888:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40288c:	add	x1, x1, #0x943
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	401590 <dcgettext@plt>
  40289c:	ldr	x1, [sp, #152]
  4028a0:	bl	4015b0 <printf@plt>
  4028a4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028a8:	add	x1, x1, #0x95c
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	mov	x0, xzr
  4028b4:	bl	401590 <dcgettext@plt>
  4028b8:	ldur	x1, [x29, #-208]
  4028bc:	bl	4015b0 <printf@plt>
  4028c0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028c4:	add	x1, x1, #0x973
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	mov	x0, xzr
  4028d0:	bl	401590 <dcgettext@plt>
  4028d4:	ldur	x1, [x29, #-224]
  4028d8:	bl	4015b0 <printf@plt>
  4028dc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028e0:	add	x1, x1, #0x98d
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	mov	x0, xzr
  4028ec:	bl	401590 <dcgettext@plt>
  4028f0:	ldur	x1, [x29, #-240]
  4028f4:	bl	4015b0 <printf@plt>
  4028f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028fc:	add	x1, x1, #0x9a3
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401590 <dcgettext@plt>
  40290c:	ldur	x1, [x29, #-256]
  402910:	bl	4015b0 <printf@plt>
  402914:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402918:	add	x1, x1, #0x9bd
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, xzr
  402924:	bl	401590 <dcgettext@plt>
  402928:	ldr	x1, [sp, #320]
  40292c:	bl	4015b0 <printf@plt>
  402930:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402934:	add	x1, x1, #0x9d6
  402938:	mov	w2, #0x5                   	// #5
  40293c:	mov	x0, xzr
  402940:	bl	401590 <dcgettext@plt>
  402944:	ldr	x1, [sp, #304]
  402948:	bl	4015b0 <printf@plt>
  40294c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402950:	add	x1, x1, #0x9ec
  402954:	mov	w2, #0x5                   	// #5
  402958:	mov	x0, xzr
  40295c:	bl	401590 <dcgettext@plt>
  402960:	ldr	x1, [sp, #288]
  402964:	bl	4015b0 <printf@plt>
  402968:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40296c:	add	x1, x1, #0xa03
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, xzr
  402978:	bl	401590 <dcgettext@plt>
  40297c:	ldr	x1, [sp, #272]
  402980:	bl	4015b0 <printf@plt>
  402984:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402988:	add	x1, x1, #0xa1b
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, xzr
  402994:	bl	401590 <dcgettext@plt>
  402998:	ldr	x1, [sp, #256]
  40299c:	bl	4015b0 <printf@plt>
  4029a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029a4:	add	x1, x1, #0xa34
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401590 <dcgettext@plt>
  4029b4:	ldr	w1, [sp, #192]
  4029b8:	bl	4015b0 <printf@plt>
  4029bc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029c0:	add	x1, x1, #0xa45
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	401590 <dcgettext@plt>
  4029d0:	ldr	w1, [sp, #184]
  4029d4:	bl	4015b0 <printf@plt>
  4029d8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029dc:	add	x1, x1, #0xa60
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	401590 <dcgettext@plt>
  4029ec:	ldr	w1, [sp, #208]
  4029f0:	bl	4015b0 <printf@plt>
  4029f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4029f8:	add	x1, x1, #0x5ce
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	mov	x0, xzr
  402a04:	bl	401590 <dcgettext@plt>
  402a08:	ldr	w1, [sp, #200]
  402a0c:	bl	4015b0 <printf@plt>
  402a10:	b	4019d8 <ferror@plt+0x3b8>
  402a14:	adrp	x8, 407000 <ferror@plt+0x59e0>
  402a18:	add	x8, x8, #0xcfe
  402a1c:	ldr	q0, [x8]
  402a20:	ldur	x8, [x8, #15]
  402a24:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402a28:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a2c:	sub	x9, x29, #0xb0
  402a30:	add	x0, x0, #0xd15
  402a34:	add	x1, x1, #0xae6
  402a38:	str	q0, [x9]
  402a3c:	stur	x8, [x9, #15]
  402a40:	bl	401480 <fopen@plt>
  402a44:	cbz	x0, 403334 <ferror@plt+0x1d14>
  402a48:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402a4c:	ldrb	w8, [x8, #504]
  402a50:	str	x0, [sp, #136]
  402a54:	cmp	w8, #0x1
  402a58:	b.ne	402af0 <ferror@plt+0x14d0>  // b.any
  402a5c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a60:	add	x1, x1, #0xd86
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	bl	401590 <dcgettext@plt>
  402a70:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a74:	mov	x20, x0
  402a78:	add	x1, x1, #0xd8c
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	bl	401590 <dcgettext@plt>
  402a88:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a8c:	mov	x21, x0
  402a90:	add	x1, x1, #0xd90
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	mov	x0, xzr
  402a9c:	bl	401590 <dcgettext@plt>
  402aa0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402aa4:	mov	x22, x0
  402aa8:	add	x1, x1, #0xd96
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	bl	401590 <dcgettext@plt>
  402ab8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402abc:	mov	x23, x0
  402ac0:	add	x1, x1, #0xd9b
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, xzr
  402acc:	bl	401590 <dcgettext@plt>
  402ad0:	mov	x5, x0
  402ad4:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402ad8:	add	x0, x0, #0xd6f
  402adc:	mov	x1, x20
  402ae0:	mov	x2, x21
  402ae4:	mov	x3, x22
  402ae8:	mov	x4, x23
  402aec:	bl	4015b0 <printf@plt>
  402af0:	sub	x0, x29, #0x60
  402af4:	bl	401610 <getslabinfo@plt>
  402af8:	cbz	w0, 4031a4 <ferror@plt+0x1b84>
  402afc:	adrp	x24, 407000 <ferror@plt+0x59e0>
  402b00:	adrp	x25, 407000 <ferror@plt+0x59e0>
  402b04:	mov	x20, xzr
  402b08:	mov	x21, xzr
  402b0c:	mov	w22, w0
  402b10:	adrp	x23, 419000 <ferror@plt+0x179e0>
  402b14:	add	x24, x24, #0xd9b
  402b18:	add	x25, x25, #0xd6f
  402b1c:	b	402b48 <ferror@plt+0x1528>
  402b20:	ldur	x8, [x29, #-96]
  402b24:	sub	x0, x29, #0xb0
  402b28:	add	x1, x8, x20
  402b2c:	ldp	w2, w3, [x1, #48]
  402b30:	ldp	w4, w5, [x1, #56]
  402b34:	bl	4015b0 <printf@plt>
  402b38:	add	x21, x21, #0x1
  402b3c:	cmp	x22, x21
  402b40:	add	x20, x20, #0x40
  402b44:	b.eq	4031a4 <ferror@plt+0x1b84>  // b.none
  402b48:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402b4c:	ldrb	w8, [x8, #504]
  402b50:	tbnz	w8, #0, 402b20 <ferror@plt+0x1500>
  402b54:	ldr	w8, [x23, #528]
  402b58:	udiv	x9, x21, x8
  402b5c:	msub	x8, x9, x8, x21
  402b60:	cbnz	x8, 402b20 <ferror@plt+0x1500>
  402b64:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	add	x1, x1, #0xd86
  402b74:	bl	401590 <dcgettext@plt>
  402b78:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b7c:	mov	x26, x0
  402b80:	mov	w2, #0x5                   	// #5
  402b84:	mov	x0, xzr
  402b88:	add	x1, x1, #0xd8c
  402b8c:	bl	401590 <dcgettext@plt>
  402b90:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b94:	mov	x27, x0
  402b98:	mov	w2, #0x5                   	// #5
  402b9c:	mov	x0, xzr
  402ba0:	add	x1, x1, #0xd90
  402ba4:	bl	401590 <dcgettext@plt>
  402ba8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402bac:	mov	x28, x0
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	mov	x0, xzr
  402bb8:	add	x1, x1, #0xd96
  402bbc:	bl	401590 <dcgettext@plt>
  402bc0:	mov	x19, x0
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	mov	x1, x24
  402bd0:	bl	401590 <dcgettext@plt>
  402bd4:	mov	x5, x0
  402bd8:	mov	x0, x25
  402bdc:	mov	x1, x26
  402be0:	mov	x2, x27
  402be4:	mov	x3, x28
  402be8:	mov	x4, x19
  402bec:	bl	4015b0 <printf@plt>
  402bf0:	b	402b20 <ferror@plt+0x1500>
  402bf4:	adrp	x8, 407000 <ferror@plt+0x59e0>
  402bf8:	add	x8, x8, #0xc5e
  402bfc:	ldr	q0, [x8]
  402c00:	ldur	q1, [x8, #12]
  402c04:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402c08:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402c0c:	sub	x8, x29, #0xb0
  402c10:	add	x0, x0, #0xad6
  402c14:	add	x1, x1, #0xae6
  402c18:	str	q0, [x8]
  402c1c:	stur	q1, [x8, #12]
  402c20:	bl	401480 <fopen@plt>
  402c24:	mov	x20, x0
  402c28:	cbnz	x0, 402c4c <ferror@plt+0x162c>
  402c2c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402c30:	add	x1, x1, #0xc7a
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	bl	401590 <dcgettext@plt>
  402c3c:	mov	x2, x0
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	mov	w1, wzr
  402c48:	bl	4013f0 <error@plt>
  402c4c:	mov	x0, x20
  402c50:	bl	401470 <fclose@plt>
  402c54:	sub	x0, x29, #0x60
  402c58:	add	x1, sp, #0x98
  402c5c:	bl	4014f0 <getdiskstat@plt>
  402c60:	ldur	x8, [x29, #-96]
  402c64:	mov	w1, w0
  402c68:	mov	x0, x8
  402c6c:	bl	401400 <getpartitions_num@plt>
  402c70:	cbz	w0, 402fc8 <ferror@plt+0x19a8>
  402c74:	ldr	x20, [sp, #152]
  402c78:	mov	x23, xzr
  402c7c:	mov	w21, w0
  402c80:	mov	x0, x19
  402c84:	mov	x1, x20
  402c88:	bl	401520 <strcmp@plt>
  402c8c:	cmp	w0, #0x0
  402c90:	csel	x23, x20, x23, eq  // eq = none
  402c94:	subs	x21, x21, #0x1
  402c98:	add	x20, x20, #0x48
  402c9c:	b.ne	402c80 <ferror@plt+0x1660>  // b.any
  402ca0:	cbz	x23, 402fc8 <ferror@plt+0x19a8>
  402ca4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ca8:	add	x1, x1, #0xcda
  402cac:	mov	w2, #0x5                   	// #5
  402cb0:	mov	x0, xzr
  402cb4:	bl	401590 <dcgettext@plt>
  402cb8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402cbc:	mov	x20, x0
  402cc0:	add	x1, x1, #0xce0
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	mov	x0, xzr
  402ccc:	bl	401590 <dcgettext@plt>
  402cd0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402cd4:	mov	x21, x0
  402cd8:	add	x1, x1, #0xcf7
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	mov	x0, xzr
  402ce4:	bl	401590 <dcgettext@plt>
  402ce8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402cec:	mov	x22, x0
  402cf0:	add	x1, x1, #0xced
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	mov	x0, xzr
  402cfc:	bl	401590 <dcgettext@plt>
  402d00:	mov	x5, x0
  402d04:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402d08:	add	x0, x0, #0xcbc
  402d0c:	mov	x1, x19
  402d10:	mov	x2, x20
  402d14:	mov	x3, x21
  402d18:	mov	x4, x22
  402d1c:	bl	4015b0 <printf@plt>
  402d20:	ldr	x2, [x23, #40]
  402d24:	ldp	w1, w3, [x23, #52]
  402d28:	ldr	x4, [x23, #64]
  402d2c:	sub	x0, x29, #0xb0
  402d30:	bl	4015b0 <printf@plt>
  402d34:	ldr	x0, [x28, #392]
  402d38:	bl	401560 <fflush@plt>
  402d3c:	ldur	x0, [x29, #-96]
  402d40:	bl	401550 <free@plt>
  402d44:	ldr	x0, [sp, #152]
  402d48:	bl	401550 <free@plt>
  402d4c:	adrp	x20, 419000 <ferror@plt+0x179e0>
  402d50:	ldrb	w8, [x20, #516]
  402d54:	adrp	x21, 419000 <ferror@plt+0x179e0>
  402d58:	tbnz	w8, #0, 402d68 <ferror@plt+0x1748>
  402d5c:	ldr	x8, [x21, #520]
  402d60:	cmp	x8, #0x2
  402d64:	b.cc	4019d8 <ferror@plt+0x3b8>  // b.lo, b.ul, b.last
  402d68:	mov	w22, #0x1                   	// #1
  402d6c:	adrp	x23, 419000 <ferror@plt+0x179e0>
  402d70:	adrp	x24, 419000 <ferror@plt+0x179e0>
  402d74:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d78:	ldrb	w8, [x8, #504]
  402d7c:	tbnz	w8, #0, 402e0c <ferror@plt+0x17ec>
  402d80:	ldr	w8, [x24, #528]
  402d84:	udiv	x9, x22, x8
  402d88:	msub	x8, x9, x8, x22
  402d8c:	cbnz	x8, 402e0c <ferror@plt+0x17ec>
  402d90:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402d94:	mov	w2, #0x5                   	// #5
  402d98:	mov	x0, xzr
  402d9c:	add	x1, x1, #0xcda
  402da0:	bl	401590 <dcgettext@plt>
  402da4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402da8:	mov	x25, x0
  402dac:	mov	w2, #0x5                   	// #5
  402db0:	mov	x0, xzr
  402db4:	add	x1, x1, #0xce0
  402db8:	bl	401590 <dcgettext@plt>
  402dbc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402dc0:	mov	x26, x0
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	mov	x0, xzr
  402dcc:	add	x1, x1, #0xcf7
  402dd0:	bl	401590 <dcgettext@plt>
  402dd4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402dd8:	mov	x27, x0
  402ddc:	mov	w2, #0x5                   	// #5
  402de0:	mov	x0, xzr
  402de4:	add	x1, x1, #0xced
  402de8:	bl	401590 <dcgettext@plt>
  402dec:	mov	x5, x0
  402df0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402df4:	add	x0, x0, #0xcbc
  402df8:	mov	x1, x19
  402dfc:	mov	x2, x25
  402e00:	mov	x3, x26
  402e04:	mov	x4, x27
  402e08:	bl	4015b0 <printf@plt>
  402e0c:	ldr	w0, [x23, #348]
  402e10:	bl	4014c0 <sleep@plt>
  402e14:	sub	x0, x29, #0x60
  402e18:	add	x1, sp, #0x98
  402e1c:	bl	4014f0 <getdiskstat@plt>
  402e20:	ldur	x8, [x29, #-96]
  402e24:	mov	w1, w0
  402e28:	mov	x0, x8
  402e2c:	bl	401400 <getpartitions_num@plt>
  402e30:	cbz	w0, 402fc8 <ferror@plt+0x19a8>
  402e34:	ldr	x25, [sp, #152]
  402e38:	mov	x26, xzr
  402e3c:	mov	w27, w0
  402e40:	mov	x0, x19
  402e44:	mov	x1, x25
  402e48:	bl	401520 <strcmp@plt>
  402e4c:	cmp	w0, #0x0
  402e50:	csel	x26, x25, x26, eq  // eq = none
  402e54:	subs	x27, x27, #0x1
  402e58:	add	x25, x25, #0x48
  402e5c:	b.ne	402e40 <ferror@plt+0x1820>  // b.any
  402e60:	cbz	x26, 402fc8 <ferror@plt+0x19a8>
  402e64:	ldr	x2, [x26, #40]
  402e68:	ldp	w1, w3, [x26, #52]
  402e6c:	ldr	x4, [x26, #64]
  402e70:	sub	x0, x29, #0xb0
  402e74:	bl	4015b0 <printf@plt>
  402e78:	ldr	x0, [x28, #392]
  402e7c:	bl	401560 <fflush@plt>
  402e80:	ldur	x0, [x29, #-96]
  402e84:	bl	401550 <free@plt>
  402e88:	ldr	x0, [sp, #152]
  402e8c:	bl	401550 <free@plt>
  402e90:	ldrb	w8, [x20, #516]
  402e94:	add	x22, x22, #0x1
  402e98:	tbnz	w8, #0, 402d74 <ferror@plt+0x1754>
  402e9c:	ldr	x8, [x21, #520]
  402ea0:	cmp	x22, x8
  402ea4:	b.cc	402d74 <ferror@plt+0x1754>  // b.lo, b.ul, b.last
  402ea8:	b	4019d8 <ferror@plt+0x3b8>
  402eac:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402eb0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402eb4:	add	x0, x0, #0xad6
  402eb8:	add	x1, x1, #0xae6
  402ebc:	bl	401480 <fopen@plt>
  402ec0:	cbz	x0, 4019d8 <ferror@plt+0x3b8>
  402ec4:	bl	401470 <fclose@plt>
  402ec8:	sub	x0, x29, #0xb0
  402ecc:	sub	x1, x29, #0x60
  402ed0:	bl	4014f0 <getdiskstat@plt>
  402ed4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ed8:	mov	w20, w0
  402edc:	add	x1, x1, #0xda1
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	mov	x0, xzr
  402ee8:	bl	401590 <dcgettext@plt>
  402eec:	mov	w1, w20
  402ef0:	bl	4015b0 <printf@plt>
  402ef4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ef8:	add	x1, x1, #0xdae
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	mov	x0, xzr
  402f04:	bl	401590 <dcgettext@plt>
  402f08:	ldur	x8, [x29, #-176]
  402f0c:	mov	x19, x0
  402f10:	mov	w1, w20
  402f14:	mov	x0, x8
  402f18:	bl	401400 <getpartitions_num@plt>
  402f1c:	mov	w1, w0
  402f20:	mov	x0, x19
  402f24:	bl	4015b0 <printf@plt>
  402f28:	cmp	w20, #0x1
  402f2c:	b.lt	403358 <ferror@plt+0x1d38>  // b.tstop
  402f30:	ldur	x9, [x29, #-176]
  402f34:	mov	w8, w20
  402f38:	mov	w10, #0x4dd3                	// #19923
  402f3c:	mov	x19, xzr
  402f40:	mov	x20, xzr
  402f44:	mov	x21, xzr
  402f48:	mov	x22, xzr
  402f4c:	mov	x23, xzr
  402f50:	mov	x24, xzr
  402f54:	mov	x25, xzr
  402f58:	mov	x26, xzr
  402f5c:	mov	x27, xzr
  402f60:	mov	x28, xzr
  402f64:	mov	w8, w8
  402f68:	add	x9, x9, #0x30
  402f6c:	movk	w10, #0x1062, lsl #16
  402f70:	ldr	w11, [x9, #28]
  402f74:	ldr	w15, [x9, #36]
  402f78:	subs	x8, x8, #0x1
  402f7c:	add	x28, x28, x11
  402f80:	ldp	w11, w14, [x9]
  402f84:	add	x24, x24, x15
  402f88:	add	x27, x27, x14
  402f8c:	ldp	x12, x14, [x9, #-48]
  402f90:	mul	x11, x11, x10
  402f94:	add	x20, x20, x11, lsr #38
  402f98:	add	x26, x12, x26
  402f9c:	ldp	w12, w13, [x9, #8]
  402fa0:	add	x22, x14, x22
  402fa4:	add	x25, x25, x13
  402fa8:	add	x23, x23, x12
  402fac:	ldp	w12, w13, [x9, #16]
  402fb0:	add	x9, x9, #0x58
  402fb4:	mul	x11, x12, x10
  402fb8:	add	x21, x21, x13
  402fbc:	add	x19, x19, x11, lsr #38
  402fc0:	b.ne	402f70 <ferror@plt+0x1950>  // b.any
  402fc4:	b	403380 <ferror@plt+0x1d60>
  402fc8:	ldur	x0, [x29, #-96]
  402fcc:	bl	401550 <free@plt>
  402fd0:	ldr	x0, [sp, #152]
  402fd4:	bl	401550 <free@plt>
  402fd8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402fdc:	add	x1, x1, #0x306
  402fe0:	mov	w2, #0x5                   	// #5
  402fe4:	mov	x0, xzr
  402fe8:	bl	401590 <dcgettext@plt>
  402fec:	bl	4015b0 <printf@plt>
  402ff0:	b	4019d8 <ferror@plt+0x3b8>
  402ff4:	ldur	x0, [x29, #-208]
  402ff8:	bl	401550 <free@plt>
  402ffc:	ldur	x0, [x29, #-224]
  403000:	bl	401550 <free@plt>
  403004:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403008:	ldrb	w8, [x8, #516]
  40300c:	mov	x24, x27
  403010:	tbnz	w8, #0, 403024 <ferror@plt+0x1a04>
  403014:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403018:	ldr	x8, [x8, #520]
  40301c:	cmp	x8, #0x2
  403020:	b.cc	4019d8 <ferror@plt+0x3b8>  // b.lo, b.ul, b.last
  403024:	mov	w26, #0x4dd3                	// #19923
  403028:	adrp	x20, 407000 <ferror@plt+0x59e0>
  40302c:	mov	w21, #0x1                   	// #1
  403030:	sub	x27, x29, #0x60
  403034:	sub	x19, x29, #0xb0
  403038:	movk	w26, #0x1062, lsl #16
  40303c:	add	x20, x20, #0x680
  403040:	adrp	x25, 419000 <ferror@plt+0x179e0>
  403044:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403048:	ldr	w0, [x8, #348]
  40304c:	bl	4014c0 <sleep@plt>
  403050:	sub	x0, x29, #0xd0
  403054:	sub	x1, x29, #0xe0
  403058:	bl	4014f0 <getdiskstat@plt>
  40305c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403060:	ldrb	w8, [x8, #512]
  403064:	mov	w23, w0
  403068:	cmp	w8, #0x1
  40306c:	b.ne	403098 <ferror@plt+0x1a78>  // b.any
  403070:	sub	x0, x29, #0xf0
  403074:	bl	401490 <time@plt>
  403078:	sub	x0, x29, #0xf0
  40307c:	bl	401460 <localtime@plt>
  403080:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403084:	mov	x3, x0
  403088:	add	x0, sp, #0x98
  40308c:	mov	w1, #0x20                  	// #32
  403090:	add	x2, x2, #0x66e
  403094:	bl	401430 <strftime@plt>
  403098:	cbz	w23, 403170 <ferror@plt+0x1b50>
  40309c:	mov	w8, #0x58                  	// #88
  4030a0:	stp	x21, x24, [sp, #136]
  4030a4:	mov	x22, xzr
  4030a8:	mul	x21, x23, x8
  4030ac:	b	4030d0 <ferror@plt+0x1ab0>
  4030b0:	mov	w0, #0xa                   	// #10
  4030b4:	bl	4015d0 <putchar@plt>
  4030b8:	ldr	x0, [x28, #392]
  4030bc:	bl	401560 <fflush@plt>
  4030c0:	add	x22, x22, #0x58
  4030c4:	cmp	x21, x22
  4030c8:	add	x24, x24, #0x1
  4030cc:	b.eq	403168 <ferror@plt+0x1b48>  // b.none
  4030d0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4030d4:	ldrb	w8, [x8, #504]
  4030d8:	tbnz	w8, #0, 4030f0 <ferror@plt+0x1ad0>
  4030dc:	ldr	w8, [x25, #528]
  4030e0:	udiv	x9, x24, x8
  4030e4:	msub	x8, x9, x8, x24
  4030e8:	cbnz	x8, 4030f0 <ferror@plt+0x1ad0>
  4030ec:	bl	403b40 <ferror@plt+0x2520>
  4030f0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4030f4:	ldrb	w8, [x8, #508]
  4030f8:	ldur	x9, [x29, #-208]
  4030fc:	cmp	w8, #0x0
  403100:	add	x8, x9, x22
  403104:	ldp	w9, w3, [x8, #48]
  403108:	ldp	w11, w10, [x8, #64]
  40310c:	add	x1, x8, #0x10
  403110:	ldr	w2, [x8, #76]
  403114:	ldr	w6, [x8, #84]
  403118:	ldp	w7, w5, [x8, #56]
  40311c:	ldp	x4, x8, [x8]
  403120:	mul	x9, x9, x26
  403124:	mul	x11, x11, x26
  403128:	csel	x0, x19, x27, ne  // ne = any
  40312c:	lsr	x9, x9, #38
  403130:	lsr	x11, x11, #38
  403134:	str	w10, [sp, #8]
  403138:	str	x8, [sp]
  40313c:	str	w11, [sp, #24]
  403140:	str	w9, [sp, #16]
  403144:	bl	4015b0 <printf@plt>
  403148:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40314c:	ldrb	w8, [x8, #512]
  403150:	cmp	w8, #0x1
  403154:	b.ne	4030b0 <ferror@plt+0x1a90>  // b.any
  403158:	add	x1, sp, #0x98
  40315c:	mov	x0, x20
  403160:	bl	4015b0 <printf@plt>
  403164:	b	4030b0 <ferror@plt+0x1a90>
  403168:	ldp	x21, x24, [sp, #136]
  40316c:	add	x24, x24, x23
  403170:	ldur	x0, [x29, #-208]
  403174:	bl	401550 <free@plt>
  403178:	ldur	x0, [x29, #-224]
  40317c:	bl	401550 <free@plt>
  403180:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403184:	ldrb	w9, [x8, #516]
  403188:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40318c:	ldr	x8, [x8, #520]
  403190:	add	x21, x21, #0x1
  403194:	tbnz	w9, #0, 403044 <ferror@plt+0x1a24>
  403198:	cmp	x21, x8
  40319c:	b.cc	403044 <ferror@plt+0x1a24>  // b.lo, b.ul, b.last
  4031a0:	b	4019d8 <ferror@plt+0x3b8>
  4031a4:	ldur	x0, [x29, #-96]
  4031a8:	bl	401550 <free@plt>
  4031ac:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031b0:	ldrb	w8, [x8, #516]
  4031b4:	tbnz	w8, #0, 4031c8 <ferror@plt+0x1ba8>
  4031b8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031bc:	ldr	x8, [x8, #520]
  4031c0:	cmp	x8, #0x2
  4031c4:	b.cc	40330c <ferror@plt+0x1cec>  // b.lo, b.ul, b.last
  4031c8:	mov	w25, #0x1                   	// #1
  4031cc:	adrp	x20, 419000 <ferror@plt+0x179e0>
  4031d0:	mov	w21, #0x1                   	// #1
  4031d4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031d8:	ldr	w0, [x8, #348]
  4031dc:	bl	4014c0 <sleep@plt>
  4031e0:	sub	x0, x29, #0x60
  4031e4:	bl	401610 <getslabinfo@plt>
  4031e8:	cbz	w0, 4032e4 <ferror@plt+0x1cc4>
  4031ec:	mov	w22, w0
  4031f0:	mov	x23, xzr
  4031f4:	lsl	x24, x22, #6
  4031f8:	str	x25, [sp, #144]
  4031fc:	b	403228 <ferror@plt+0x1c08>
  403200:	ldur	x8, [x29, #-96]
  403204:	sub	x0, x29, #0xb0
  403208:	add	x1, x8, x23
  40320c:	ldp	w2, w3, [x1, #48]
  403210:	ldp	w4, w5, [x1, #56]
  403214:	bl	4015b0 <printf@plt>
  403218:	add	x23, x23, #0x40
  40321c:	cmp	x24, x23
  403220:	add	x25, x25, #0x1
  403224:	b.eq	4032dc <ferror@plt+0x1cbc>  // b.none
  403228:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40322c:	ldrb	w8, [x8, #504]
  403230:	tbnz	w8, #0, 403200 <ferror@plt+0x1be0>
  403234:	ldr	w8, [x20, #528]
  403238:	udiv	x9, x25, x8
  40323c:	msub	x8, x9, x8, x25
  403240:	cbnz	x8, 403200 <ferror@plt+0x1be0>
  403244:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403248:	mov	w2, #0x5                   	// #5
  40324c:	mov	x0, xzr
  403250:	add	x1, x1, #0xd86
  403254:	bl	401590 <dcgettext@plt>
  403258:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40325c:	mov	x19, x0
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	add	x1, x1, #0xd8c
  40326c:	bl	401590 <dcgettext@plt>
  403270:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403274:	mov	x26, x0
  403278:	mov	w2, #0x5                   	// #5
  40327c:	mov	x0, xzr
  403280:	add	x1, x1, #0xd90
  403284:	bl	401590 <dcgettext@plt>
  403288:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40328c:	mov	x27, x0
  403290:	mov	w2, #0x5                   	// #5
  403294:	mov	x0, xzr
  403298:	add	x1, x1, #0xd96
  40329c:	bl	401590 <dcgettext@plt>
  4032a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4032a4:	mov	x28, x0
  4032a8:	mov	w2, #0x5                   	// #5
  4032ac:	mov	x0, xzr
  4032b0:	add	x1, x1, #0xd9b
  4032b4:	bl	401590 <dcgettext@plt>
  4032b8:	mov	x5, x0
  4032bc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4032c0:	add	x0, x0, #0xd6f
  4032c4:	mov	x1, x19
  4032c8:	mov	x2, x26
  4032cc:	mov	x3, x27
  4032d0:	mov	x4, x28
  4032d4:	bl	4015b0 <printf@plt>
  4032d8:	b	403200 <ferror@plt+0x1be0>
  4032dc:	ldr	x25, [sp, #144]
  4032e0:	add	x25, x25, x22
  4032e4:	ldur	x0, [x29, #-96]
  4032e8:	bl	401550 <free@plt>
  4032ec:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4032f0:	ldrb	w9, [x8, #516]
  4032f4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4032f8:	ldr	x8, [x8, #520]
  4032fc:	add	x21, x21, #0x1
  403300:	tbnz	w9, #0, 4031d4 <ferror@plt+0x1bb4>
  403304:	cmp	x21, x8
  403308:	b.cc	4031d4 <ferror@plt+0x1bb4>  // b.lo, b.ul, b.last
  40330c:	ldr	x0, [sp, #136]
  403310:	bl	401470 <fclose@plt>
  403314:	b	4019d8 <ferror@plt+0x3b8>
  403318:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40331c:	add	x1, x1, #0xae9
  403320:	mov	w2, #0x5                   	// #5
  403324:	bl	401590 <dcgettext@plt>
  403328:	mov	x2, x0
  40332c:	mov	w0, #0x1                   	// #1
  403330:	b	40334c <ferror@plt+0x1d2c>
  403334:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403338:	add	x1, x1, #0xd24
  40333c:	mov	w2, #0x5                   	// #5
  403340:	bl	401590 <dcgettext@plt>
  403344:	mov	x2, x0
  403348:	mov	w0, wzr
  40334c:	mov	w1, wzr
  403350:	bl	4013f0 <error@plt>
  403354:	b	4019d8 <ferror@plt+0x3b8>
  403358:	mov	x28, xzr
  40335c:	mov	x27, xzr
  403360:	mov	x26, xzr
  403364:	mov	x25, xzr
  403368:	mov	x24, xzr
  40336c:	mov	x23, xzr
  403370:	mov	x22, xzr
  403374:	mov	x21, xzr
  403378:	mov	x20, xzr
  40337c:	mov	x19, xzr
  403380:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403384:	add	x1, x1, #0xdc0
  403388:	mov	w2, #0x5                   	// #5
  40338c:	mov	x0, xzr
  403390:	bl	401590 <dcgettext@plt>
  403394:	mov	x1, x28
  403398:	bl	4015b0 <printf@plt>
  40339c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033a0:	add	x1, x1, #0xdd3
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, xzr
  4033ac:	bl	401590 <dcgettext@plt>
  4033b0:	mov	x1, x27
  4033b4:	bl	4015b0 <printf@plt>
  4033b8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033bc:	add	x1, x1, #0xde7
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	401590 <dcgettext@plt>
  4033cc:	mov	x1, x26
  4033d0:	bl	4015b0 <printf@plt>
  4033d4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033d8:	add	x1, x1, #0xdfb
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	401590 <dcgettext@plt>
  4033e8:	mov	x1, x25
  4033ec:	bl	4015b0 <printf@plt>
  4033f0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033f4:	add	x1, x1, #0xe10
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	mov	x0, xzr
  403400:	bl	401590 <dcgettext@plt>
  403404:	mov	x1, x24
  403408:	bl	4015b0 <printf@plt>
  40340c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403410:	add	x1, x1, #0xe1e
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	401590 <dcgettext@plt>
  403420:	mov	x1, x23
  403424:	bl	4015b0 <printf@plt>
  403428:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40342c:	add	x1, x1, #0xe33
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	401590 <dcgettext@plt>
  40343c:	mov	x1, x22
  403440:	bl	4015b0 <printf@plt>
  403444:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403448:	add	x1, x1, #0xe4a
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	401590 <dcgettext@plt>
  403458:	mov	x1, x21
  40345c:	bl	4015b0 <printf@plt>
  403460:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403464:	add	x1, x1, #0xe5f
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	401590 <dcgettext@plt>
  403474:	mov	x1, x20
  403478:	bl	4015b0 <printf@plt>
  40347c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403480:	add	x1, x1, #0xe74
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	401590 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	4015b0 <printf@plt>
  403498:	ldur	x0, [x29, #-176]
  40349c:	bl	401550 <free@plt>
  4034a0:	ldur	x0, [x29, #-96]
  4034a4:	bl	401550 <free@plt>
  4034a8:	b	4019d8 <ferror@plt+0x3b8>
  4034ac:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4034b0:	ldr	x0, [x8, #368]
  4034b4:	bl	4034d0 <ferror@plt+0x1eb0>
  4034b8:	bl	403704 <ferror@plt+0x20e4>
  4034bc:	mov	w0, wzr
  4034c0:	bl	4013e0 <exit@plt>
  4034c4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4034c8:	ldr	x0, [x8, #392]
  4034cc:	bl	4034d0 <ferror@plt+0x1eb0>
  4034d0:	stp	x29, x30, [sp, #-32]!
  4034d4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4034d8:	str	x19, [sp, #16]
  4034dc:	mov	x19, x0
  4034e0:	add	x1, x1, #0x31f
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	mov	x0, xzr
  4034ec:	mov	x29, sp
  4034f0:	bl	401590 <dcgettext@plt>
  4034f4:	mov	x1, x19
  4034f8:	bl	4013d0 <fputs@plt>
  4034fc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403500:	add	x1, x1, #0x328
  403504:	mov	w2, #0x5                   	// #5
  403508:	mov	x0, xzr
  40350c:	bl	401590 <dcgettext@plt>
  403510:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403514:	ldr	x2, [x8, #440]
  403518:	mov	x1, x0
  40351c:	mov	x0, x19
  403520:	bl	4015e0 <fprintf@plt>
  403524:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403528:	add	x1, x1, #0x347
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	bl	401590 <dcgettext@plt>
  403538:	mov	x1, x19
  40353c:	bl	4013d0 <fputs@plt>
  403540:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403544:	add	x1, x1, #0x352
  403548:	mov	w2, #0x5                   	// #5
  40354c:	mov	x0, xzr
  403550:	bl	401590 <dcgettext@plt>
  403554:	mov	x1, x19
  403558:	bl	4013d0 <fputs@plt>
  40355c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403560:	add	x1, x1, #0x382
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	401590 <dcgettext@plt>
  403570:	mov	x1, x19
  403574:	bl	4013d0 <fputs@plt>
  403578:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40357c:	add	x1, x1, #0x3b6
  403580:	mov	w2, #0x5                   	// #5
  403584:	mov	x0, xzr
  403588:	bl	401590 <dcgettext@plt>
  40358c:	mov	x1, x19
  403590:	bl	4013d0 <fputs@plt>
  403594:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403598:	add	x1, x1, #0x3d8
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, xzr
  4035a4:	bl	401590 <dcgettext@plt>
  4035a8:	mov	x1, x19
  4035ac:	bl	4013d0 <fputs@plt>
  4035b0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035b4:	add	x1, x1, #0x409
  4035b8:	mov	w2, #0x5                   	// #5
  4035bc:	mov	x0, xzr
  4035c0:	bl	401590 <dcgettext@plt>
  4035c4:	mov	x1, x19
  4035c8:	bl	4013d0 <fputs@plt>
  4035cc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035d0:	add	x1, x1, #0x43b
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x0, xzr
  4035dc:	bl	401590 <dcgettext@plt>
  4035e0:	mov	x1, x19
  4035e4:	bl	4013d0 <fputs@plt>
  4035e8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035ec:	add	x1, x1, #0x464
  4035f0:	mov	w2, #0x5                   	// #5
  4035f4:	mov	x0, xzr
  4035f8:	bl	401590 <dcgettext@plt>
  4035fc:	mov	x1, x19
  403600:	bl	4013d0 <fputs@plt>
  403604:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403608:	add	x1, x1, #0x497
  40360c:	mov	w2, #0x5                   	// #5
  403610:	mov	x0, xzr
  403614:	bl	401590 <dcgettext@plt>
  403618:	mov	x1, x19
  40361c:	bl	4013d0 <fputs@plt>
  403620:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403624:	add	x1, x1, #0x4ce
  403628:	mov	w2, #0x5                   	// #5
  40362c:	mov	x0, xzr
  403630:	bl	401590 <dcgettext@plt>
  403634:	mov	x1, x19
  403638:	bl	4013d0 <fputs@plt>
  40363c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403640:	add	x1, x1, #0x4fb
  403644:	mov	w2, #0x5                   	// #5
  403648:	mov	x0, xzr
  40364c:	bl	401590 <dcgettext@plt>
  403650:	mov	x1, x19
  403654:	bl	4013d0 <fputs@plt>
  403658:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40365c:	add	x1, x1, #0x520
  403660:	mov	w2, #0x5                   	// #5
  403664:	mov	x0, xzr
  403668:	bl	401590 <dcgettext@plt>
  40366c:	mov	x1, x19
  403670:	bl	4013d0 <fputs@plt>
  403674:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403678:	add	x1, x1, #0xdac
  40367c:	mov	w2, #0x5                   	// #5
  403680:	mov	x0, xzr
  403684:	bl	401590 <dcgettext@plt>
  403688:	mov	x1, x19
  40368c:	bl	4013d0 <fputs@plt>
  403690:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403694:	add	x1, x1, #0x548
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	bl	401590 <dcgettext@plt>
  4036a4:	mov	x1, x19
  4036a8:	bl	4013d0 <fputs@plt>
  4036ac:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036b0:	add	x1, x1, #0x574
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	mov	x0, xzr
  4036bc:	bl	401590 <dcgettext@plt>
  4036c0:	mov	x1, x19
  4036c4:	bl	4013d0 <fputs@plt>
  4036c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036cc:	add	x1, x1, #0x5a9
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	mov	x0, xzr
  4036d8:	bl	401590 <dcgettext@plt>
  4036dc:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4036e0:	mov	x1, x0
  4036e4:	add	x2, x2, #0x5c4
  4036e8:	mov	x0, x19
  4036ec:	bl	4015e0 <fprintf@plt>
  4036f0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4036f4:	ldr	x8, [x8, #368]
  4036f8:	cmp	x8, x19
  4036fc:	cset	w0, eq  // eq = none
  403700:	bl	4013e0 <exit@plt>
  403704:	sub	sp, sp, #0xe0
  403708:	stp	x29, x30, [sp, #208]
  40370c:	add	x29, sp, #0xd0
  403710:	sub	x8, x29, #0x10
  403714:	sub	x9, x29, #0xc
  403718:	sub	x10, x29, #0x8
  40371c:	sub	x11, x29, #0x4
  403720:	add	x12, sp, #0x58
  403724:	add	x13, sp, #0x5c
  403728:	add	x14, sp, #0x60
  40372c:	add	x15, sp, #0x68
  403730:	sub	x16, x29, #0x60
  403734:	sub	x17, x29, #0x58
  403738:	sub	x0, x29, #0x18
  40373c:	sub	x1, x29, #0x20
  403740:	sub	x2, x29, #0x28
  403744:	sub	x3, x29, #0x30
  403748:	sub	x4, x29, #0x38
  40374c:	sub	x5, x29, #0x40
  403750:	sub	x6, x29, #0x48
  403754:	sub	x7, x29, #0x50
  403758:	stp	x9, x8, [sp, #64]
  40375c:	stp	x11, x10, [sp, #48]
  403760:	stp	x13, x12, [sp, #32]
  403764:	stp	x15, x14, [sp, #16]
  403768:	stp	x17, x16, [sp]
  40376c:	bl	401580 <getstat@plt>
  403770:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403774:	add	x1, x1, #0x5ce
  403778:	mov	w2, #0x5                   	// #5
  40377c:	mov	x0, xzr
  403780:	bl	401590 <dcgettext@plt>
  403784:	ldur	w1, [x29, #-16]
  403788:	bl	4015b0 <printf@plt>
  40378c:	ldp	x29, x30, [sp, #208]
  403790:	add	sp, sp, #0xe0
  403794:	ret
  403798:	sub	sp, sp, #0x1c0
  40379c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037a0:	add	x1, x1, #0x684
  4037a4:	mov	w2, #0x5                   	// #5
  4037a8:	mov	x0, xzr
  4037ac:	stp	x29, x30, [sp, #352]
  4037b0:	stp	x28, x27, [sp, #368]
  4037b4:	stp	x26, x25, [sp, #384]
  4037b8:	stp	x24, x23, [sp, #400]
  4037bc:	stp	x22, x21, [sp, #416]
  4037c0:	stp	x20, x19, [sp, #432]
  4037c4:	add	x29, sp, #0x160
  4037c8:	bl	401590 <dcgettext@plt>
  4037cc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037d0:	mov	x19, x0
  4037d4:	add	x1, x1, #0x6d5
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	mov	x0, xzr
  4037e0:	bl	401590 <dcgettext@plt>
  4037e4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037e8:	mov	x20, x0
  4037ec:	add	x1, x1, #0x743
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	bl	401590 <dcgettext@plt>
  4037fc:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403800:	add	x8, x8, #0x758
  403804:	ldp	q0, q1, [x8]
  403808:	ldp	q2, q3, [x8, #32]
  40380c:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403810:	add	x9, x9, #0x79c
  403814:	stp	q0, q1, [x29, #-128]
  403818:	stur	q2, [x29, #-96]
  40381c:	ldp	q0, q2, [x9, #16]
  403820:	mov	w8, #0x3225                	// #12837
  403824:	movk	w8, #0x73, lsl #16
  403828:	adrp	x21, 419000 <ferror@plt+0x179e0>
  40382c:	stur	w8, [x29, #-64]
  403830:	ldrb	w8, [x21, #508]
  403834:	ldr	q1, [x9]
  403838:	stp	q0, q2, [sp, #160]
  40383c:	ldr	q0, [x9, #48]
  403840:	ldr	x9, [x9, #64]
  403844:	mov	x22, x0
  403848:	cmp	w8, #0x0
  40384c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403850:	csel	x1, x20, x19, ne  // ne = any
  403854:	add	x0, x0, #0x681
  403858:	stur	q3, [x29, #-80]
  40385c:	str	x9, [sp, #208]
  403860:	str	q0, [sp, #192]
  403864:	str	q1, [sp, #144]
  403868:	bl	4015b0 <printf@plt>
  40386c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403870:	ldrb	w8, [x8, #512]
  403874:	cmp	w8, #0x1
  403878:	b.ne	40388c <ferror@plt+0x226c>  // b.any
  40387c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403880:	add	x0, x0, #0x681
  403884:	mov	x1, x22
  403888:	bl	4015b0 <printf@plt>
  40388c:	mov	w0, #0xa                   	// #10
  403890:	str	x22, [sp, #80]
  403894:	bl	4015d0 <putchar@plt>
  403898:	ldrb	w8, [x21, #508]
  40389c:	sub	x9, x29, #0x80
  4038a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038a4:	add	x1, x1, #0x204
  4038a8:	cmp	w8, #0x0
  4038ac:	add	x8, sp, #0x90
  4038b0:	csel	x8, x8, x9, ne  // ne = any
  4038b4:	mov	w2, #0x5                   	// #5
  4038b8:	mov	x0, xzr
  4038bc:	str	x8, [sp, #136]
  4038c0:	bl	401590 <dcgettext@plt>
  4038c4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038c8:	str	x0, [sp, #128]
  4038cc:	add	x1, x1, #0xae7
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, xzr
  4038d8:	bl	401590 <dcgettext@plt>
  4038dc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038e0:	str	x0, [sp, #120]
  4038e4:	add	x1, x1, #0x7e4
  4038e8:	mov	w2, #0x5                   	// #5
  4038ec:	mov	x0, xzr
  4038f0:	bl	401590 <dcgettext@plt>
  4038f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038f8:	str	x0, [sp, #112]
  4038fc:	add	x1, x1, #0x7e9
  403900:	mov	w2, #0x5                   	// #5
  403904:	mov	x0, xzr
  403908:	bl	401590 <dcgettext@plt>
  40390c:	adrp	x19, 419000 <ferror@plt+0x179e0>
  403910:	ldrb	w8, [x19, #500]
  403914:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403918:	adrp	x10, 407000 <ferror@plt+0x59e0>
  40391c:	add	x9, x9, #0x7f4
  403920:	add	x10, x10, #0x7ee
  403924:	cmp	w8, #0x0
  403928:	str	x0, [sp, #104]
  40392c:	csel	x1, x10, x9, ne  // ne = any
  403930:	mov	w2, #0x5                   	// #5
  403934:	mov	x0, xzr
  403938:	bl	401590 <dcgettext@plt>
  40393c:	ldrb	w8, [x19, #500]
  403940:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403944:	adrp	x10, 407000 <ferror@plt+0x59e0>
  403948:	add	x9, x9, #0x7f9
  40394c:	add	x10, x10, #0x1e8
  403950:	cmp	w8, #0x0
  403954:	str	x0, [sp, #96]
  403958:	csel	x1, x10, x9, ne  // ne = any
  40395c:	mov	w2, #0x5                   	// #5
  403960:	mov	x0, xzr
  403964:	bl	401590 <dcgettext@plt>
  403968:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40396c:	str	x0, [sp, #88]
  403970:	add	x1, x1, #0x7ff
  403974:	mov	w2, #0x5                   	// #5
  403978:	mov	x0, xzr
  40397c:	bl	401590 <dcgettext@plt>
  403980:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403984:	mov	x27, x0
  403988:	add	x1, x1, #0x802
  40398c:	mov	w2, #0x5                   	// #5
  403990:	mov	x0, xzr
  403994:	bl	401590 <dcgettext@plt>
  403998:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40399c:	mov	x28, x0
  4039a0:	add	x1, x1, #0x805
  4039a4:	mov	w2, #0x5                   	// #5
  4039a8:	mov	x0, xzr
  4039ac:	bl	401590 <dcgettext@plt>
  4039b0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039b4:	mov	x19, x0
  4039b8:	add	x1, x1, #0x808
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401590 <dcgettext@plt>
  4039c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039cc:	mov	x20, x0
  4039d0:	add	x1, x1, #0x80b
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, xzr
  4039dc:	bl	401590 <dcgettext@plt>
  4039e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039e4:	mov	x21, x0
  4039e8:	add	x1, x1, #0x80e
  4039ec:	mov	w2, #0x5                   	// #5
  4039f0:	mov	x0, xzr
  4039f4:	bl	401590 <dcgettext@plt>
  4039f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039fc:	mov	x22, x0
  403a00:	add	x1, x1, #0x811
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	mov	x0, xzr
  403a0c:	bl	401590 <dcgettext@plt>
  403a10:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a14:	mov	x23, x0
  403a18:	add	x1, x1, #0x814
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	401590 <dcgettext@plt>
  403a28:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a2c:	mov	x24, x0
  403a30:	add	x1, x1, #0x817
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	mov	x0, xzr
  403a3c:	bl	401590 <dcgettext@plt>
  403a40:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a44:	mov	x25, x0
  403a48:	add	x1, x1, #0x81a
  403a4c:	mov	w2, #0x5                   	// #5
  403a50:	mov	x0, xzr
  403a54:	bl	401590 <dcgettext@plt>
  403a58:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a5c:	mov	x26, x0
  403a60:	add	x1, x1, #0x81d
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	401590 <dcgettext@plt>
  403a70:	stp	x26, x0, [sp, #64]
  403a74:	ldp	x1, x0, [sp, #128]
  403a78:	ldp	x3, x2, [sp, #112]
  403a7c:	ldp	x5, x4, [sp, #96]
  403a80:	ldr	x6, [sp, #88]
  403a84:	mov	x7, x27
  403a88:	stp	x24, x25, [sp, #48]
  403a8c:	stp	x22, x23, [sp, #32]
  403a90:	stp	x20, x21, [sp, #16]
  403a94:	stp	x28, x19, [sp]
  403a98:	bl	4015b0 <printf@plt>
  403a9c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403aa0:	ldrb	w8, [x8, #512]
  403aa4:	cmp	w8, #0x1
  403aa8:	b.ne	403b18 <ferror@plt+0x24f8>  // b.any
  403aac:	sub	x0, x29, #0x10
  403ab0:	bl	401490 <time@plt>
  403ab4:	sub	x0, x29, #0x10
  403ab8:	bl	401460 <localtime@plt>
  403abc:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403ac0:	mov	x3, x0
  403ac4:	add	x2, x2, #0x820
  403ac8:	sub	x0, x29, #0x30
  403acc:	mov	w1, #0x20                  	// #32
  403ad0:	sub	x19, x29, #0x30
  403ad4:	bl	401430 <strftime@plt>
  403ad8:	cbz	x0, 403af4 <ferror@plt+0x24d4>
  403adc:	ldr	x20, [sp, #80]
  403ae0:	mov	x0, x20
  403ae4:	bl	4013c0 <strlen@plt>
  403ae8:	add	x8, x0, x19
  403aec:	sturb	wzr, [x8, #-1]
  403af0:	b	403afc <ferror@plt+0x24dc>
  403af4:	ldr	x20, [sp, #80]
  403af8:	sturb	wzr, [x29, #-48]
  403afc:	mov	x0, x20
  403b00:	bl	4013c0 <strlen@plt>
  403b04:	sub	w1, w0, #0x1
  403b08:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403b0c:	add	x0, x0, #0x823
  403b10:	sub	x2, x29, #0x30
  403b14:	bl	4015b0 <printf@plt>
  403b18:	mov	w0, #0xa                   	// #10
  403b1c:	bl	4015d0 <putchar@plt>
  403b20:	ldp	x20, x19, [sp, #432]
  403b24:	ldp	x22, x21, [sp, #416]
  403b28:	ldp	x24, x23, [sp, #400]
  403b2c:	ldp	x26, x25, [sp, #384]
  403b30:	ldp	x28, x27, [sp, #368]
  403b34:	ldp	x29, x30, [sp, #352]
  403b38:	add	sp, sp, #0x1c0
  403b3c:	ret
  403b40:	sub	sp, sp, #0x120
  403b44:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b48:	add	x1, x1, #0xb2a
  403b4c:	mov	w2, #0x5                   	// #5
  403b50:	mov	x0, xzr
  403b54:	stp	x29, x30, [sp, #192]
  403b58:	stp	x28, x27, [sp, #208]
  403b5c:	stp	x26, x25, [sp, #224]
  403b60:	stp	x24, x23, [sp, #240]
  403b64:	stp	x22, x21, [sp, #256]
  403b68:	stp	x20, x19, [sp, #272]
  403b6c:	add	x29, sp, #0xc0
  403b70:	bl	401590 <dcgettext@plt>
  403b74:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b78:	mov	x20, x0
  403b7c:	add	x1, x1, #0xb7a
  403b80:	mov	w2, #0x5                   	// #5
  403b84:	mov	x0, xzr
  403b88:	bl	401590 <dcgettext@plt>
  403b8c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b90:	mov	x21, x0
  403b94:	add	x1, x1, #0x743
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	mov	x0, xzr
  403ba0:	bl	401590 <dcgettext@plt>
  403ba4:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403ba8:	add	x8, x8, #0xbe8
  403bac:	ldp	q0, q1, [x8]
  403bb0:	ldur	q2, [x8, #28]
  403bb4:	adrp	x19, 419000 <ferror@plt+0x179e0>
  403bb8:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403bbc:	ldrb	w8, [x19, #508]
  403bc0:	add	x9, x9, #0xc14
  403bc4:	stp	q0, q1, [sp, #96]
  403bc8:	ldp	q0, q1, [x9]
  403bcc:	stur	q2, [sp, #124]
  403bd0:	ldr	q2, [x9, #32]
  403bd4:	mov	x22, x0
  403bd8:	cmp	w8, #0x0
  403bdc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403be0:	csel	x1, x21, x20, ne  // ne = any
  403be4:	add	x0, x0, #0x681
  403be8:	stp	q0, q1, [sp, #48]
  403bec:	str	q2, [sp, #80]
  403bf0:	bl	4015b0 <printf@plt>
  403bf4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403bf8:	ldrb	w8, [x8, #512]
  403bfc:	cmp	w8, #0x1
  403c00:	b.ne	403c14 <ferror@plt+0x25f4>  // b.any
  403c04:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403c08:	add	x0, x0, #0x681
  403c0c:	mov	x1, x22
  403c10:	bl	4015b0 <printf@plt>
  403c14:	mov	w0, #0xa                   	// #10
  403c18:	str	x22, [sp, #40]
  403c1c:	bl	4015d0 <putchar@plt>
  403c20:	ldrb	w8, [x19, #508]
  403c24:	adrp	x23, 407000 <ferror@plt+0x59e0>
  403c28:	add	x23, x23, #0xc46
  403c2c:	add	x9, sp, #0x60
  403c30:	cmp	w8, #0x0
  403c34:	add	x8, sp, #0x30
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	mov	x0, xzr
  403c40:	mov	x1, x23
  403c44:	csel	x20, x8, x9, ne  // ne = any
  403c48:	bl	401590 <dcgettext@plt>
  403c4c:	adrp	x24, 407000 <ferror@plt+0x59e0>
  403c50:	add	x24, x24, #0xc4c
  403c54:	mov	x21, x0
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	mov	x0, xzr
  403c60:	mov	x1, x24
  403c64:	bl	401590 <dcgettext@plt>
  403c68:	adrp	x25, 407000 <ferror@plt+0x59e0>
  403c6c:	add	x25, x25, #0xce5
  403c70:	mov	x22, x0
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	mov	x0, xzr
  403c7c:	mov	x1, x25
  403c80:	bl	401590 <dcgettext@plt>
  403c84:	adrp	x27, 407000 <ferror@plt+0x59e0>
  403c88:	add	x27, x27, #0xc53
  403c8c:	mov	x26, x0
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	mov	x0, xzr
  403c98:	mov	x1, x27
  403c9c:	bl	401590 <dcgettext@plt>
  403ca0:	mov	x28, x0
  403ca4:	mov	w2, #0x5                   	// #5
  403ca8:	mov	x0, xzr
  403cac:	mov	x1, x23
  403cb0:	bl	401590 <dcgettext@plt>
  403cb4:	mov	x23, x0
  403cb8:	mov	w2, #0x5                   	// #5
  403cbc:	mov	x0, xzr
  403cc0:	mov	x1, x24
  403cc4:	bl	401590 <dcgettext@plt>
  403cc8:	mov	x24, x0
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	mov	x0, xzr
  403cd4:	mov	x1, x25
  403cd8:	bl	401590 <dcgettext@plt>
  403cdc:	mov	x25, x0
  403ce0:	mov	w2, #0x5                   	// #5
  403ce4:	mov	x0, xzr
  403ce8:	mov	x1, x27
  403cec:	bl	401590 <dcgettext@plt>
  403cf0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403cf4:	mov	x27, x0
  403cf8:	add	x1, x1, #0xc56
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	bl	401590 <dcgettext@plt>
  403d08:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d0c:	mov	x19, x0
  403d10:	add	x1, x1, #0xc5a
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	mov	x0, xzr
  403d1c:	bl	401590 <dcgettext@plt>
  403d20:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d24:	stp	x19, x0, [sp, #16]
  403d28:	add	x1, x1, #0xc44
  403d2c:	mov	x0, x20
  403d30:	mov	x2, x21
  403d34:	mov	x3, x22
  403d38:	mov	x4, x26
  403d3c:	mov	x5, x28
  403d40:	mov	x6, x23
  403d44:	mov	x7, x24
  403d48:	stp	x25, x27, [sp]
  403d4c:	bl	4015b0 <printf@plt>
  403d50:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403d54:	ldrb	w8, [x8, #512]
  403d58:	cmp	w8, #0x1
  403d5c:	b.ne	403dcc <ferror@plt+0x27ac>  // b.any
  403d60:	sub	x0, x29, #0x10
  403d64:	bl	401490 <time@plt>
  403d68:	sub	x0, x29, #0x10
  403d6c:	bl	401460 <localtime@plt>
  403d70:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403d74:	mov	x3, x0
  403d78:	add	x2, x2, #0x820
  403d7c:	sub	x0, x29, #0x30
  403d80:	mov	w1, #0x20                  	// #32
  403d84:	sub	x19, x29, #0x30
  403d88:	bl	401430 <strftime@plt>
  403d8c:	cbz	x0, 403da8 <ferror@plt+0x2788>
  403d90:	ldr	x20, [sp, #40]
  403d94:	mov	x0, x20
  403d98:	bl	4013c0 <strlen@plt>
  403d9c:	add	x8, x0, x19
  403da0:	sturb	wzr, [x8, #-1]
  403da4:	b	403db0 <ferror@plt+0x2790>
  403da8:	ldr	x20, [sp, #40]
  403dac:	sturb	wzr, [x29, #-48]
  403db0:	mov	x0, x20
  403db4:	bl	4013c0 <strlen@plt>
  403db8:	sub	w1, w0, #0x1
  403dbc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403dc0:	add	x0, x0, #0x823
  403dc4:	sub	x2, x29, #0x30
  403dc8:	bl	4015b0 <printf@plt>
  403dcc:	mov	w0, #0xa                   	// #10
  403dd0:	bl	4015d0 <putchar@plt>
  403dd4:	ldp	x20, x19, [sp, #272]
  403dd8:	ldp	x22, x21, [sp, #256]
  403ddc:	ldp	x24, x23, [sp, #240]
  403de0:	ldp	x26, x25, [sp, #224]
  403de4:	ldp	x28, x27, [sp, #208]
  403de8:	ldp	x29, x30, [sp, #192]
  403dec:	add	sp, sp, #0x120
  403df0:	ret
  403df4:	stp	x29, x30, [sp, #-48]!
  403df8:	stp	x20, x19, [sp, #32]
  403dfc:	mov	x29, sp
  403e00:	mov	x20, x1
  403e04:	mov	x19, x0
  403e08:	str	x21, [sp, #16]
  403e0c:	str	xzr, [x29, #24]
  403e10:	cbz	x0, 403e40 <ferror@plt+0x2820>
  403e14:	ldrb	w8, [x19]
  403e18:	cbz	w8, 403e40 <ferror@plt+0x2820>
  403e1c:	bl	4015c0 <__errno_location@plt>
  403e20:	mov	x21, x0
  403e24:	str	wzr, [x0]
  403e28:	add	x1, x29, #0x18
  403e2c:	mov	w2, #0xa                   	// #10
  403e30:	mov	x0, x19
  403e34:	bl	401540 <strtol@plt>
  403e38:	ldr	w8, [x21]
  403e3c:	cbz	w8, 403e74 <ferror@plt+0x2854>
  403e40:	bl	4015c0 <__errno_location@plt>
  403e44:	ldr	w1, [x0]
  403e48:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403e4c:	add	x2, x2, #0xed0
  403e50:	mov	w0, #0x1                   	// #1
  403e54:	mov	x3, x20
  403e58:	mov	x4, x19
  403e5c:	bl	4013f0 <error@plt>
  403e60:	mov	x0, xzr
  403e64:	ldp	x20, x19, [sp, #32]
  403e68:	ldr	x21, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #48
  403e70:	ret
  403e74:	ldr	x8, [x29, #24]
  403e78:	cmp	x8, x19
  403e7c:	b.eq	403e40 <ferror@plt+0x2820>  // b.none
  403e80:	cbz	x8, 403e40 <ferror@plt+0x2820>
  403e84:	ldrb	w8, [x8]
  403e88:	cbnz	w8, 403e40 <ferror@plt+0x2820>
  403e8c:	b	403e64 <ferror@plt+0x2844>
  403e90:	stp	x29, x30, [sp, #-48]!
  403e94:	stp	x20, x19, [sp, #32]
  403e98:	mov	x29, sp
  403e9c:	mov	x20, x1
  403ea0:	mov	x19, x0
  403ea4:	str	x21, [sp, #16]
  403ea8:	str	xzr, [x29, #24]
  403eac:	cbz	x0, 403ed8 <ferror@plt+0x28b8>
  403eb0:	ldrb	w8, [x19]
  403eb4:	cbz	w8, 403ed8 <ferror@plt+0x28b8>
  403eb8:	bl	4015c0 <__errno_location@plt>
  403ebc:	mov	x21, x0
  403ec0:	str	wzr, [x0]
  403ec4:	add	x1, x29, #0x18
  403ec8:	mov	x0, x19
  403ecc:	bl	401410 <strtod@plt>
  403ed0:	ldr	w8, [x21]
  403ed4:	cbz	w8, 403f0c <ferror@plt+0x28ec>
  403ed8:	bl	4015c0 <__errno_location@plt>
  403edc:	ldr	w1, [x0]
  403ee0:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403ee4:	add	x2, x2, #0xed0
  403ee8:	mov	w0, #0x1                   	// #1
  403eec:	mov	x3, x20
  403ef0:	mov	x4, x19
  403ef4:	bl	4013f0 <error@plt>
  403ef8:	fmov	d0, xzr
  403efc:	ldp	x20, x19, [sp, #32]
  403f00:	ldr	x21, [sp, #16]
  403f04:	ldp	x29, x30, [sp], #48
  403f08:	ret
  403f0c:	ldr	x8, [x29, #24]
  403f10:	cmp	x8, x19
  403f14:	b.eq	403ed8 <ferror@plt+0x28b8>  // b.none
  403f18:	cbz	x8, 403ed8 <ferror@plt+0x28b8>
  403f1c:	ldrb	w8, [x8]
  403f20:	cbnz	w8, 403ed8 <ferror@plt+0x28b8>
  403f24:	b	403efc <ferror@plt+0x28dc>
  403f28:	sub	sp, sp, #0x90
  403f2c:	stp	x20, x19, [sp, #128]
  403f30:	mov	x20, x1
  403f34:	mov	x19, x0
  403f38:	stp	x29, x30, [sp, #48]
  403f3c:	stp	x28, x27, [sp, #64]
  403f40:	stp	x26, x25, [sp, #80]
  403f44:	stp	x24, x23, [sp, #96]
  403f48:	stp	x22, x21, [sp, #112]
  403f4c:	add	x29, sp, #0x30
  403f50:	cbz	x0, 4040ec <ferror@plt+0x2acc>
  403f54:	ldrb	w22, [x19]
  403f58:	cbz	x22, 4040ec <ferror@plt+0x2acc>
  403f5c:	bl	401530 <__ctype_b_loc@plt>
  403f60:	ldr	x23, [x0]
  403f64:	mov	x21, x0
  403f68:	mov	x24, x19
  403f6c:	ldrh	w8, [x23, x22, lsl #1]
  403f70:	tbz	w8, #13, 403f84 <ferror@plt+0x2964>
  403f74:	mov	x24, x19
  403f78:	ldrb	w22, [x24, #1]!
  403f7c:	ldrh	w8, [x23, x22, lsl #1]
  403f80:	tbnz	w8, #13, 403f78 <ferror@plt+0x2958>
  403f84:	cmp	w22, #0x2b
  403f88:	b.eq	403fa0 <ferror@plt+0x2980>  // b.none
  403f8c:	cmp	w22, #0x2d
  403f90:	b.ne	403fac <ferror@plt+0x298c>  // b.any
  403f94:	add	x24, x24, #0x1
  403f98:	mov	w22, #0x1                   	// #1
  403f9c:	b	403fb0 <ferror@plt+0x2990>
  403fa0:	mov	w22, wzr
  403fa4:	add	x24, x24, #0x1
  403fa8:	b	403fb0 <ferror@plt+0x2990>
  403fac:	mov	w22, wzr
  403fb0:	ldrb	w25, [x24]
  403fb4:	adrp	x26, 407000 <ferror@plt+0x59e0>
  403fb8:	ldr	q0, [x26, #3728]
  403fbc:	ldrh	w27, [x23, x25, lsl #1]
  403fc0:	stur	q0, [x29, #-16]
  403fc4:	tbz	w27, #11, 404044 <ferror@plt+0x2a24>
  403fc8:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403fcc:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403fd0:	ldr	q0, [x8, #3744]
  403fd4:	ldr	q1, [x9, #3760]
  403fd8:	mov	w28, #0x1                   	// #1
  403fdc:	str	q1, [sp, #16]
  403fe0:	ldr	q1, [sp, #16]
  403fe4:	bl	405760 <ferror@plt+0x4140>
  403fe8:	ldrb	w8, [x24, x28]
  403fec:	add	x28, x28, #0x1
  403ff0:	ldrh	w8, [x23, x8, lsl #1]
  403ff4:	tbnz	w8, #11, 403fe0 <ferror@plt+0x29c0>
  403ff8:	tbz	w27, #11, 404044 <ferror@plt+0x2a24>
  403ffc:	ldr	q2, [x26, #3728]
  404000:	stur	q2, [x29, #-16]
  404004:	and	w8, w25, #0xff
  404008:	sub	w0, w8, #0x30
  40400c:	str	q0, [sp]
  404010:	bl	406a28 <ferror@plt+0x5408>
  404014:	mov	v1.16b, v0.16b
  404018:	ldr	q0, [sp]
  40401c:	bl	405760 <ferror@plt+0x4140>
  404020:	mov	v1.16b, v0.16b
  404024:	ldur	q0, [x29, #-16]
  404028:	bl	404318 <ferror@plt+0x2cf8>
  40402c:	stur	q0, [x29, #-16]
  404030:	ldp	q0, q1, [sp]
  404034:	bl	404e40 <ferror@plt+0x3820>
  404038:	ldrb	w25, [x24, #1]!
  40403c:	ldrh	w8, [x23, x25, lsl #1]
  404040:	tbnz	w8, #11, 404004 <ferror@plt+0x29e4>
  404044:	cmp	w25, #0x2e
  404048:	b.eq	40407c <ferror@plt+0x2a5c>  // b.none
  40404c:	ldur	q1, [x29, #-16]
  404050:	cmp	w25, #0x2c
  404054:	b.eq	40407c <ferror@plt+0x2a5c>  // b.none
  404058:	cbz	w25, 404114 <ferror@plt+0x2af4>
  40405c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  404060:	add	x2, x2, #0xed0
  404064:	mov	w0, #0x1                   	// #1
  404068:	mov	w1, #0x16                  	// #22
  40406c:	mov	x3, x20
  404070:	mov	x4, x19
  404074:	bl	4013f0 <error@plt>
  404078:	ldr	x23, [x21]
  40407c:	ldrb	w8, [x24, #1]
  404080:	ldrh	w9, [x23, x8, lsl #1]
  404084:	tbz	w9, #11, 4040e4 <ferror@plt+0x2ac4>
  404088:	adrp	x9, 407000 <ferror@plt+0x59e0>
  40408c:	adrp	x10, 407000 <ferror@plt+0x59e0>
  404090:	ldr	q1, [x9, #3744]
  404094:	ldr	q0, [x10, #3760]
  404098:	add	x21, x24, #0x2
  40409c:	str	q0, [sp]
  4040a0:	and	w8, w8, #0xff
  4040a4:	sub	w0, w8, #0x30
  4040a8:	str	q1, [sp, #16]
  4040ac:	bl	406a28 <ferror@plt+0x5408>
  4040b0:	mov	v1.16b, v0.16b
  4040b4:	ldr	q0, [sp, #16]
  4040b8:	bl	405760 <ferror@plt+0x4140>
  4040bc:	mov	v1.16b, v0.16b
  4040c0:	ldur	q0, [x29, #-16]
  4040c4:	bl	404318 <ferror@plt+0x2cf8>
  4040c8:	stur	q0, [x29, #-16]
  4040cc:	ldp	q1, q0, [sp]
  4040d0:	bl	404e40 <ferror@plt+0x3820>
  4040d4:	ldrb	w8, [x21], #1
  4040d8:	mov	v1.16b, v0.16b
  4040dc:	ldrh	w9, [x23, x8, lsl #1]
  4040e0:	tbnz	w9, #11, 4040a0 <ferror@plt+0x2a80>
  4040e4:	ldur	q1, [x29, #-16]
  4040e8:	cbz	w8, 404114 <ferror@plt+0x2af4>
  4040ec:	bl	4015c0 <__errno_location@plt>
  4040f0:	ldr	w1, [x0]
  4040f4:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4040f8:	add	x2, x2, #0xed0
  4040fc:	mov	w0, #0x1                   	// #1
  404100:	mov	x3, x20
  404104:	mov	x4, x19
  404108:	bl	4013f0 <error@plt>
  40410c:	fmov	d0, xzr
  404110:	b	404134 <ferror@plt+0x2b14>
  404114:	adrp	x8, 407000 <ferror@plt+0x59e0>
  404118:	ldr	q0, [x8, #3776]
  40411c:	stur	q1, [x29, #-16]
  404120:	bl	405f48 <ferror@plt+0x4928>
  404124:	cmp	w22, #0x0
  404128:	b.ne	404130 <ferror@plt+0x2b10>  // b.any
  40412c:	ldur	q0, [x29, #-16]
  404130:	bl	406aa8 <ferror@plt+0x5488>
  404134:	ldp	x20, x19, [sp, #128]
  404138:	ldp	x22, x21, [sp, #112]
  40413c:	ldp	x24, x23, [sp, #96]
  404140:	ldp	x26, x25, [sp, #80]
  404144:	ldp	x28, x27, [sp, #64]
  404148:	ldp	x29, x30, [sp, #48]
  40414c:	add	sp, sp, #0x90
  404150:	ret
  404154:	stp	x29, x30, [sp, #-48]!
  404158:	str	x21, [sp, #16]
  40415c:	stp	x20, x19, [sp, #32]
  404160:	mov	x29, sp
  404164:	mov	x20, x0
  404168:	bl	401450 <__fpending@plt>
  40416c:	mov	x19, x0
  404170:	mov	x0, x20
  404174:	bl	401620 <ferror@plt>
  404178:	mov	w21, w0
  40417c:	mov	x0, x20
  404180:	bl	401470 <fclose@plt>
  404184:	mov	w8, w0
  404188:	cbz	w21, 4041ac <ferror@plt+0x2b8c>
  40418c:	cbnz	w8, 4041a4 <ferror@plt+0x2b84>
  404190:	bl	4015c0 <__errno_location@plt>
  404194:	ldr	w8, [x0]
  404198:	cmp	w8, #0x20
  40419c:	b.eq	4041a4 <ferror@plt+0x2b84>  // b.none
  4041a0:	str	wzr, [x0]
  4041a4:	mov	w0, #0xffffffff            	// #-1
  4041a8:	b	4041cc <ferror@plt+0x2bac>
  4041ac:	cmp	w8, #0x0
  4041b0:	csetm	w0, ne  // ne = any
  4041b4:	cbnz	x19, 4041cc <ferror@plt+0x2bac>
  4041b8:	cbz	w8, 4041cc <ferror@plt+0x2bac>
  4041bc:	bl	4015c0 <__errno_location@plt>
  4041c0:	ldr	w8, [x0]
  4041c4:	cmp	w8, #0x9
  4041c8:	csetm	w0, ne  // ne = any
  4041cc:	ldp	x20, x19, [sp, #32]
  4041d0:	ldr	x21, [sp, #16]
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	stp	x29, x30, [sp, #-48]!
  4041e0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4041e4:	stp	x20, x19, [sp, #32]
  4041e8:	ldr	x20, [x8, #392]
  4041ec:	str	x21, [sp, #16]
  4041f0:	mov	x29, sp
  4041f4:	mov	x0, x20
  4041f8:	bl	401450 <__fpending@plt>
  4041fc:	mov	x19, x0
  404200:	mov	x0, x20
  404204:	bl	401620 <ferror@plt>
  404208:	mov	w21, w0
  40420c:	mov	x0, x20
  404210:	bl	401470 <fclose@plt>
  404214:	cbz	w21, 404234 <ferror@plt+0x2c14>
  404218:	cbnz	w0, 404254 <ferror@plt+0x2c34>
  40421c:	bl	4015c0 <__errno_location@plt>
  404220:	ldr	w8, [x0]
  404224:	cmp	w8, #0x20
  404228:	b.eq	404254 <ferror@plt+0x2c34>  // b.none
  40422c:	str	wzr, [x0]
  404230:	b	404254 <ferror@plt+0x2c34>
  404234:	cbnz	x19, 404250 <ferror@plt+0x2c30>
  404238:	cbz	w0, 404250 <ferror@plt+0x2c30>
  40423c:	bl	4015c0 <__errno_location@plt>
  404240:	ldr	w8, [x0]
  404244:	cmp	w8, #0x9
  404248:	b.ne	404254 <ferror@plt+0x2c34>  // b.any
  40424c:	b	404264 <ferror@plt+0x2c44>
  404250:	cbz	w0, 404264 <ferror@plt+0x2c44>
  404254:	bl	4015c0 <__errno_location@plt>
  404258:	ldr	w8, [x0]
  40425c:	cmp	w8, #0x20
  404260:	b.ne	4042e0 <ferror@plt+0x2cc0>  // b.any
  404264:	adrp	x8, 419000 <ferror@plt+0x179e0>
  404268:	ldr	x20, [x8, #368]
  40426c:	mov	x0, x20
  404270:	bl	401450 <__fpending@plt>
  404274:	mov	x19, x0
  404278:	mov	x0, x20
  40427c:	bl	401620 <ferror@plt>
  404280:	mov	w21, w0
  404284:	mov	x0, x20
  404288:	bl	401470 <fclose@plt>
  40428c:	cbnz	w21, 4042c0 <ferror@plt+0x2ca0>
  404290:	cbnz	x19, 4042ac <ferror@plt+0x2c8c>
  404294:	cbz	w0, 4042ac <ferror@plt+0x2c8c>
  404298:	bl	4015c0 <__errno_location@plt>
  40429c:	ldr	w8, [x0]
  4042a0:	cmp	w8, #0x9
  4042a4:	b.eq	4042b0 <ferror@plt+0x2c90>  // b.none
  4042a8:	b	4042d8 <ferror@plt+0x2cb8>
  4042ac:	cbnz	w0, 4042d8 <ferror@plt+0x2cb8>
  4042b0:	ldp	x20, x19, [sp, #32]
  4042b4:	ldr	x21, [sp, #16]
  4042b8:	ldp	x29, x30, [sp], #48
  4042bc:	ret
  4042c0:	cbnz	w0, 4042d8 <ferror@plt+0x2cb8>
  4042c4:	bl	4015c0 <__errno_location@plt>
  4042c8:	ldr	w8, [x0]
  4042cc:	cmp	w8, #0x20
  4042d0:	b.eq	4042d8 <ferror@plt+0x2cb8>  // b.none
  4042d4:	str	wzr, [x0]
  4042d8:	mov	w0, #0x1                   	// #1
  4042dc:	bl	4013b0 <_exit@plt>
  4042e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4042e4:	add	x1, x1, #0xed9
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	mov	x19, x0
  4042f0:	mov	x0, xzr
  4042f4:	bl	401590 <dcgettext@plt>
  4042f8:	ldr	w1, [x19]
  4042fc:	adrp	x2, 407000 <ferror@plt+0x59e0>
  404300:	mov	x3, x0
  404304:	add	x2, x2, #0x681
  404308:	mov	w0, wzr
  40430c:	bl	4013f0 <error@plt>
  404310:	mov	w0, #0x1                   	// #1
  404314:	bl	4013b0 <_exit@plt>
  404318:	stp	x29, x30, [sp, #-48]!
  40431c:	mov	x29, sp
  404320:	str	q0, [sp, #16]
  404324:	str	q1, [sp, #32]
  404328:	ldp	x6, x1, [sp, #16]
  40432c:	ldp	x0, x3, [sp, #32]
  404330:	mrs	x15, fpcr
  404334:	lsr	x7, x1, #63
  404338:	mov	x10, x0
  40433c:	ubfiz	x4, x3, #3, #48
  404340:	lsr	x5, x3, #63
  404344:	mov	x12, x7
  404348:	ubfiz	x2, x1, #3, #48
  40434c:	orr	x4, x4, x0, lsr #61
  404350:	ubfx	x8, x1, #48, #15
  404354:	ubfx	x0, x3, #48, #15
  404358:	and	w7, w7, #0xff
  40435c:	mov	x16, x12
  404360:	cmp	x12, x5
  404364:	and	w11, w5, #0xff
  404368:	orr	x2, x2, x6, lsr #61
  40436c:	mov	x1, x8
  404370:	lsl	x9, x6, #3
  404374:	mov	x3, x0
  404378:	lsl	x13, x10, #3
  40437c:	b.eq	404528 <ferror@plt+0x2f08>  // b.none
  404380:	sub	w0, w8, w0
  404384:	cmp	w0, #0x0
  404388:	b.le	4044d4 <ferror@plt+0x2eb4>
  40438c:	cbz	x3, 404588 <ferror@plt+0x2f68>
  404390:	orr	x4, x4, #0x8000000000000
  404394:	mov	x3, #0x7fff                	// #32767
  404398:	cmp	x1, x3
  40439c:	b.eq	40478c <ferror@plt+0x316c>  // b.none
  4043a0:	cmp	w0, #0x74
  4043a4:	b.gt	404810 <ferror@plt+0x31f0>
  4043a8:	cmp	w0, #0x3f
  4043ac:	b.gt	404970 <ferror@plt+0x3350>
  4043b0:	mov	w3, #0x40                  	// #64
  4043b4:	sub	w3, w3, w0
  4043b8:	lsr	x6, x13, x0
  4043bc:	lsl	x13, x13, x3
  4043c0:	cmp	x13, #0x0
  4043c4:	cset	x5, ne  // ne = any
  4043c8:	lsl	x3, x4, x3
  4043cc:	orr	x3, x3, x6
  4043d0:	lsr	x0, x4, x0
  4043d4:	orr	x3, x3, x5
  4043d8:	sub	x2, x2, x0
  4043dc:	subs	x9, x9, x3
  4043e0:	sbc	x2, x2, xzr
  4043e4:	and	x3, x2, #0x7ffffffffffff
  4043e8:	tbz	x2, #51, 4045c8 <ferror@plt+0x2fa8>
  4043ec:	cbz	x3, 4047f4 <ferror@plt+0x31d4>
  4043f0:	clz	x0, x3
  4043f4:	sub	w0, w0, #0xc
  4043f8:	neg	w2, w0
  4043fc:	lsl	x4, x3, x0
  404400:	lsl	x3, x9, x0
  404404:	lsr	x9, x9, x2
  404408:	orr	x2, x9, x4
  40440c:	cmp	x1, w0, sxtw
  404410:	sxtw	x4, w0
  404414:	b.gt	4047d4 <ferror@plt+0x31b4>
  404418:	sub	w1, w0, w1
  40441c:	add	w0, w1, #0x1
  404420:	cmp	w0, #0x3f
  404424:	b.gt	404938 <ferror@plt+0x3318>
  404428:	mov	w1, #0x40                  	// #64
  40442c:	sub	w1, w1, w0
  404430:	lsr	x4, x3, x0
  404434:	lsl	x3, x3, x1
  404438:	cmp	x3, #0x0
  40443c:	lsl	x9, x2, x1
  404440:	cset	x1, ne  // ne = any
  404444:	orr	x9, x9, x4
  404448:	lsr	x2, x2, x0
  40444c:	orr	x9, x9, x1
  404450:	orr	x8, x9, x2
  404454:	cbz	x8, 4045dc <ferror@plt+0x2fbc>
  404458:	and	x0, x9, #0x7
  40445c:	mov	x1, #0x0                   	// #0
  404460:	mov	w5, #0x1                   	// #1
  404464:	cbz	x0, 404820 <ferror@plt+0x3200>
  404468:	and	x3, x15, #0xc00000
  40446c:	cmp	x3, #0x400, lsl #12
  404470:	b.eq	404764 <ferror@plt+0x3144>  // b.none
  404474:	cmp	x3, #0x800, lsl #12
  404478:	b.eq	404744 <ferror@plt+0x3124>  // b.none
  40447c:	cbz	x3, 404770 <ferror@plt+0x3150>
  404480:	and	x3, x2, #0x8000000000000
  404484:	mov	w0, #0x10                  	// #16
  404488:	cbz	w5, 404490 <ferror@plt+0x2e70>
  40448c:	orr	w0, w0, #0x8
  404490:	cbz	x3, 4047a8 <ferror@plt+0x3188>
  404494:	add	x1, x1, #0x1
  404498:	mov	x3, #0x7fff                	// #32767
  40449c:	cmp	x1, x3
  4044a0:	b.eq	40468c <ferror@plt+0x306c>  // b.none
  4044a4:	and	w1, w1, #0x7fff
  4044a8:	extr	x8, x2, x9, #3
  4044ac:	ubfx	x2, x2, #3, #48
  4044b0:	mov	x5, #0x0                   	// #0
  4044b4:	orr	w1, w1, w7, lsl #15
  4044b8:	bfxil	x5, x2, #0, #48
  4044bc:	fmov	d0, x8
  4044c0:	bfi	x5, x1, #48, #16
  4044c4:	fmov	v0.d[1], x5
  4044c8:	cbnz	w0, 4046e8 <ferror@plt+0x30c8>
  4044cc:	ldp	x29, x30, [sp], #48
  4044d0:	ret
  4044d4:	mov	x14, x5
  4044d8:	b.eq	4045f4 <ferror@plt+0x2fd4>  // b.none
  4044dc:	cbnz	x8, 404878 <ferror@plt+0x3258>
  4044e0:	orr	x1, x2, x9
  4044e4:	cbz	x1, 4045a4 <ferror@plt+0x2f84>
  4044e8:	cmn	w0, #0x1
  4044ec:	b.eq	404c94 <ferror@plt+0x3674>  // b.none
  4044f0:	mov	x1, #0x7fff                	// #32767
  4044f4:	mvn	w0, w0
  4044f8:	cmp	x3, x1
  4044fc:	b.ne	40488c <ferror@plt+0x326c>  // b.any
  404500:	orr	x0, x4, x13
  404504:	cbnz	x0, 404bec <ferror@plt+0x35cc>
  404508:	mov	x16, x14
  40450c:	nop
  404510:	mov	x4, #0x0                   	// #0
  404514:	fmov	d0, x4
  404518:	lsl	x16, x16, #63
  40451c:	orr	x5, x16, #0x7fff000000000000
  404520:	fmov	v0.d[1], x5
  404524:	b	4044cc <ferror@plt+0x2eac>
  404528:	sub	w5, w8, w0
  40452c:	cmp	w5, #0x0
  404530:	b.le	4046fc <ferror@plt+0x30dc>
  404534:	cbz	x0, 40463c <ferror@plt+0x301c>
  404538:	orr	x4, x4, #0x8000000000000
  40453c:	mov	x0, #0x7fff                	// #32767
  404540:	cmp	x1, x0
  404544:	b.eq	40478c <ferror@plt+0x316c>  // b.none
  404548:	cmp	w5, #0x74
  40454c:	b.gt	404920 <ferror@plt+0x3300>
  404550:	cmp	w5, #0x3f
  404554:	b.gt	404a20 <ferror@plt+0x3400>
  404558:	mov	w0, #0x40                  	// #64
  40455c:	sub	w0, w0, w5
  404560:	lsr	x6, x13, x5
  404564:	lsl	x13, x13, x0
  404568:	cmp	x13, #0x0
  40456c:	lsl	x0, x4, x0
  404570:	cset	x3, ne  // ne = any
  404574:	orr	x0, x0, x6
  404578:	lsr	x4, x4, x5
  40457c:	orr	x0, x0, x3
  404580:	add	x2, x2, x4
  404584:	b	40492c <ferror@plt+0x330c>
  404588:	orr	x3, x4, x13
  40458c:	cbz	x3, 4048fc <ferror@plt+0x32dc>
  404590:	subs	w0, w0, #0x1
  404594:	b.ne	404394 <ferror@plt+0x2d74>  // b.any
  404598:	subs	x9, x9, x13
  40459c:	sbc	x2, x2, x4
  4045a0:	b	4043e4 <ferror@plt+0x2dc4>
  4045a4:	mov	x0, #0x7fff                	// #32767
  4045a8:	cmp	x3, x0
  4045ac:	b.eq	404ce0 <ferror@plt+0x36c0>  // b.none
  4045b0:	mov	w7, w11
  4045b4:	mov	x2, x4
  4045b8:	mov	x9, x13
  4045bc:	mov	x1, x3
  4045c0:	mov	x12, x5
  4045c4:	nop
  4045c8:	orr	x8, x9, x2
  4045cc:	and	x0, x9, #0x7
  4045d0:	mov	w5, #0x0                   	// #0
  4045d4:	cbnz	x1, 404464 <ferror@plt+0x2e44>
  4045d8:	cbnz	x8, 404458 <ferror@plt+0x2e38>
  4045dc:	mov	x2, #0x0                   	// #0
  4045e0:	mov	x1, #0x0                   	// #0
  4045e4:	mov	w0, #0x0                   	// #0
  4045e8:	and	x2, x2, #0xffffffffffff
  4045ec:	and	w1, w1, #0x7fff
  4045f0:	b	4044b0 <ferror@plt+0x2e90>
  4045f4:	add	x5, x8, #0x1
  4045f8:	tst	x5, #0x7ffe
  4045fc:	b.ne	4048cc <ferror@plt+0x32ac>  // b.any
  404600:	orr	x5, x2, x9
  404604:	orr	x8, x4, x13
  404608:	cbnz	x1, 404a8c <ferror@plt+0x346c>
  40460c:	cbz	x5, 404b34 <ferror@plt+0x3514>
  404610:	cbz	x8, 404b48 <ferror@plt+0x3528>
  404614:	subs	x5, x9, x13
  404618:	cmp	x9, x13
  40461c:	sbc	x3, x2, x4
  404620:	tbz	x3, #51, 404d14 <ferror@plt+0x36f4>
  404624:	subs	x9, x13, x9
  404628:	mov	w7, w11
  40462c:	sbc	x2, x4, x2
  404630:	mov	x12, x14
  404634:	orr	x8, x9, x2
  404638:	b	404454 <ferror@plt+0x2e34>
  40463c:	orr	x0, x4, x13
  404640:	cbz	x0, 404b14 <ferror@plt+0x34f4>
  404644:	subs	w5, w5, #0x1
  404648:	b.ne	40453c <ferror@plt+0x2f1c>  // b.any
  40464c:	adds	x9, x9, x13
  404650:	adc	x2, x4, x2
  404654:	nop
  404658:	tbz	x2, #51, 4045c8 <ferror@plt+0x2fa8>
  40465c:	add	x1, x1, #0x1
  404660:	mov	x0, #0x7fff                	// #32767
  404664:	cmp	x1, x0
  404668:	b.eq	404b54 <ferror@plt+0x3534>  // b.none
  40466c:	and	x0, x9, #0x1
  404670:	and	x3, x2, #0xfff7ffffffffffff
  404674:	orr	x9, x0, x9, lsr #1
  404678:	mov	w5, #0x0                   	// #0
  40467c:	orr	x9, x9, x2, lsl #63
  404680:	lsr	x2, x3, #1
  404684:	and	x0, x9, #0x7
  404688:	b	404464 <ferror@plt+0x2e44>
  40468c:	and	x3, x15, #0xc00000
  404690:	cbz	x3, 4046c8 <ferror@plt+0x30a8>
  404694:	cmp	x3, #0x400, lsl #12
  404698:	b.eq	4046c0 <ferror@plt+0x30a0>  // b.none
  40469c:	cmp	x3, #0x800, lsl #12
  4046a0:	csel	w12, w12, wzr, eq  // eq = none
  4046a4:	cbnz	w12, 4046c8 <ferror@plt+0x30a8>
  4046a8:	mov	w1, #0x14                  	// #20
  4046ac:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4046b0:	orr	w0, w0, w1
  4046b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4046b8:	mov	x1, #0x7ffe                	// #32766
  4046bc:	b	4045e8 <ferror@plt+0x2fc8>
  4046c0:	cbnz	x12, 4046a8 <ferror@plt+0x3088>
  4046c4:	nop
  4046c8:	mov	w1, #0x14                  	// #20
  4046cc:	and	x16, x7, #0xff
  4046d0:	orr	w0, w0, w1
  4046d4:	mov	x4, #0x0                   	// #0
  4046d8:	fmov	d0, x4
  4046dc:	lsl	x16, x16, #63
  4046e0:	orr	x5, x16, #0x7fff000000000000
  4046e4:	fmov	v0.d[1], x5
  4046e8:	str	q0, [sp, #16]
  4046ec:	bl	406db8 <ferror@plt+0x5798>
  4046f0:	ldr	q0, [sp, #16]
  4046f4:	ldp	x29, x30, [sp], #48
  4046f8:	ret
  4046fc:	b.eq	40483c <ferror@plt+0x321c>  // b.none
  404700:	cbnz	x8, 4049c0 <ferror@plt+0x33a0>
  404704:	orr	x0, x2, x9
  404708:	cbz	x0, 404c2c <ferror@plt+0x360c>
  40470c:	cmn	w5, #0x1
  404710:	b.eq	404d8c <ferror@plt+0x376c>  // b.none
  404714:	mov	x0, #0x7fff                	// #32767
  404718:	mvn	w5, w5
  40471c:	cmp	x3, x0
  404720:	b.ne	4049d4 <ferror@plt+0x33b4>  // b.any
  404724:	orr	x0, x4, x13
  404728:	cbz	x0, 404510 <ferror@plt+0x2ef0>
  40472c:	lsr	x5, x4, #50
  404730:	mov	x9, x13
  404734:	eor	x5, x5, #0x1
  404738:	mov	x2, x4
  40473c:	and	w5, w5, #0x1
  404740:	b	4047a0 <ferror@plt+0x3180>
  404744:	mov	w0, #0x10                  	// #16
  404748:	cbz	x12, 404754 <ferror@plt+0x3134>
  40474c:	adds	x9, x9, #0x8
  404750:	cinc	x2, x2, cs  // cs = hs, nlast
  404754:	and	x3, x2, #0x8000000000000
  404758:	cbz	w5, 404490 <ferror@plt+0x2e70>
  40475c:	orr	w0, w0, #0x8
  404760:	b	404490 <ferror@plt+0x2e70>
  404764:	mov	w0, #0x10                  	// #16
  404768:	cbnz	x12, 404754 <ferror@plt+0x3134>
  40476c:	b	40474c <ferror@plt+0x312c>
  404770:	and	x3, x9, #0xf
  404774:	mov	w0, #0x10                  	// #16
  404778:	cmp	x3, #0x4
  40477c:	b.eq	404754 <ferror@plt+0x3134>  // b.none
  404780:	adds	x9, x9, #0x4
  404784:	cinc	x2, x2, cs  // cs = hs, nlast
  404788:	b	404754 <ferror@plt+0x3134>
  40478c:	orr	x0, x2, x9
  404790:	cbz	x0, 404510 <ferror@plt+0x2ef0>
  404794:	lsr	x5, x2, #50
  404798:	eor	x5, x5, #0x1
  40479c:	and	w5, w5, #0x1
  4047a0:	mov	w0, w5
  4047a4:	mov	x1, #0x7fff                	// #32767
  4047a8:	mov	x3, #0x7fff                	// #32767
  4047ac:	extr	x8, x2, x9, #3
  4047b0:	cmp	x1, x3
  4047b4:	lsr	x2, x2, #3
  4047b8:	b.ne	4045e8 <ferror@plt+0x2fc8>  // b.any
  4047bc:	orr	x1, x8, x2
  4047c0:	cbz	x1, 404e2c <ferror@plt+0x380c>
  4047c4:	orr	x2, x2, #0x800000000000
  4047c8:	mov	w1, #0x7fff                	// #32767
  4047cc:	and	x2, x2, #0xffffffffffff
  4047d0:	b	4044b0 <ferror@plt+0x2e90>
  4047d4:	mov	x9, x3
  4047d8:	and	x2, x2, #0xfff7ffffffffffff
  4047dc:	sub	x1, x1, x4
  4047e0:	orr	x8, x9, x2
  4047e4:	and	x0, x9, #0x7
  4047e8:	mov	w5, #0x0                   	// #0
  4047ec:	cbz	x1, 4045d8 <ferror@plt+0x2fb8>
  4047f0:	b	404464 <ferror@plt+0x2e44>
  4047f4:	clz	x2, x9
  4047f8:	add	w0, w2, #0x34
  4047fc:	cmp	w0, #0x3f
  404800:	b.le	4043f8 <ferror@plt+0x2dd8>
  404804:	sub	w2, w2, #0xc
  404808:	lsl	x2, x9, x2
  40480c:	b	40440c <ferror@plt+0x2dec>
  404810:	orr	x4, x4, x13
  404814:	cmp	x4, #0x0
  404818:	cset	x3, ne  // ne = any
  40481c:	b	4043dc <ferror@plt+0x2dbc>
  404820:	and	x3, x2, #0x8000000000000
  404824:	mov	w0, #0x0                   	// #0
  404828:	cbz	w5, 404490 <ferror@plt+0x2e70>
  40482c:	mov	w0, #0x0                   	// #0
  404830:	tbz	w15, #11, 404490 <ferror@plt+0x2e70>
  404834:	orr	w0, w0, #0x8
  404838:	b	404490 <ferror@plt+0x2e70>
  40483c:	add	x0, x8, #0x1
  404840:	tst	x0, #0x7ffe
  404844:	b.ne	404a4c <ferror@plt+0x342c>  // b.any
  404848:	orr	x0, x2, x9
  40484c:	cbnz	x8, 404c08 <ferror@plt+0x35e8>
  404850:	orr	x8, x4, x13
  404854:	cbz	x0, 404c5c <ferror@plt+0x363c>
  404858:	cbz	x8, 404b48 <ferror@plt+0x3528>
  40485c:	adds	x9, x9, x13
  404860:	adc	x2, x4, x2
  404864:	tbz	x2, #51, 404634 <ferror@plt+0x3014>
  404868:	and	x2, x2, #0xfff7ffffffffffff
  40486c:	and	x0, x9, #0x7
  404870:	mov	x1, #0x1                   	// #1
  404874:	b	404464 <ferror@plt+0x2e44>
  404878:	mov	x1, #0x7fff                	// #32767
  40487c:	neg	w0, w0
  404880:	orr	x2, x2, #0x8000000000000
  404884:	cmp	x3, x1
  404888:	b.eq	404500 <ferror@plt+0x2ee0>  // b.none
  40488c:	cmp	w0, #0x74
  404890:	b.gt	40499c <ferror@plt+0x337c>
  404894:	cmp	w0, #0x3f
  404898:	b.gt	404bb8 <ferror@plt+0x3598>
  40489c:	mov	w1, #0x40                  	// #64
  4048a0:	sub	w1, w1, w0
  4048a4:	lsr	x5, x9, x0
  4048a8:	lsl	x9, x9, x1
  4048ac:	cmp	x9, #0x0
  4048b0:	lsl	x9, x2, x1
  4048b4:	cset	x1, ne  // ne = any
  4048b8:	orr	x9, x9, x5
  4048bc:	lsr	x0, x2, x0
  4048c0:	orr	x9, x9, x1
  4048c4:	sub	x4, x4, x0
  4048c8:	b	4049a8 <ferror@plt+0x3388>
  4048cc:	subs	x5, x9, x13
  4048d0:	cmp	x9, x13
  4048d4:	sbc	x3, x2, x4
  4048d8:	tbnz	x3, #51, 404a74 <ferror@plt+0x3454>
  4048dc:	orr	x8, x5, x3
  4048e0:	cbnz	x8, 404ba0 <ferror@plt+0x3580>
  4048e4:	and	x15, x15, #0xc00000
  4048e8:	mov	x2, #0x0                   	// #0
  4048ec:	cmp	x15, #0x800, lsl #12
  4048f0:	mov	x1, #0x0                   	// #0
  4048f4:	cset	w7, eq  // eq = none
  4048f8:	b	4045e8 <ferror@plt+0x2fc8>
  4048fc:	mov	x0, #0x7fff                	// #32767
  404900:	cmp	x8, x0
  404904:	b.ne	4045c8 <ferror@plt+0x2fa8>  // b.any
  404908:	orr	x0, x2, x9
  40490c:	cbnz	x0, 404794 <ferror@plt+0x3174>
  404910:	mov	x2, #0x0                   	// #0
  404914:	mov	x8, #0x0                   	// #0
  404918:	mov	w0, #0x0                   	// #0
  40491c:	b	4047bc <ferror@plt+0x319c>
  404920:	orr	x4, x4, x13
  404924:	cmp	x4, #0x0
  404928:	cset	x0, ne  // ne = any
  40492c:	adds	x9, x0, x9
  404930:	cinc	x2, x2, cs  // cs = hs, nlast
  404934:	b	404658 <ferror@plt+0x3038>
  404938:	mov	w4, #0x80                  	// #128
  40493c:	sub	w4, w4, w0
  404940:	cmp	w0, #0x40
  404944:	sub	w9, w1, #0x3f
  404948:	lsl	x0, x2, x4
  40494c:	orr	x0, x3, x0
  404950:	csel	x3, x0, x3, ne  // ne = any
  404954:	lsr	x9, x2, x9
  404958:	cmp	x3, #0x0
  40495c:	mov	x2, #0x0                   	// #0
  404960:	cset	x0, ne  // ne = any
  404964:	orr	x9, x0, x9
  404968:	mov	x8, x9
  40496c:	b	404454 <ferror@plt+0x2e34>
  404970:	mov	w5, #0x80                  	// #128
  404974:	sub	w5, w5, w0
  404978:	subs	w0, w0, #0x40
  40497c:	lsl	x5, x4, x5
  404980:	orr	x5, x13, x5
  404984:	csel	x13, x5, x13, ne  // ne = any
  404988:	lsr	x4, x4, x0
  40498c:	cmp	x13, #0x0
  404990:	cset	x3, ne  // ne = any
  404994:	orr	x3, x3, x4
  404998:	b	4043dc <ferror@plt+0x2dbc>
  40499c:	orr	x2, x2, x9
  4049a0:	cmp	x2, #0x0
  4049a4:	cset	x9, ne  // ne = any
  4049a8:	subs	x9, x13, x9
  4049ac:	mov	w7, w11
  4049b0:	sbc	x2, x4, xzr
  4049b4:	mov	x1, x3
  4049b8:	mov	x12, x14
  4049bc:	b	4043e4 <ferror@plt+0x2dc4>
  4049c0:	mov	x0, #0x7fff                	// #32767
  4049c4:	neg	w5, w5
  4049c8:	orr	x2, x2, #0x8000000000000
  4049cc:	cmp	x3, x0
  4049d0:	b.eq	404724 <ferror@plt+0x3104>  // b.none
  4049d4:	cmp	w5, #0x74
  4049d8:	b.gt	404ba8 <ferror@plt+0x3588>
  4049dc:	cmp	w5, #0x3f
  4049e0:	b.gt	404c68 <ferror@plt+0x3648>
  4049e4:	mov	w1, #0x40                  	// #64
  4049e8:	sub	w1, w1, w5
  4049ec:	lsr	x6, x9, x5
  4049f0:	lsl	x9, x9, x1
  4049f4:	cmp	x9, #0x0
  4049f8:	cset	x0, ne  // ne = any
  4049fc:	lsl	x9, x2, x1
  404a00:	orr	x9, x9, x6
  404a04:	lsr	x5, x2, x5
  404a08:	orr	x9, x9, x0
  404a0c:	add	x4, x4, x5
  404a10:	adds	x9, x9, x13
  404a14:	mov	x1, x3
  404a18:	cinc	x2, x4, cs  // cs = hs, nlast
  404a1c:	b	404658 <ferror@plt+0x3038>
  404a20:	mov	w0, #0x80                  	// #128
  404a24:	sub	w0, w0, w5
  404a28:	subs	w5, w5, #0x40
  404a2c:	lsl	x0, x4, x0
  404a30:	orr	x0, x13, x0
  404a34:	csel	x13, x0, x13, ne  // ne = any
  404a38:	lsr	x4, x4, x5
  404a3c:	cmp	x13, #0x0
  404a40:	cset	x0, ne  // ne = any
  404a44:	orr	x0, x0, x4
  404a48:	b	40492c <ferror@plt+0x330c>
  404a4c:	mov	x1, #0x7fff                	// #32767
  404a50:	cmp	x0, x1
  404a54:	b.eq	404cb0 <ferror@plt+0x3690>  // b.none
  404a58:	adds	x9, x9, x13
  404a5c:	mov	x1, x0
  404a60:	adc	x2, x4, x2
  404a64:	ubfx	x0, x9, #1, #3
  404a68:	extr	x9, x2, x9, #1
  404a6c:	lsr	x2, x2, #1
  404a70:	b	404464 <ferror@plt+0x2e44>
  404a74:	cmp	x13, x9
  404a78:	mov	w7, w11
  404a7c:	sbc	x3, x4, x2
  404a80:	sub	x9, x13, x9
  404a84:	mov	x12, x14
  404a88:	b	4043ec <ferror@plt+0x2dcc>
  404a8c:	mov	x12, #0x7fff                	// #32767
  404a90:	cmp	x1, x12
  404a94:	b.eq	404ac0 <ferror@plt+0x34a0>  // b.none
  404a98:	cmp	x3, x12
  404a9c:	b.eq	404cf0 <ferror@plt+0x36d0>  // b.none
  404aa0:	cbnz	x5, 404ad8 <ferror@plt+0x34b8>
  404aa4:	mov	w5, w0
  404aa8:	cbnz	x8, 404dd0 <ferror@plt+0x37b0>
  404aac:	mov	w7, #0x0                   	// #0
  404ab0:	mov	x2, #0xffffffffffff        	// #281474976710655
  404ab4:	mov	w0, #0x1                   	// #1
  404ab8:	mov	x8, #0xffffffffffffffff    	// #-1
  404abc:	b	4047c4 <ferror@plt+0x31a4>
  404ac0:	cbz	x5, 404dec <ferror@plt+0x37cc>
  404ac4:	lsr	x0, x2, #50
  404ac8:	cmp	x3, x1
  404acc:	eor	x0, x0, #0x1
  404ad0:	and	w0, w0, #0x1
  404ad4:	b.eq	404cf0 <ferror@plt+0x36d0>  // b.none
  404ad8:	cbz	x8, 404d0c <ferror@plt+0x36ec>
  404adc:	bfi	x6, x2, #61, #3
  404ae0:	lsr	x3, x2, #3
  404ae4:	tbz	x2, #50, 404b00 <ferror@plt+0x34e0>
  404ae8:	lsr	x1, x4, #3
  404aec:	tbnz	x4, #50, 404b00 <ferror@plt+0x34e0>
  404af0:	mov	x6, x10
  404af4:	mov	w7, w11
  404af8:	bfi	x6, x4, #61, #3
  404afc:	mov	x3, x1
  404b00:	extr	x2, x3, x6, #61
  404b04:	bfi	x6, x2, #61, #3
  404b08:	lsr	x2, x2, #3
  404b0c:	mov	x8, x6
  404b10:	b	4047bc <ferror@plt+0x319c>
  404b14:	mov	x0, #0x7fff                	// #32767
  404b18:	cmp	x8, x0
  404b1c:	b.ne	4045c8 <ferror@plt+0x2fa8>  // b.any
  404b20:	orr	x0, x2, x9
  404b24:	cbz	x0, 404910 <ferror@plt+0x32f0>
  404b28:	lsr	x5, x2, #50
  404b2c:	eor	w5, w5, #0x1
  404b30:	b	4047a0 <ferror@plt+0x3180>
  404b34:	cbz	x8, 404c48 <ferror@plt+0x3628>
  404b38:	mov	w7, w11
  404b3c:	mov	x2, x4
  404b40:	mov	x9, x13
  404b44:	mov	x12, x14
  404b48:	mov	x1, #0x0                   	// #0
  404b4c:	mov	x3, #0x0                   	// #0
  404b50:	b	40482c <ferror@plt+0x320c>
  404b54:	ands	x3, x15, #0xc00000
  404b58:	b.eq	404be4 <ferror@plt+0x35c4>  // b.none
  404b5c:	cmp	x3, #0x400, lsl #12
  404b60:	eor	w0, w7, #0x1
  404b64:	cset	w1, eq  // eq = none
  404b68:	tst	w1, w0
  404b6c:	b.ne	404e08 <ferror@plt+0x37e8>  // b.any
  404b70:	cmp	x3, #0x800, lsl #12
  404b74:	b.eq	404db4 <ferror@plt+0x3794>  // b.none
  404b78:	cmp	x3, #0x400, lsl #12
  404b7c:	mov	w0, #0x14                  	// #20
  404b80:	b.ne	404690 <ferror@plt+0x3070>  // b.any
  404b84:	mov	x2, #0xffffffffffffffff    	// #-1
  404b88:	mov	x1, #0x7ffe                	// #32766
  404b8c:	mov	x9, x2
  404b90:	mov	w5, #0x0                   	// #0
  404b94:	mov	w0, #0x14                  	// #20
  404b98:	cbnz	x12, 404754 <ferror@plt+0x3134>
  404b9c:	b	40474c <ferror@plt+0x312c>
  404ba0:	mov	x9, x5
  404ba4:	b	4043ec <ferror@plt+0x2dcc>
  404ba8:	orr	x2, x2, x9
  404bac:	cmp	x2, #0x0
  404bb0:	cset	x9, ne  // ne = any
  404bb4:	b	404a10 <ferror@plt+0x33f0>
  404bb8:	mov	w1, #0x80                  	// #128
  404bbc:	sub	w1, w1, w0
  404bc0:	subs	w0, w0, #0x40
  404bc4:	lsl	x1, x2, x1
  404bc8:	orr	x1, x9, x1
  404bcc:	csel	x9, x1, x9, ne  // ne = any
  404bd0:	lsr	x2, x2, x0
  404bd4:	cmp	x9, #0x0
  404bd8:	cset	x9, ne  // ne = any
  404bdc:	orr	x9, x9, x2
  404be0:	b	4049a8 <ferror@plt+0x3388>
  404be4:	mov	w0, #0x14                  	// #20
  404be8:	b	4046d4 <ferror@plt+0x30b4>
  404bec:	lsr	x5, x4, #50
  404bf0:	mov	w7, w11
  404bf4:	eor	x5, x5, #0x1
  404bf8:	mov	x9, x13
  404bfc:	and	w5, w5, #0x1
  404c00:	mov	x2, x4
  404c04:	b	4047a0 <ferror@plt+0x3180>
  404c08:	mov	x8, #0x7fff                	// #32767
  404c0c:	cmp	x1, x8
  404c10:	b.eq	404d30 <ferror@plt+0x3710>  // b.none
  404c14:	cmp	x3, x8
  404c18:	b.eq	404da4 <ferror@plt+0x3784>  // b.none
  404c1c:	cbnz	x0, 404d48 <ferror@plt+0x3728>
  404c20:	mov	x2, x4
  404c24:	mov	x9, x13
  404c28:	b	4047a0 <ferror@plt+0x3180>
  404c2c:	mov	x0, #0x7fff                	// #32767
  404c30:	cmp	x3, x0
  404c34:	b.eq	404de0 <ferror@plt+0x37c0>  // b.none
  404c38:	mov	x2, x4
  404c3c:	mov	x9, x13
  404c40:	mov	x1, x3
  404c44:	b	4045c8 <ferror@plt+0x2fa8>
  404c48:	and	x15, x15, #0xc00000
  404c4c:	mov	x2, #0x0                   	// #0
  404c50:	cmp	x15, #0x800, lsl #12
  404c54:	cset	w7, eq  // eq = none
  404c58:	b	4045e8 <ferror@plt+0x2fc8>
  404c5c:	mov	x2, x4
  404c60:	mov	x9, x13
  404c64:	b	404454 <ferror@plt+0x2e34>
  404c68:	mov	w0, #0x80                  	// #128
  404c6c:	sub	w0, w0, w5
  404c70:	subs	w5, w5, #0x40
  404c74:	lsl	x0, x2, x0
  404c78:	orr	x0, x9, x0
  404c7c:	csel	x9, x0, x9, ne  // ne = any
  404c80:	lsr	x2, x2, x5
  404c84:	cmp	x9, #0x0
  404c88:	cset	x9, ne  // ne = any
  404c8c:	orr	x9, x9, x2
  404c90:	b	404a10 <ferror@plt+0x33f0>
  404c94:	cmp	x13, x9
  404c98:	mov	w7, w11
  404c9c:	sbc	x2, x4, x2
  404ca0:	sub	x9, x13, x9
  404ca4:	mov	x1, x3
  404ca8:	mov	x12, x5
  404cac:	b	4043e4 <ferror@plt+0x2dc4>
  404cb0:	ands	x3, x15, #0xc00000
  404cb4:	b.eq	404be4 <ferror@plt+0x35c4>  // b.none
  404cb8:	cmp	x3, #0x400, lsl #12
  404cbc:	eor	w0, w7, #0x1
  404cc0:	csel	w0, w0, wzr, eq  // eq = none
  404cc4:	cbnz	w0, 404e08 <ferror@plt+0x37e8>
  404cc8:	cmp	x3, #0x800, lsl #12
  404ccc:	b.ne	404b78 <ferror@plt+0x3558>  // b.any
  404cd0:	cbz	x12, 404db8 <ferror@plt+0x3798>
  404cd4:	mov	w0, #0x14                  	// #20
  404cd8:	mov	x16, #0x1                   	// #1
  404cdc:	b	4046d4 <ferror@plt+0x30b4>
  404ce0:	orr	x0, x4, x13
  404ce4:	cbnz	x0, 404bec <ferror@plt+0x35cc>
  404ce8:	mov	w7, w11
  404cec:	b	404910 <ferror@plt+0x32f0>
  404cf0:	cbz	x8, 404dfc <ferror@plt+0x37dc>
  404cf4:	tst	x4, #0x4000000000000
  404cf8:	csinc	w0, w0, wzr, ne  // ne = any
  404cfc:	cbnz	x5, 404adc <ferror@plt+0x34bc>
  404d00:	mov	w7, w11
  404d04:	mov	x2, x4
  404d08:	mov	x9, x13
  404d0c:	mov	w5, w0
  404d10:	b	4047a0 <ferror@plt+0x3180>
  404d14:	orr	x8, x5, x3
  404d18:	cbz	x8, 404c48 <ferror@plt+0x3628>
  404d1c:	and	x0, x5, #0x7
  404d20:	mov	x9, x5
  404d24:	mov	x2, x3
  404d28:	mov	w5, #0x1                   	// #1
  404d2c:	b	404464 <ferror@plt+0x2e44>
  404d30:	cbz	x0, 404d9c <ferror@plt+0x377c>
  404d34:	lsr	x5, x2, #50
  404d38:	cmp	x3, x1
  404d3c:	eor	x5, x5, #0x1
  404d40:	and	w5, w5, #0x1
  404d44:	b.eq	404e14 <ferror@plt+0x37f4>  // b.none
  404d48:	orr	x13, x4, x13
  404d4c:	cbz	x13, 4047a0 <ferror@plt+0x3180>
  404d50:	bfi	x6, x2, #61, #3
  404d54:	lsr	x0, x2, #3
  404d58:	tbz	x2, #50, 404d74 <ferror@plt+0x3754>
  404d5c:	lsr	x1, x4, #3
  404d60:	tbnz	x4, #50, 404d74 <ferror@plt+0x3754>
  404d64:	and	x6, x10, #0x1fffffffffffffff
  404d68:	mov	w7, w11
  404d6c:	orr	x6, x6, x4, lsl #61
  404d70:	mov	x0, x1
  404d74:	extr	x2, x0, x6, #61
  404d78:	mov	w0, w5
  404d7c:	bfi	x6, x2, #61, #3
  404d80:	lsr	x2, x2, #3
  404d84:	mov	x8, x6
  404d88:	b	4047bc <ferror@plt+0x319c>
  404d8c:	adds	x9, x9, x13
  404d90:	mov	x1, x3
  404d94:	adc	x2, x4, x2
  404d98:	b	404658 <ferror@plt+0x3038>
  404d9c:	cmp	x3, x1
  404da0:	b.ne	404c20 <ferror@plt+0x3600>  // b.any
  404da4:	orr	x1, x4, x13
  404da8:	cbnz	x1, 404e1c <ferror@plt+0x37fc>
  404dac:	cbz	x0, 404910 <ferror@plt+0x32f0>
  404db0:	b	4047a0 <ferror@plt+0x3180>
  404db4:	cbnz	x16, 404cd4 <ferror@plt+0x36b4>
  404db8:	mov	x2, #0xffffffffffffffff    	// #-1
  404dbc:	mov	w7, #0x0                   	// #0
  404dc0:	mov	x9, x2
  404dc4:	mov	x1, #0x7ffe                	// #32766
  404dc8:	mov	w0, #0x14                  	// #20
  404dcc:	b	404494 <ferror@plt+0x2e74>
  404dd0:	mov	w7, w11
  404dd4:	mov	x2, x4
  404dd8:	mov	x9, x13
  404ddc:	b	4047a0 <ferror@plt+0x3180>
  404de0:	orr	x0, x4, x13
  404de4:	cbz	x0, 404910 <ferror@plt+0x32f0>
  404de8:	b	40472c <ferror@plt+0x310c>
  404dec:	cmp	x3, x1
  404df0:	b.eq	404cf0 <ferror@plt+0x36d0>  // b.none
  404df4:	mov	w5, #0x0                   	// #0
  404df8:	b	404aa8 <ferror@plt+0x3488>
  404dfc:	cbnz	x5, 404d0c <ferror@plt+0x36ec>
  404e00:	mov	w5, w0
  404e04:	b	404aa8 <ferror@plt+0x3488>
  404e08:	mov	w0, #0x14                  	// #20
  404e0c:	mov	x16, #0x0                   	// #0
  404e10:	b	4046d4 <ferror@plt+0x30b4>
  404e14:	orr	x1, x4, x13
  404e18:	cbz	x1, 4047a0 <ferror@plt+0x3180>
  404e1c:	tst	x4, #0x4000000000000
  404e20:	csinc	w5, w5, wzr, ne  // ne = any
  404e24:	cbnz	x0, 404d50 <ferror@plt+0x3730>
  404e28:	b	404c20 <ferror@plt+0x3600>
  404e2c:	mov	x8, #0x0                   	// #0
  404e30:	mov	w1, #0x7fff                	// #32767
  404e34:	mov	x2, #0x0                   	// #0
  404e38:	b	4044b0 <ferror@plt+0x2e90>
  404e3c:	nop
  404e40:	stp	x29, x30, [sp, #-48]!
  404e44:	mov	x29, sp
  404e48:	str	q0, [sp, #16]
  404e4c:	str	q1, [sp, #32]
  404e50:	ldp	x2, x0, [sp, #16]
  404e54:	ldp	x5, x3, [sp, #32]
  404e58:	mrs	x10, fpcr
  404e5c:	lsr	x1, x0, #63
  404e60:	ubfx	x6, x0, #0, #48
  404e64:	and	w13, w1, #0xff
  404e68:	mov	x14, x1
  404e6c:	ubfx	x7, x0, #48, #15
  404e70:	cbz	w7, 405290 <ferror@plt+0x3c70>
  404e74:	mov	w4, #0x7fff                	// #32767
  404e78:	cmp	w7, w4
  404e7c:	b.eq	4052d8 <ferror@plt+0x3cb8>  // b.none
  404e80:	and	x7, x7, #0xffff
  404e84:	extr	x6, x6, x2, #61
  404e88:	mov	x15, #0xffffffffffffc001    	// #-16383
  404e8c:	orr	x4, x6, #0x8000000000000
  404e90:	add	x7, x7, x15
  404e94:	lsl	x2, x2, #3
  404e98:	mov	x1, #0x0                   	// #0
  404e9c:	mov	x16, #0x0                   	// #0
  404ea0:	mov	w0, #0x0                   	// #0
  404ea4:	lsr	x8, x3, #63
  404ea8:	ubfx	x6, x3, #0, #48
  404eac:	and	w15, w8, #0xff
  404eb0:	ubfx	x9, x3, #48, #15
  404eb4:	cbz	w9, 40524c <ferror@plt+0x3c2c>
  404eb8:	mov	w11, #0x7fff                	// #32767
  404ebc:	cmp	w9, w11
  404ec0:	b.eq	404f84 <ferror@plt+0x3964>  // b.none
  404ec4:	and	x9, x9, #0xffff
  404ec8:	extr	x6, x6, x5, #61
  404ecc:	mov	x12, #0xffffffffffffc001    	// #-16383
  404ed0:	orr	x6, x6, #0x8000000000000
  404ed4:	add	x9, x9, x12
  404ed8:	lsl	x5, x5, #3
  404edc:	sub	x7, x7, x9
  404ee0:	mov	x9, #0x0                   	// #0
  404ee4:	eor	w11, w13, w15
  404ee8:	cmp	x1, #0x9
  404eec:	and	x3, x11, #0xff
  404ef0:	mov	x12, x3
  404ef4:	b.gt	405224 <ferror@plt+0x3c04>
  404ef8:	cmp	x1, #0x7
  404efc:	b.gt	4053e4 <ferror@plt+0x3dc4>
  404f00:	cmp	x1, #0x3
  404f04:	b.eq	404f20 <ferror@plt+0x3900>  // b.none
  404f08:	b.le	4051f4 <ferror@plt+0x3bd4>
  404f0c:	cmp	x1, #0x5
  404f10:	b.eq	405234 <ferror@plt+0x3c14>  // b.none
  404f14:	b.le	405018 <ferror@plt+0x39f8>
  404f18:	cmp	x1, #0x6
  404f1c:	b.eq	404fe8 <ferror@plt+0x39c8>  // b.none
  404f20:	cmp	x9, #0x1
  404f24:	b.eq	405368 <ferror@plt+0x3d48>  // b.none
  404f28:	cbz	x9, 404f3c <ferror@plt+0x391c>
  404f2c:	cmp	x9, #0x2
  404f30:	b.eq	40556c <ferror@plt+0x3f4c>  // b.none
  404f34:	cmp	x9, #0x3
  404f38:	b.eq	405554 <ferror@plt+0x3f34>  // b.none
  404f3c:	mov	x1, #0x3fff                	// #16383
  404f40:	mov	x12, x8
  404f44:	add	x3, x7, x1
  404f48:	cmp	x3, #0x0
  404f4c:	b.le	405428 <ferror@plt+0x3e08>
  404f50:	tst	x5, #0x7
  404f54:	b.ne	405398 <ferror@plt+0x3d78>  // b.any
  404f58:	and	w11, w12, #0x1
  404f5c:	tbz	x6, #52, 404f68 <ferror@plt+0x3948>
  404f60:	and	x6, x6, #0xffefffffffffffff
  404f64:	add	x3, x7, #0x4, lsl #12
  404f68:	mov	x1, #0x7ffe                	// #32766
  404f6c:	cmp	x3, x1
  404f70:	b.gt	405510 <ferror@plt+0x3ef0>
  404f74:	and	w1, w3, #0x7fff
  404f78:	extr	x2, x6, x5, #3
  404f7c:	ubfx	x6, x6, #3, #48
  404f80:	b	404ff4 <ferror@plt+0x39d4>
  404f84:	mov	x9, #0xffffffffffff8001    	// #-32767
  404f88:	orr	x3, x6, x5
  404f8c:	add	x7, x7, x9
  404f90:	cbz	x3, 40530c <ferror@plt+0x3cec>
  404f94:	tst	x6, #0x800000000000
  404f98:	orr	x1, x1, #0x3
  404f9c:	csinc	w0, w0, wzr, ne  // ne = any
  404fa0:	mov	x9, #0x3                   	// #3
  404fa4:	eor	w11, w13, w15
  404fa8:	cmp	x1, #0x9
  404fac:	and	x3, x11, #0xff
  404fb0:	mov	x12, x3
  404fb4:	b.le	404ef8 <ferror@plt+0x38d8>
  404fb8:	cmp	x1, #0xf
  404fbc:	b.ne	405224 <ferror@plt+0x3c04>  // b.any
  404fc0:	tbz	x4, #47, 4053d0 <ferror@plt+0x3db0>
  404fc4:	tbnz	x6, #47, 4053d0 <ferror@plt+0x3db0>
  404fc8:	orr	x6, x6, #0x800000000000
  404fcc:	mov	w11, w15
  404fd0:	and	x6, x6, #0xffffffffffff
  404fd4:	mov	x2, x5
  404fd8:	mov	w1, #0x7fff                	// #32767
  404fdc:	b	404ff4 <ferror@plt+0x39d4>
  404fe0:	cmp	x1, #0x2
  404fe4:	b.ne	405020 <ferror@plt+0x3a00>  // b.any
  404fe8:	mov	w1, #0x0                   	// #0
  404fec:	mov	x6, #0x0                   	// #0
  404ff0:	mov	x2, #0x0                   	// #0
  404ff4:	mov	x5, #0x0                   	// #0
  404ff8:	orr	w1, w1, w11, lsl #15
  404ffc:	bfxil	x5, x6, #0, #48
  405000:	fmov	d0, x2
  405004:	bfi	x5, x1, #48, #16
  405008:	fmov	v0.d[1], x5
  40500c:	cbnz	w0, 405214 <ferror@plt+0x3bf4>
  405010:	ldp	x29, x30, [sp], #48
  405014:	ret
  405018:	cmp	x1, #0x4
  40501c:	b.eq	404fe8 <ferror@plt+0x39c8>  // b.none
  405020:	cmp	x4, x6
  405024:	b.ls	40537c <ferror@plt+0x3d5c>  // b.plast
  405028:	lsr	x3, x4, #1
  40502c:	extr	x8, x4, x2, #1
  405030:	lsl	x2, x2, #63
  405034:	ubfx	x14, x6, #20, #32
  405038:	extr	x9, x6, x5, #52
  40503c:	lsl	x13, x5, #12
  405040:	and	x15, x9, #0xffffffff
  405044:	udiv	x5, x3, x14
  405048:	msub	x3, x5, x14, x3
  40504c:	mul	x1, x15, x5
  405050:	extr	x3, x3, x8, #32
  405054:	cmp	x1, x3
  405058:	b.ls	40506c <ferror@plt+0x3a4c>  // b.plast
  40505c:	adds	x3, x9, x3
  405060:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  405064:	b.hi	40564c <ferror@plt+0x402c>  // b.pmore
  405068:	sub	x5, x5, #0x1
  40506c:	sub	x3, x3, x1
  405070:	mov	x4, x8
  405074:	udiv	x1, x3, x14
  405078:	msub	x3, x1, x14, x3
  40507c:	mul	x6, x15, x1
  405080:	bfi	x4, x3, #32, #32
  405084:	cmp	x6, x4
  405088:	b.ls	40509c <ferror@plt+0x3a7c>  // b.plast
  40508c:	adds	x4, x9, x4
  405090:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  405094:	b.hi	405640 <ferror@plt+0x4020>  // b.pmore
  405098:	sub	x1, x1, #0x1
  40509c:	orr	x8, x1, x5, lsl #32
  4050a0:	and	x17, x13, #0xffffffff
  4050a4:	and	x1, x8, #0xffffffff
  4050a8:	lsr	x16, x13, #32
  4050ac:	lsr	x5, x8, #32
  4050b0:	sub	x4, x4, x6
  4050b4:	mov	x18, #0x100000000           	// #4294967296
  4050b8:	mul	x3, x1, x17
  4050bc:	mul	x30, x5, x17
  4050c0:	madd	x6, x16, x1, x30
  4050c4:	and	x1, x3, #0xffffffff
  4050c8:	mul	x5, x5, x16
  4050cc:	add	x3, x6, x3, lsr #32
  4050d0:	add	x6, x5, x18
  4050d4:	cmp	x30, x3
  4050d8:	csel	x5, x6, x5, hi  // hi = pmore
  4050dc:	add	x1, x1, x3, lsl #32
  4050e0:	add	x5, x5, x3, lsr #32
  4050e4:	cmp	x4, x5
  4050e8:	b.cc	4053f4 <ferror@plt+0x3dd4>  // b.lo, b.ul, b.last
  4050ec:	ccmp	x2, x1, #0x2, eq  // eq = none
  4050f0:	mov	x6, x8
  4050f4:	b.cc	4053f4 <ferror@plt+0x3dd4>  // b.lo, b.ul, b.last
  4050f8:	subs	x8, x2, x1
  4050fc:	mov	x3, #0x3fff                	// #16383
  405100:	cmp	x2, x1
  405104:	add	x3, x7, x3
  405108:	sbc	x4, x4, x5
  40510c:	cmp	x9, x4
  405110:	b.eq	405658 <ferror@plt+0x4038>  // b.none
  405114:	udiv	x5, x4, x14
  405118:	msub	x4, x5, x14, x4
  40511c:	mul	x2, x15, x5
  405120:	extr	x1, x4, x8, #32
  405124:	cmp	x2, x1
  405128:	b.ls	40513c <ferror@plt+0x3b1c>  // b.plast
  40512c:	adds	x1, x9, x1
  405130:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  405134:	b.hi	405710 <ferror@plt+0x40f0>  // b.pmore
  405138:	sub	x5, x5, #0x1
  40513c:	sub	x1, x1, x2
  405140:	udiv	x2, x1, x14
  405144:	msub	x1, x2, x14, x1
  405148:	mul	x15, x15, x2
  40514c:	bfi	x8, x1, #32, #32
  405150:	mov	x1, x8
  405154:	cmp	x15, x8
  405158:	b.ls	40516c <ferror@plt+0x3b4c>  // b.plast
  40515c:	adds	x1, x9, x8
  405160:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  405164:	b.hi	40571c <ferror@plt+0x40fc>  // b.pmore
  405168:	sub	x2, x2, #0x1
  40516c:	orr	x5, x2, x5, lsl #32
  405170:	mov	x11, #0x100000000           	// #4294967296
  405174:	and	x4, x5, #0xffffffff
  405178:	sub	x1, x1, x15
  40517c:	lsr	x14, x5, #32
  405180:	mul	x2, x17, x4
  405184:	mul	x17, x14, x17
  405188:	madd	x4, x16, x4, x17
  40518c:	and	x8, x2, #0xffffffff
  405190:	mul	x16, x16, x14
  405194:	add	x2, x4, x2, lsr #32
  405198:	add	x4, x16, x11
  40519c:	cmp	x17, x2
  4051a0:	csel	x16, x4, x16, hi  // hi = pmore
  4051a4:	add	x4, x8, x2, lsl #32
  4051a8:	add	x16, x16, x2, lsr #32
  4051ac:	cmp	x1, x16
  4051b0:	b.cs	405590 <ferror@plt+0x3f70>  // b.hs, b.nlast
  4051b4:	adds	x2, x9, x1
  4051b8:	sub	x8, x5, #0x1
  4051bc:	mov	x1, x2
  4051c0:	b.cs	4051d4 <ferror@plt+0x3bb4>  // b.hs, b.nlast
  4051c4:	cmp	x2, x16
  4051c8:	b.cc	405690 <ferror@plt+0x4070>  // b.lo, b.ul, b.last
  4051cc:	ccmp	x13, x4, #0x2, eq  // eq = none
  4051d0:	b.cc	405690 <ferror@plt+0x4070>  // b.lo, b.ul, b.last
  4051d4:	cmp	x13, x4
  4051d8:	mov	x5, x8
  4051dc:	cset	w2, ne  // ne = any
  4051e0:	cmp	w2, #0x0
  4051e4:	orr	x2, x5, #0x1
  4051e8:	ccmp	x1, x16, #0x0, eq  // eq = none
  4051ec:	csel	x5, x2, x5, ne  // ne = any
  4051f0:	b	404f48 <ferror@plt+0x3928>
  4051f4:	cmp	x1, #0x1
  4051f8:	b.ne	404fe0 <ferror@plt+0x39c0>  // b.any
  4051fc:	mov	x4, #0x0                   	// #0
  405200:	fmov	d0, x4
  405204:	lsl	x3, x3, #63
  405208:	orr	w0, w0, #0x2
  40520c:	orr	x5, x3, #0x7fff000000000000
  405210:	fmov	v0.d[1], x5
  405214:	str	q0, [sp, #16]
  405218:	bl	406db8 <ferror@plt+0x5798>
  40521c:	ldr	q0, [sp, #16]
  405220:	b	405010 <ferror@plt+0x39f0>
  405224:	cmp	x1, #0xb
  405228:	b.gt	4052f8 <ferror@plt+0x3cd8>
  40522c:	cmp	x1, #0xa
  405230:	b.ne	404f20 <ferror@plt+0x3900>  // b.any
  405234:	mov	w11, #0x0                   	// #0
  405238:	mov	x6, #0xffffffffffff        	// #281474976710655
  40523c:	mov	x2, #0xffffffffffffffff    	// #-1
  405240:	mov	w0, #0x1                   	// #1
  405244:	mov	w1, #0x7fff                	// #32767
  405248:	b	404ff4 <ferror@plt+0x39d4>
  40524c:	orr	x3, x6, x5
  405250:	cbz	x3, 405338 <ferror@plt+0x3d18>
  405254:	cbz	x6, 4054ec <ferror@plt+0x3ecc>
  405258:	clz	x3, x6
  40525c:	sub	x9, x3, #0xf
  405260:	add	w12, w9, #0x3
  405264:	mov	w11, #0x3d                  	// #61
  405268:	sub	w9, w11, w9
  40526c:	lsl	x6, x6, x12
  405270:	lsr	x9, x5, x9
  405274:	orr	x6, x9, x6
  405278:	lsl	x5, x5, x12
  40527c:	add	x7, x3, x7
  405280:	mov	x11, #0x3fef                	// #16367
  405284:	mov	x9, #0x0                   	// #0
  405288:	add	x7, x7, x11
  40528c:	b	404ee4 <ferror@plt+0x38c4>
  405290:	orr	x4, x6, x2
  405294:	cbz	x4, 405320 <ferror@plt+0x3d00>
  405298:	cbz	x6, 4054c8 <ferror@plt+0x3ea8>
  40529c:	clz	x0, x6
  4052a0:	sub	x4, x0, #0xf
  4052a4:	add	w7, w4, #0x3
  4052a8:	mov	w1, #0x3d                  	// #61
  4052ac:	sub	w4, w1, w4
  4052b0:	lsl	x6, x6, x7
  4052b4:	lsr	x4, x2, x4
  4052b8:	orr	x4, x4, x6
  4052bc:	lsl	x2, x2, x7
  4052c0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4052c4:	mov	x1, #0x0                   	// #0
  4052c8:	sub	x7, x7, x0
  4052cc:	mov	x16, #0x0                   	// #0
  4052d0:	mov	w0, #0x0                   	// #0
  4052d4:	b	404ea4 <ferror@plt+0x3884>
  4052d8:	orr	x4, x6, x2
  4052dc:	cbnz	x4, 40534c <ferror@plt+0x3d2c>
  4052e0:	mov	x2, #0x0                   	// #0
  4052e4:	mov	x1, #0x8                   	// #8
  4052e8:	mov	x7, #0x7fff                	// #32767
  4052ec:	mov	x16, #0x2                   	// #2
  4052f0:	mov	w0, #0x0                   	// #0
  4052f4:	b	404ea4 <ferror@plt+0x3884>
  4052f8:	mov	x6, x4
  4052fc:	mov	x5, x2
  405300:	mov	x8, x14
  405304:	mov	x9, x16
  405308:	b	404f20 <ferror@plt+0x3900>
  40530c:	orr	x1, x1, #0x2
  405310:	mov	x6, #0x0                   	// #0
  405314:	mov	x5, #0x0                   	// #0
  405318:	mov	x9, #0x2                   	// #2
  40531c:	b	404fa4 <ferror@plt+0x3984>
  405320:	mov	x2, #0x0                   	// #0
  405324:	mov	x1, #0x4                   	// #4
  405328:	mov	x7, #0x0                   	// #0
  40532c:	mov	x16, #0x1                   	// #1
  405330:	mov	w0, #0x0                   	// #0
  405334:	b	404ea4 <ferror@plt+0x3884>
  405338:	orr	x1, x1, #0x1
  40533c:	mov	x6, #0x0                   	// #0
  405340:	mov	x5, #0x0                   	// #0
  405344:	mov	x9, #0x1                   	// #1
  405348:	b	404ee4 <ferror@plt+0x38c4>
  40534c:	lsr	x0, x6, #47
  405350:	mov	x4, x6
  405354:	eor	w0, w0, #0x1
  405358:	mov	x1, #0xc                   	// #12
  40535c:	mov	x7, #0x7fff                	// #32767
  405360:	mov	x16, #0x3                   	// #3
  405364:	b	404ea4 <ferror@plt+0x3884>
  405368:	mov	w11, w8
  40536c:	mov	w1, #0x0                   	// #0
  405370:	mov	x6, #0x0                   	// #0
  405374:	mov	x2, #0x0                   	// #0
  405378:	b	404ff4 <ferror@plt+0x39d4>
  40537c:	ccmp	x5, x2, #0x2, eq  // eq = none
  405380:	b.ls	405028 <ferror@plt+0x3a08>  // b.plast
  405384:	mov	x8, x2
  405388:	sub	x7, x7, #0x1
  40538c:	mov	x3, x4
  405390:	mov	x2, #0x0                   	// #0
  405394:	b	405034 <ferror@plt+0x3a14>
  405398:	and	x1, x10, #0xc00000
  40539c:	orr	w0, w0, #0x10
  4053a0:	cmp	x1, #0x400, lsl #12
  4053a4:	b.eq	4056f8 <ferror@plt+0x40d8>  // b.none
  4053a8:	cmp	x1, #0x800, lsl #12
  4053ac:	b.eq	40560c <ferror@plt+0x3fec>  // b.none
  4053b0:	cbnz	x1, 404f58 <ferror@plt+0x3938>
  4053b4:	and	x1, x5, #0xf
  4053b8:	and	w11, w12, #0x1
  4053bc:	cmp	x1, #0x4
  4053c0:	b.eq	404f5c <ferror@plt+0x393c>  // b.none
  4053c4:	adds	x5, x5, #0x4
  4053c8:	cinc	x6, x6, cs  // cs = hs, nlast
  4053cc:	b	404f5c <ferror@plt+0x393c>
  4053d0:	orr	x6, x4, #0x800000000000
  4053d4:	mov	w11, w13
  4053d8:	and	x6, x6, #0xffffffffffff
  4053dc:	mov	w1, #0x7fff                	// #32767
  4053e0:	b	404ff4 <ferror@plt+0x39d4>
  4053e4:	mov	w1, #0x7fff                	// #32767
  4053e8:	mov	x6, #0x0                   	// #0
  4053ec:	mov	x2, #0x0                   	// #0
  4053f0:	b	404ff4 <ferror@plt+0x39d4>
  4053f4:	adds	x3, x2, x13
  4053f8:	sub	x6, x8, #0x1
  4053fc:	adc	x4, x4, x9
  405400:	cset	x18, cs  // cs = hs, nlast
  405404:	mov	x2, x3
  405408:	cmp	x9, x4
  40540c:	b.cs	405580 <ferror@plt+0x3f60>  // b.hs, b.nlast
  405410:	cmp	x5, x4
  405414:	b.ls	4055a8 <ferror@plt+0x3f88>  // b.plast
  405418:	adds	x2, x13, x3
  40541c:	sub	x6, x8, #0x2
  405420:	adc	x4, x4, x9
  405424:	b	4050f8 <ferror@plt+0x3ad8>
  405428:	mov	x1, #0x1                   	// #1
  40542c:	sub	x1, x1, x3
  405430:	cmp	x1, #0x74
  405434:	and	w11, w12, #0x1
  405438:	b.le	405454 <ferror@plt+0x3e34>
  40543c:	orr	x2, x5, x6
  405440:	cbnz	x2, 405674 <ferror@plt+0x4054>
  405444:	orr	w0, w0, #0x8
  405448:	mov	w1, #0x0                   	// #0
  40544c:	mov	x6, #0x0                   	// #0
  405450:	b	405538 <ferror@plt+0x3f18>
  405454:	cmp	x1, #0x3f
  405458:	b.le	4055b4 <ferror@plt+0x3f94>
  40545c:	mov	w2, #0x80                  	// #128
  405460:	sub	w2, w2, w1
  405464:	cmp	x1, #0x40
  405468:	sub	w1, w1, #0x40
  40546c:	lsl	x2, x6, x2
  405470:	orr	x2, x5, x2
  405474:	csel	x5, x2, x5, ne  // ne = any
  405478:	lsr	x6, x6, x1
  40547c:	cmp	x5, #0x0
  405480:	cset	x2, ne  // ne = any
  405484:	orr	x2, x2, x6
  405488:	ands	x6, x2, #0x7
  40548c:	b.eq	4055e8 <ferror@plt+0x3fc8>  // b.none
  405490:	mov	x6, #0x0                   	// #0
  405494:	and	x10, x10, #0xc00000
  405498:	orr	w0, w0, #0x10
  40549c:	cmp	x10, #0x400, lsl #12
  4054a0:	b.eq	405734 <ferror@plt+0x4114>  // b.none
  4054a4:	cmp	x10, #0x800, lsl #12
  4054a8:	b.eq	405748 <ferror@plt+0x4128>  // b.none
  4054ac:	cbz	x10, 4056b0 <ferror@plt+0x4090>
  4054b0:	tbnz	x6, #51, 4056c8 <ferror@plt+0x40a8>
  4054b4:	orr	w0, w0, #0x8
  4054b8:	extr	x2, x6, x2, #3
  4054bc:	mov	w1, #0x0                   	// #0
  4054c0:	ubfx	x6, x6, #3, #48
  4054c4:	b	405538 <ferror@plt+0x3f18>
  4054c8:	clz	x7, x2
  4054cc:	add	x4, x7, #0x31
  4054d0:	add	x0, x7, #0x40
  4054d4:	cmp	x4, #0x3c
  4054d8:	b.le	4052a4 <ferror@plt+0x3c84>
  4054dc:	sub	w4, w4, #0x3d
  4054e0:	lsl	x4, x2, x4
  4054e4:	mov	x2, #0x0                   	// #0
  4054e8:	b	4052c0 <ferror@plt+0x3ca0>
  4054ec:	clz	x3, x5
  4054f0:	add	x9, x3, #0x31
  4054f4:	add	x3, x3, #0x40
  4054f8:	cmp	x9, #0x3c
  4054fc:	b.le	405260 <ferror@plt+0x3c40>
  405500:	sub	w6, w9, #0x3d
  405504:	lsl	x6, x5, x6
  405508:	mov	x5, #0x0                   	// #0
  40550c:	b	40527c <ferror@plt+0x3c5c>
  405510:	and	x2, x10, #0xc00000
  405514:	cmp	x2, #0x400, lsl #12
  405518:	b.eq	4056dc <ferror@plt+0x40bc>  // b.none
  40551c:	cmp	x2, #0x800, lsl #12
  405520:	b.eq	405624 <ferror@plt+0x4004>  // b.none
  405524:	cbz	x2, 405600 <ferror@plt+0x3fe0>
  405528:	mov	x6, #0xffffffffffff        	// #281474976710655
  40552c:	mov	x2, #0xffffffffffffffff    	// #-1
  405530:	mov	w3, #0x14                  	// #20
  405534:	orr	w0, w0, w3
  405538:	mov	x5, #0x0                   	// #0
  40553c:	orr	w1, w1, w11, lsl #15
  405540:	bfxil	x5, x6, #0, #48
  405544:	fmov	d0, x2
  405548:	bfi	x5, x1, #48, #16
  40554c:	fmov	v0.d[1], x5
  405550:	b	405214 <ferror@plt+0x3bf4>
  405554:	orr	x6, x6, #0x800000000000
  405558:	mov	w11, w8
  40555c:	and	x6, x6, #0xffffffffffff
  405560:	mov	x2, x5
  405564:	mov	w1, #0x7fff                	// #32767
  405568:	b	404ff4 <ferror@plt+0x39d4>
  40556c:	mov	w11, w8
  405570:	mov	w1, #0x7fff                	// #32767
  405574:	mov	x6, #0x0                   	// #0
  405578:	mov	x2, #0x0                   	// #0
  40557c:	b	404ff4 <ferror@plt+0x39d4>
  405580:	cmp	x18, #0x0
  405584:	ccmp	x9, x4, #0x0, eq  // eq = none
  405588:	b.ne	4050f8 <ferror@plt+0x3ad8>  // b.any
  40558c:	b	405410 <ferror@plt+0x3df0>
  405590:	cmp	x4, #0x0
  405594:	cset	w2, ne  // ne = any
  405598:	cmp	w2, #0x0
  40559c:	ccmp	x1, x16, #0x0, ne  // ne = any
  4055a0:	b.ne	4051e0 <ferror@plt+0x3bc0>  // b.any
  4055a4:	b	4051b4 <ferror@plt+0x3b94>
  4055a8:	ccmp	x1, x3, #0x0, eq  // eq = none
  4055ac:	b.ls	4050f8 <ferror@plt+0x3ad8>  // b.plast
  4055b0:	b	405418 <ferror@plt+0x3df8>
  4055b4:	mov	w2, #0x40                  	// #64
  4055b8:	sub	w2, w2, w1
  4055bc:	lsr	x4, x5, x1
  4055c0:	lsl	x5, x5, x2
  4055c4:	cmp	x5, #0x0
  4055c8:	cset	x3, ne  // ne = any
  4055cc:	lsl	x2, x6, x2
  4055d0:	orr	x2, x2, x4
  4055d4:	lsr	x6, x6, x1
  4055d8:	orr	x2, x2, x3
  4055dc:	tst	x2, #0x7
  4055e0:	b.ne	405494 <ferror@plt+0x3e74>  // b.any
  4055e4:	tbnz	x6, #51, 405754 <ferror@plt+0x4134>
  4055e8:	mov	w1, #0x0                   	// #0
  4055ec:	extr	x2, x6, x2, #3
  4055f0:	ubfx	x6, x6, #3, #48
  4055f4:	tbz	w10, #11, 404ff4 <ferror@plt+0x39d4>
  4055f8:	orr	w0, w0, #0x8
  4055fc:	b	405538 <ferror@plt+0x3f18>
  405600:	mov	w1, #0x7fff                	// #32767
  405604:	mov	x6, #0x0                   	// #0
  405608:	b	405530 <ferror@plt+0x3f10>
  40560c:	mov	w11, #0x0                   	// #0
  405610:	cbz	x12, 404f5c <ferror@plt+0x393c>
  405614:	adds	x5, x5, #0x8
  405618:	mov	w11, #0x1                   	// #1
  40561c:	cinc	x6, x6, cs  // cs = hs, nlast
  405620:	b	404f5c <ferror@plt+0x393c>
  405624:	cmp	x12, #0x0
  405628:	mov	w2, #0x7fff                	// #32767
  40562c:	mov	x6, #0xffffffffffff        	// #281474976710655
  405630:	csel	w1, w1, w2, eq  // eq = none
  405634:	csel	x6, x6, xzr, eq  // eq = none
  405638:	csetm	x2, eq  // eq = none
  40563c:	b	405530 <ferror@plt+0x3f10>
  405640:	sub	x1, x1, #0x2
  405644:	add	x4, x4, x9
  405648:	b	40509c <ferror@plt+0x3a7c>
  40564c:	sub	x5, x5, #0x2
  405650:	add	x3, x3, x9
  405654:	b	40506c <ferror@plt+0x3a4c>
  405658:	cmp	x3, #0x0
  40565c:	mov	x5, #0xffffffffffffffff    	// #-1
  405660:	b.gt	405398 <ferror@plt+0x3d78>
  405664:	mov	x1, #0x1                   	// #1
  405668:	sub	x1, x1, x3
  40566c:	cmp	x1, #0x74
  405670:	b.le	405454 <ferror@plt+0x3e34>
  405674:	and	x10, x10, #0xc00000
  405678:	orr	w0, w0, #0x10
  40567c:	cmp	x10, #0x400, lsl #12
  405680:	b.eq	405728 <ferror@plt+0x4108>  // b.none
  405684:	cmp	x10, #0x800, lsl #12
  405688:	csel	x2, x12, xzr, eq  // eq = none
  40568c:	b	405444 <ferror@plt+0x3e24>
  405690:	lsl	x8, x13, #1
  405694:	sub	x5, x5, #0x2
  405698:	cmp	x13, x8
  40569c:	cinc	x1, x9, hi  // hi = pmore
  4056a0:	cmp	x4, x8
  4056a4:	add	x1, x2, x1
  4056a8:	cset	w2, ne  // ne = any
  4056ac:	b	4051e0 <ferror@plt+0x3bc0>
  4056b0:	and	x1, x2, #0xf
  4056b4:	cmp	x1, #0x4
  4056b8:	b.eq	4056c4 <ferror@plt+0x40a4>  // b.none
  4056bc:	adds	x2, x2, #0x4
  4056c0:	cinc	x6, x6, cs  // cs = hs, nlast
  4056c4:	tbz	x6, #51, 4054b4 <ferror@plt+0x3e94>
  4056c8:	orr	w0, w0, #0x8
  4056cc:	mov	w1, #0x1                   	// #1
  4056d0:	mov	x6, #0x0                   	// #0
  4056d4:	mov	x2, #0x0                   	// #0
  4056d8:	b	405538 <ferror@plt+0x3f18>
  4056dc:	cmp	x12, #0x0
  4056e0:	mov	w2, #0x7fff                	// #32767
  4056e4:	mov	x6, #0xffffffffffff        	// #281474976710655
  4056e8:	csel	w1, w1, w2, ne  // ne = any
  4056ec:	csel	x6, x6, xzr, ne  // ne = any
  4056f0:	csetm	x2, ne  // ne = any
  4056f4:	b	405530 <ferror@plt+0x3f10>
  4056f8:	mov	w11, #0x1                   	// #1
  4056fc:	cbnz	x12, 404f5c <ferror@plt+0x393c>
  405700:	adds	x5, x5, #0x8
  405704:	mov	w11, #0x0                   	// #0
  405708:	cinc	x6, x6, cs  // cs = hs, nlast
  40570c:	b	404f5c <ferror@plt+0x393c>
  405710:	sub	x5, x5, #0x2
  405714:	add	x1, x1, x9
  405718:	b	40513c <ferror@plt+0x3b1c>
  40571c:	sub	x2, x2, #0x2
  405720:	add	x1, x1, x9
  405724:	b	40516c <ferror@plt+0x3b4c>
  405728:	mov	x2, #0x1                   	// #1
  40572c:	sub	x2, x2, x12
  405730:	b	405444 <ferror@plt+0x3e24>
  405734:	cbnz	x12, 4056c4 <ferror@plt+0x40a4>
  405738:	adds	x2, x2, #0x8
  40573c:	cinc	x6, x6, cs  // cs = hs, nlast
  405740:	tbnz	x6, #51, 4056c8 <ferror@plt+0x40a8>
  405744:	b	4054b4 <ferror@plt+0x3e94>
  405748:	cbnz	x12, 405738 <ferror@plt+0x4118>
  40574c:	tbnz	x6, #51, 4056c8 <ferror@plt+0x40a8>
  405750:	b	4054b4 <ferror@plt+0x3e94>
  405754:	orr	w0, w0, #0x10
  405758:	b	4056c8 <ferror@plt+0x40a8>
  40575c:	nop
  405760:	stp	x29, x30, [sp, #-80]!
  405764:	mov	x29, sp
  405768:	str	q0, [sp, #48]
  40576c:	str	q1, [sp, #64]
  405770:	ldp	x1, x0, [sp, #48]
  405774:	ldp	x6, x2, [sp, #64]
  405778:	mrs	x11, fpcr
  40577c:	lsr	x3, x0, #63
  405780:	ubfx	x7, x0, #0, #48
  405784:	and	w12, w3, #0xff
  405788:	mov	x14, x3
  40578c:	ubfx	x3, x0, #48, #15
  405790:	cbz	w3, 405b38 <ferror@plt+0x4518>
  405794:	mov	w4, #0x7fff                	// #32767
  405798:	cmp	w3, w4
  40579c:	b.eq	405bdc <ferror@plt+0x45bc>  // b.none
  4057a0:	and	x3, x3, #0xffff
  4057a4:	extr	x4, x7, x1, #61
  4057a8:	mov	x18, #0xffffffffffffc001    	// #-16383
  4057ac:	orr	x7, x4, #0x8000000000000
  4057b0:	add	x3, x3, x18
  4057b4:	lsl	x5, x1, #3
  4057b8:	mov	x16, #0x0                   	// #0
  4057bc:	mov	x1, #0x0                   	// #0
  4057c0:	mov	w0, #0x0                   	// #0
  4057c4:	lsr	x8, x2, #63
  4057c8:	ubfx	x4, x2, #0, #48
  4057cc:	and	w15, w8, #0xff
  4057d0:	mov	x13, x8
  4057d4:	ubfx	x9, x2, #48, #15
  4057d8:	cbz	w9, 405b98 <ferror@plt+0x4578>
  4057dc:	mov	w8, #0x7fff                	// #32767
  4057e0:	cmp	w9, w8
  4057e4:	b.eq	405868 <ferror@plt+0x4248>  // b.none
  4057e8:	and	x9, x9, #0xffff
  4057ec:	mov	x17, #0xffffffffffffc001    	// #-16383
  4057f0:	add	x9, x9, x17
  4057f4:	extr	x2, x4, x6, #61
  4057f8:	add	x9, x9, x3
  4057fc:	lsl	x6, x6, #3
  405800:	orr	x4, x2, #0x8000000000000
  405804:	mov	x2, #0x0                   	// #0
  405808:	eor	w8, w12, w15
  40580c:	cmp	x1, #0xa
  405810:	and	w10, w8, #0xff
  405814:	add	x3, x9, #0x1
  405818:	and	x8, x8, #0xff
  40581c:	b.le	4058a0 <ferror@plt+0x4280>
  405820:	cmp	x1, #0xb
  405824:	b.eq	405f38 <ferror@plt+0x4918>  // b.none
  405828:	mov	w15, w12
  40582c:	mov	x13, x14
  405830:	mov	w10, w15
  405834:	cmp	x16, #0x2
  405838:	b.eq	405bfc <ferror@plt+0x45dc>  // b.none
  40583c:	mov	x4, x7
  405840:	mov	x6, x5
  405844:	mov	x2, x16
  405848:	mov	x8, x13
  40584c:	cmp	x2, #0x3
  405850:	b.ne	4058bc <ferror@plt+0x429c>  // b.any
  405854:	orr	x4, x4, #0x800000000000
  405858:	mov	x5, x6
  40585c:	and	x4, x4, #0xffffffffffff
  405860:	mov	w1, #0x7fff                	// #32767
  405864:	b	4058d0 <ferror@plt+0x42b0>
  405868:	mov	x8, #0x7fff                	// #32767
  40586c:	orr	x2, x4, x6
  405870:	add	x9, x3, x8
  405874:	cbnz	x2, 4058f4 <ferror@plt+0x42d4>
  405878:	eor	w8, w12, w15
  40587c:	orr	x1, x1, #0x2
  405880:	and	w10, w8, #0xff
  405884:	cmp	x1, #0xa
  405888:	add	x3, x3, #0x8, lsl #12
  40588c:	and	x8, x8, #0xff
  405890:	mov	x6, #0x0                   	// #0
  405894:	b.gt	405eac <ferror@plt+0x488c>
  405898:	mov	x4, #0x0                   	// #0
  40589c:	mov	x2, #0x2                   	// #2
  4058a0:	cmp	x1, #0x2
  4058a4:	b.gt	40591c <ferror@plt+0x42fc>
  4058a8:	sub	x1, x1, #0x1
  4058ac:	cmp	x1, #0x1
  4058b0:	b.hi	405958 <ferror@plt+0x4338>  // b.pmore
  4058b4:	cmp	x2, #0x2
  4058b8:	b.eq	405bfc <ferror@plt+0x45dc>  // b.none
  4058bc:	cmp	x2, #0x1
  4058c0:	b.ne	405ab8 <ferror@plt+0x4498>  // b.any
  4058c4:	mov	w1, #0x0                   	// #0
  4058c8:	mov	x4, #0x0                   	// #0
  4058cc:	mov	x5, #0x0                   	// #0
  4058d0:	mov	x3, #0x0                   	// #0
  4058d4:	orr	w1, w1, w10, lsl #15
  4058d8:	bfxil	x3, x4, #0, #48
  4058dc:	fmov	d0, x5
  4058e0:	bfi	x3, x1, #48, #16
  4058e4:	fmov	v0.d[1], x3
  4058e8:	cbnz	w0, 405d28 <ferror@plt+0x4708>
  4058ec:	ldp	x29, x30, [sp], #80
  4058f0:	ret
  4058f4:	tst	x4, #0x800000000000
  4058f8:	eor	w8, w12, w15
  4058fc:	orr	x1, x1, #0x3
  405900:	csinc	w0, w0, wzr, ne  // ne = any
  405904:	and	w10, w8, #0xff
  405908:	add	x3, x3, #0x8, lsl #12
  40590c:	cmp	x1, #0xa
  405910:	and	x8, x8, #0xff
  405914:	mov	x2, #0x3                   	// #3
  405918:	b.gt	405f2c <ferror@plt+0x490c>
  40591c:	mov	x12, #0x1                   	// #1
  405920:	mov	x14, #0x530                 	// #1328
  405924:	lsl	x1, x12, x1
  405928:	tst	x1, x14
  40592c:	b.ne	405b2c <ferror@plt+0x450c>  // b.any
  405930:	mov	x14, #0x240                 	// #576
  405934:	tst	x1, x14
  405938:	b.ne	405b14 <ferror@plt+0x44f4>  // b.any
  40593c:	mov	x12, #0x88                  	// #136
  405940:	tst	x1, x12
  405944:	b.eq	405958 <ferror@plt+0x4338>  // b.none
  405948:	mov	x7, x4
  40594c:	mov	x5, x6
  405950:	mov	x16, x2
  405954:	b	405830 <ferror@plt+0x4210>
  405958:	lsr	x13, x5, #32
  40595c:	and	x12, x6, #0xffffffff
  405960:	and	x15, x5, #0xffffffff
  405964:	lsr	x6, x6, #32
  405968:	and	x18, x4, #0xffffffff
  40596c:	lsr	x2, x4, #32
  405970:	mul	x4, x13, x12
  405974:	stp	x21, x22, [sp, #32]
  405978:	lsr	x22, x7, #32
  40597c:	and	x5, x7, #0xffffffff
  405980:	mul	x16, x12, x15
  405984:	madd	x7, x6, x15, x4
  405988:	stp	x19, x20, [sp, #16]
  40598c:	mul	x1, x13, x18
  405990:	mul	x17, x15, x18
  405994:	and	x30, x16, #0xffffffff
  405998:	madd	x15, x2, x15, x1
  40599c:	add	x16, x7, x16, lsr #32
  4059a0:	mul	x21, x22, x12
  4059a4:	cmp	x4, x16
  4059a8:	mul	x20, x22, x18
  4059ac:	mov	x14, #0x100000000           	// #4294967296
  4059b0:	mul	x19, x13, x6
  4059b4:	add	x15, x15, x17, lsr #32
  4059b8:	mul	x12, x12, x5
  4059bc:	and	x17, x17, #0xffffffff
  4059c0:	mul	x18, x5, x18
  4059c4:	add	x4, x19, x14
  4059c8:	madd	x7, x6, x5, x21
  4059cc:	csel	x19, x4, x19, hi  // hi = pmore
  4059d0:	madd	x5, x2, x5, x20
  4059d4:	cmp	x1, x15
  4059d8:	mul	x13, x13, x2
  4059dc:	add	x17, x17, x15, lsl #32
  4059e0:	mul	x6, x6, x22
  4059e4:	add	x7, x7, x12, lsr #32
  4059e8:	add	x5, x5, x18, lsr #32
  4059ec:	add	x4, x13, x14
  4059f0:	mul	x2, x2, x22
  4059f4:	csel	x13, x4, x13, hi  // hi = pmore
  4059f8:	and	x1, x18, #0xffffffff
  4059fc:	cmp	x21, x7
  405a00:	add	x4, x6, x14
  405a04:	add	x30, x30, x16, lsl #32
  405a08:	csel	x6, x4, x6, hi  // hi = pmore
  405a0c:	add	x13, x13, x15, lsr #32
  405a10:	cmp	x20, x5
  405a14:	add	x1, x1, x5, lsl #32
  405a18:	add	x16, x17, x16, lsr #32
  405a1c:	add	x14, x2, x14
  405a20:	csel	x2, x14, x2, hi  // hi = pmore
  405a24:	add	x16, x19, x16
  405a28:	adds	x1, x1, x13
  405a2c:	and	x12, x12, #0xffffffff
  405a30:	cset	x13, cs  // cs = hs, nlast
  405a34:	cmp	x16, x17
  405a38:	cset	x4, cc  // cc = lo, ul, last
  405a3c:	add	x12, x12, x7, lsl #32
  405a40:	adds	x1, x1, x4
  405a44:	lsr	x5, x5, #32
  405a48:	cset	x4, cs  // cs = hs, nlast
  405a4c:	cmp	x13, #0x0
  405a50:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  405a54:	add	x7, x6, x7, lsr #32
  405a58:	cinc	x5, x5, ne  // ne = any
  405a5c:	adds	x6, x16, x12
  405a60:	cset	x4, cs  // cs = hs, nlast
  405a64:	adds	x1, x1, x7
  405a68:	cset	x7, cs  // cs = hs, nlast
  405a6c:	adds	x4, x1, x4
  405a70:	cset	x1, cs  // cs = hs, nlast
  405a74:	cmp	x7, #0x0
  405a78:	orr	x30, x30, x6, lsl #13
  405a7c:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  405a80:	cinc	x1, x2, ne  // ne = any
  405a84:	cmp	x30, #0x0
  405a88:	add	x1, x1, x5
  405a8c:	cset	x2, ne  // ne = any
  405a90:	orr	x6, x2, x6, lsr #51
  405a94:	orr	x6, x6, x4, lsl #13
  405a98:	extr	x4, x1, x4, #51
  405a9c:	tbz	x1, #39, 405db0 <ferror@plt+0x4790>
  405aa0:	ldp	x19, x20, [sp, #16]
  405aa4:	and	x1, x6, #0x1
  405aa8:	ldp	x21, x22, [sp, #32]
  405aac:	orr	x6, x1, x6, lsr #1
  405ab0:	orr	x6, x6, x4, lsl #63
  405ab4:	lsr	x4, x4, #1
  405ab8:	mov	x1, #0x3fff                	// #16383
  405abc:	add	x2, x3, x1
  405ac0:	cmp	x2, #0x0
  405ac4:	b.le	405c5c <ferror@plt+0x463c>
  405ac8:	tst	x6, #0x7
  405acc:	b.eq	405aec <ferror@plt+0x44cc>  // b.none
  405ad0:	and	x1, x11, #0xc00000
  405ad4:	orr	w0, w0, #0x10
  405ad8:	cmp	x1, #0x400, lsl #12
  405adc:	b.eq	405ea4 <ferror@plt+0x4884>  // b.none
  405ae0:	cmp	x1, #0x800, lsl #12
  405ae4:	b.eq	405e4c <ferror@plt+0x482c>  // b.none
  405ae8:	cbz	x1, 405e34 <ferror@plt+0x4814>
  405aec:	tbz	x4, #52, 405af8 <ferror@plt+0x44d8>
  405af0:	and	x4, x4, #0xffefffffffffffff
  405af4:	add	x2, x3, #0x4, lsl #12
  405af8:	mov	x1, #0x7ffe                	// #32766
  405afc:	cmp	x2, x1
  405b00:	b.gt	405d84 <ferror@plt+0x4764>
  405b04:	and	w1, w2, #0x7fff
  405b08:	extr	x5, x4, x6, #3
  405b0c:	ubfx	x4, x4, #3, #48
  405b10:	b	4058d0 <ferror@plt+0x42b0>
  405b14:	mov	w0, w12
  405b18:	mov	w10, #0x0                   	// #0
  405b1c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405b20:	mov	x5, #0xffffffffffffffff    	// #-1
  405b24:	mov	w1, #0x7fff                	// #32767
  405b28:	b	4058d0 <ferror@plt+0x42b0>
  405b2c:	mov	w15, w10
  405b30:	mov	x13, x8
  405b34:	b	405830 <ferror@plt+0x4210>
  405b38:	orr	x5, x7, x1
  405b3c:	cbz	x5, 405c44 <ferror@plt+0x4624>
  405b40:	cbz	x7, 405d60 <ferror@plt+0x4740>
  405b44:	clz	x0, x7
  405b48:	sub	x4, x0, #0xf
  405b4c:	add	w5, w4, #0x3
  405b50:	mov	w3, #0x3d                  	// #61
  405b54:	sub	w3, w3, w4
  405b58:	lsl	x4, x7, x5
  405b5c:	lsr	x3, x1, x3
  405b60:	orr	x7, x3, x4
  405b64:	lsl	x5, x1, x5
  405b68:	lsr	x8, x2, #63
  405b6c:	mov	x3, #0xffffffffffffc011    	// #-16367
  405b70:	ubfx	x4, x2, #0, #48
  405b74:	sub	x3, x3, x0
  405b78:	and	w15, w8, #0xff
  405b7c:	mov	x13, x8
  405b80:	ubfx	x9, x2, #48, #15
  405b84:	mov	x1, #0x0                   	// #0
  405b88:	mov	x16, #0x0                   	// #0
  405b8c:	mov	w0, #0x0                   	// #0
  405b90:	cbnz	w9, 4057dc <ferror@plt+0x41bc>
  405b94:	nop
  405b98:	orr	x2, x4, x6
  405b9c:	cbz	x2, 405c0c <ferror@plt+0x45ec>
  405ba0:	cbz	x4, 405d3c <ferror@plt+0x471c>
  405ba4:	clz	x9, x4
  405ba8:	sub	x2, x9, #0xf
  405bac:	add	w10, w2, #0x3
  405bb0:	mov	w8, #0x3d                  	// #61
  405bb4:	sub	w8, w8, w2
  405bb8:	lsl	x2, x4, x10
  405bbc:	lsr	x8, x6, x8
  405bc0:	orr	x4, x8, x2
  405bc4:	lsl	x6, x6, x10
  405bc8:	sub	x9, x3, x9
  405bcc:	mov	x10, #0xffffffffffffc011    	// #-16367
  405bd0:	mov	x2, #0x0                   	// #0
  405bd4:	add	x9, x9, x10
  405bd8:	b	405808 <ferror@plt+0x41e8>
  405bdc:	orr	x5, x7, x1
  405be0:	cbnz	x5, 405c24 <ferror@plt+0x4604>
  405be4:	mov	x7, #0x0                   	// #0
  405be8:	mov	x1, #0x8                   	// #8
  405bec:	mov	x3, #0x7fff                	// #32767
  405bf0:	mov	x16, #0x2                   	// #2
  405bf4:	mov	w0, #0x0                   	// #0
  405bf8:	b	4057c4 <ferror@plt+0x41a4>
  405bfc:	mov	w1, #0x7fff                	// #32767
  405c00:	mov	x4, #0x0                   	// #0
  405c04:	mov	x5, #0x0                   	// #0
  405c08:	b	4058d0 <ferror@plt+0x42b0>
  405c0c:	orr	x1, x1, #0x1
  405c10:	mov	x9, x3
  405c14:	mov	x4, #0x0                   	// #0
  405c18:	mov	x6, #0x0                   	// #0
  405c1c:	mov	x2, #0x1                   	// #1
  405c20:	b	405808 <ferror@plt+0x41e8>
  405c24:	lsr	x0, x7, #47
  405c28:	mov	x5, x1
  405c2c:	eor	x0, x0, #0x1
  405c30:	mov	x1, #0xc                   	// #12
  405c34:	and	w0, w0, #0x1
  405c38:	mov	x3, #0x7fff                	// #32767
  405c3c:	mov	x16, #0x3                   	// #3
  405c40:	b	4057c4 <ferror@plt+0x41a4>
  405c44:	mov	x7, #0x0                   	// #0
  405c48:	mov	x1, #0x4                   	// #4
  405c4c:	mov	x3, #0x0                   	// #0
  405c50:	mov	x16, #0x1                   	// #1
  405c54:	mov	w0, #0x0                   	// #0
  405c58:	b	4057c4 <ferror@plt+0x41a4>
  405c5c:	mov	x1, #0x1                   	// #1
  405c60:	sub	x2, x1, x2
  405c64:	cmp	x2, #0x74
  405c68:	b.gt	405ce0 <ferror@plt+0x46c0>
  405c6c:	cmp	x2, #0x3f
  405c70:	b.le	405dc0 <ferror@plt+0x47a0>
  405c74:	mov	w1, #0x80                  	// #128
  405c78:	sub	w1, w1, w2
  405c7c:	cmp	x2, #0x40
  405c80:	sub	w2, w2, #0x40
  405c84:	lsl	x1, x4, x1
  405c88:	orr	x1, x6, x1
  405c8c:	csel	x6, x1, x6, ne  // ne = any
  405c90:	lsr	x2, x4, x2
  405c94:	cmp	x6, #0x0
  405c98:	cset	x5, ne  // ne = any
  405c9c:	orr	x5, x5, x2
  405ca0:	ands	x2, x5, #0x7
  405ca4:	b.eq	405df4 <ferror@plt+0x47d4>  // b.none
  405ca8:	mov	x2, #0x0                   	// #0
  405cac:	and	x11, x11, #0xc00000
  405cb0:	orr	w0, w0, #0x10
  405cb4:	cmp	x11, #0x400, lsl #12
  405cb8:	b.eq	405f04 <ferror@plt+0x48e4>  // b.none
  405cbc:	cmp	x11, #0x800, lsl #12
  405cc0:	b.eq	405f18 <ferror@plt+0x48f8>  // b.none
  405cc4:	cbz	x11, 405e5c <ferror@plt+0x483c>
  405cc8:	tbnz	x2, #51, 405e74 <ferror@plt+0x4854>
  405ccc:	ubfx	x4, x2, #3, #48
  405cd0:	extr	x5, x2, x5, #3
  405cd4:	orr	w0, w0, #0x8
  405cd8:	mov	w1, #0x0                   	// #0
  405cdc:	b	405d10 <ferror@plt+0x46f0>
  405ce0:	orr	x5, x6, x4
  405ce4:	cbz	x5, 405d04 <ferror@plt+0x46e4>
  405ce8:	and	x11, x11, #0xc00000
  405cec:	orr	w0, w0, #0x10
  405cf0:	cmp	x11, #0x400, lsl #12
  405cf4:	sub	x5, x1, x8
  405cf8:	b.eq	405d04 <ferror@plt+0x46e4>  // b.none
  405cfc:	cmp	x11, #0x800, lsl #12
  405d00:	csel	x5, x8, xzr, eq  // eq = none
  405d04:	orr	w0, w0, #0x8
  405d08:	mov	w1, #0x0                   	// #0
  405d0c:	mov	x4, #0x0                   	// #0
  405d10:	mov	x3, #0x0                   	// #0
  405d14:	fmov	d0, x5
  405d18:	bfxil	x3, x4, #0, #48
  405d1c:	bfi	x3, x1, #48, #15
  405d20:	bfi	x3, x10, #63, #1
  405d24:	fmov	v0.d[1], x3
  405d28:	str	q0, [sp, #48]
  405d2c:	bl	406db8 <ferror@plt+0x5798>
  405d30:	ldr	q0, [sp, #48]
  405d34:	ldp	x29, x30, [sp], #80
  405d38:	ret
  405d3c:	clz	x9, x6
  405d40:	add	x2, x9, #0x31
  405d44:	add	x9, x9, #0x40
  405d48:	cmp	x2, #0x3c
  405d4c:	b.le	405bac <ferror@plt+0x458c>
  405d50:	sub	w2, w2, #0x3d
  405d54:	lsl	x4, x6, x2
  405d58:	mov	x6, #0x0                   	// #0
  405d5c:	b	405bc8 <ferror@plt+0x45a8>
  405d60:	clz	x3, x1
  405d64:	add	x4, x3, #0x31
  405d68:	add	x0, x3, #0x40
  405d6c:	cmp	x4, #0x3c
  405d70:	b.le	405b4c <ferror@plt+0x452c>
  405d74:	sub	w4, w4, #0x3d
  405d78:	mov	x5, #0x0                   	// #0
  405d7c:	lsl	x7, x1, x4
  405d80:	b	405b68 <ferror@plt+0x4548>
  405d84:	and	x5, x11, #0xc00000
  405d88:	cmp	x5, #0x400, lsl #12
  405d8c:	b.eq	405e88 <ferror@plt+0x4868>  // b.none
  405d90:	cmp	x5, #0x800, lsl #12
  405d94:	b.eq	405e18 <ferror@plt+0x47f8>  // b.none
  405d98:	cbz	x5, 405e0c <ferror@plt+0x47ec>
  405d9c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405da0:	mov	x5, #0xffffffffffffffff    	// #-1
  405da4:	mov	w2, #0x14                  	// #20
  405da8:	orr	w0, w0, w2
  405dac:	b	405d10 <ferror@plt+0x46f0>
  405db0:	mov	x3, x9
  405db4:	ldp	x19, x20, [sp, #16]
  405db8:	ldp	x21, x22, [sp, #32]
  405dbc:	b	405ab8 <ferror@plt+0x4498>
  405dc0:	mov	w1, #0x40                  	// #64
  405dc4:	sub	w1, w1, w2
  405dc8:	lsr	x3, x6, x2
  405dcc:	lsl	x6, x6, x1
  405dd0:	cmp	x6, #0x0
  405dd4:	lsl	x5, x4, x1
  405dd8:	cset	x1, ne  // ne = any
  405ddc:	orr	x5, x5, x3
  405de0:	lsr	x2, x4, x2
  405de4:	orr	x5, x5, x1
  405de8:	tst	x5, #0x7
  405dec:	b.ne	405cac <ferror@plt+0x468c>  // b.any
  405df0:	tbnz	x2, #51, 405f24 <ferror@plt+0x4904>
  405df4:	ubfx	x4, x2, #3, #48
  405df8:	extr	x5, x2, x5, #3
  405dfc:	mov	w1, #0x0                   	// #0
  405e00:	tbz	w11, #11, 4058d0 <ferror@plt+0x42b0>
  405e04:	orr	w0, w0, #0x8
  405e08:	b	405d10 <ferror@plt+0x46f0>
  405e0c:	mov	w1, #0x7fff                	// #32767
  405e10:	mov	x4, #0x0                   	// #0
  405e14:	b	405da4 <ferror@plt+0x4784>
  405e18:	cmp	x8, #0x0
  405e1c:	mov	w2, #0x7fff                	// #32767
  405e20:	mov	x4, #0xffffffffffff        	// #281474976710655
  405e24:	csel	w1, w1, w2, eq  // eq = none
  405e28:	csel	x4, x4, xzr, eq  // eq = none
  405e2c:	csetm	x5, eq  // eq = none
  405e30:	b	405da4 <ferror@plt+0x4784>
  405e34:	and	x1, x6, #0xf
  405e38:	cmp	x1, #0x4
  405e3c:	b.eq	405aec <ferror@plt+0x44cc>  // b.none
  405e40:	adds	x6, x6, #0x4
  405e44:	cinc	x4, x4, cs  // cs = hs, nlast
  405e48:	b	405aec <ferror@plt+0x44cc>
  405e4c:	cbz	x8, 405aec <ferror@plt+0x44cc>
  405e50:	adds	x6, x6, #0x8
  405e54:	cinc	x4, x4, cs  // cs = hs, nlast
  405e58:	b	405aec <ferror@plt+0x44cc>
  405e5c:	and	x1, x5, #0xf
  405e60:	cmp	x1, #0x4
  405e64:	b.eq	405e70 <ferror@plt+0x4850>  // b.none
  405e68:	adds	x5, x5, #0x4
  405e6c:	cinc	x2, x2, cs  // cs = hs, nlast
  405e70:	tbz	x2, #51, 405ccc <ferror@plt+0x46ac>
  405e74:	orr	w0, w0, #0x8
  405e78:	mov	w1, #0x1                   	// #1
  405e7c:	mov	x4, #0x0                   	// #0
  405e80:	mov	x5, #0x0                   	// #0
  405e84:	b	405d10 <ferror@plt+0x46f0>
  405e88:	cmp	x8, #0x0
  405e8c:	mov	w2, #0x7fff                	// #32767
  405e90:	mov	x4, #0xffffffffffff        	// #281474976710655
  405e94:	csel	w1, w1, w2, ne  // ne = any
  405e98:	csel	x4, x4, xzr, ne  // ne = any
  405e9c:	csetm	x5, ne  // ne = any
  405ea0:	b	405da4 <ferror@plt+0x4784>
  405ea4:	cbnz	x8, 405aec <ferror@plt+0x44cc>
  405ea8:	b	405e50 <ferror@plt+0x4830>
  405eac:	mov	x4, #0x2                   	// #2
  405eb0:	cmp	x1, #0xf
  405eb4:	b.ne	405ed8 <ferror@plt+0x48b8>  // b.any
  405eb8:	tbz	x7, #47, 405ef0 <ferror@plt+0x48d0>
  405ebc:	tbnz	x2, #47, 405ef0 <ferror@plt+0x48d0>
  405ec0:	orr	x4, x2, #0x800000000000
  405ec4:	mov	w10, w15
  405ec8:	and	x4, x4, #0xffffffffffff
  405ecc:	mov	x5, x6
  405ed0:	mov	w1, #0x7fff                	// #32767
  405ed4:	b	4058d0 <ferror@plt+0x42b0>
  405ed8:	cmp	x1, #0xb
  405edc:	b.ne	405828 <ferror@plt+0x4208>  // b.any
  405ee0:	mov	x7, x2
  405ee4:	mov	x5, x6
  405ee8:	mov	x16, x4
  405eec:	b	405830 <ferror@plt+0x4210>
  405ef0:	orr	x4, x7, #0x800000000000
  405ef4:	mov	w10, w12
  405ef8:	and	x4, x4, #0xffffffffffff
  405efc:	mov	w1, #0x7fff                	// #32767
  405f00:	b	4058d0 <ferror@plt+0x42b0>
  405f04:	cbnz	x8, 405e70 <ferror@plt+0x4850>
  405f08:	adds	x5, x5, #0x8
  405f0c:	cinc	x2, x2, cs  // cs = hs, nlast
  405f10:	tbnz	x2, #51, 405e74 <ferror@plt+0x4854>
  405f14:	b	405ccc <ferror@plt+0x46ac>
  405f18:	cbnz	x8, 405f08 <ferror@plt+0x48e8>
  405f1c:	tbnz	x2, #51, 405e74 <ferror@plt+0x4854>
  405f20:	b	405ccc <ferror@plt+0x46ac>
  405f24:	orr	w0, w0, #0x10
  405f28:	b	405e74 <ferror@plt+0x4854>
  405f2c:	mov	x2, x4
  405f30:	mov	x4, #0x3                   	// #3
  405f34:	b	405eb0 <ferror@plt+0x4890>
  405f38:	mov	w10, w15
  405f3c:	mov	x8, x13
  405f40:	b	40584c <ferror@plt+0x422c>
  405f44:	nop
  405f48:	stp	x29, x30, [sp, #-48]!
  405f4c:	mov	x29, sp
  405f50:	str	q0, [sp, #16]
  405f54:	str	q1, [sp, #32]
  405f58:	ldp	x5, x1, [sp, #16]
  405f5c:	ldp	x0, x2, [sp, #32]
  405f60:	mrs	x12, fpcr
  405f64:	mov	x9, x0
  405f68:	ubfx	x0, x2, #48, #15
  405f6c:	lsr	x6, x1, #63
  405f70:	ubfx	x7, x1, #48, #15
  405f74:	ubfiz	x3, x1, #3, #48
  405f78:	mov	x13, x0
  405f7c:	lsr	x4, x2, #63
  405f80:	ubfiz	x2, x2, #3, #48
  405f84:	mov	x11, x6
  405f88:	and	w8, w6, #0xff
  405f8c:	mov	x14, x6
  405f90:	sub	w0, w7, w0
  405f94:	mov	x1, x7
  405f98:	orr	x3, x3, x5, lsr #61
  405f9c:	mov	x7, #0x7fff                	// #32767
  405fa0:	and	w4, w4, #0xff
  405fa4:	cmp	x13, x7
  405fa8:	orr	x2, x2, x9, lsr #61
  405fac:	lsl	x6, x5, #3
  405fb0:	lsl	x10, x9, #3
  405fb4:	b.eq	406124 <ferror@plt+0x4b04>  // b.none
  405fb8:	eor	w4, w4, #0x1
  405fbc:	and	x4, x4, #0xff
  405fc0:	cmp	x11, x4
  405fc4:	b.eq	4061bc <ferror@plt+0x4b9c>  // b.none
  405fc8:	cmp	w0, #0x0
  405fcc:	b.le	406140 <ferror@plt+0x4b20>
  405fd0:	cbnz	x13, 4062ac <ferror@plt+0x4c8c>
  405fd4:	orr	x4, x2, x10
  405fd8:	cbz	x4, 40648c <ferror@plt+0x4e6c>
  405fdc:	subs	w0, w0, #0x1
  405fe0:	b.eq	406760 <ferror@plt+0x5140>  // b.none
  405fe4:	mov	x4, #0x7fff                	// #32767
  405fe8:	cmp	x1, x4
  405fec:	b.eq	406460 <ferror@plt+0x4e40>  // b.none
  405ff0:	cmp	w0, #0x74
  405ff4:	b.gt	40647c <ferror@plt+0x4e5c>
  405ff8:	cmp	w0, #0x3f
  405ffc:	b.gt	406624 <ferror@plt+0x5004>
  406000:	mov	w4, #0x40                  	// #64
  406004:	sub	w4, w4, w0
  406008:	lsr	x7, x10, x0
  40600c:	lsl	x10, x10, x4
  406010:	cmp	x10, #0x0
  406014:	lsl	x4, x2, x4
  406018:	cset	x5, ne  // ne = any
  40601c:	orr	x4, x4, x7
  406020:	lsr	x2, x2, x0
  406024:	orr	x4, x4, x5
  406028:	sub	x3, x3, x2
  40602c:	subs	x6, x6, x4
  406030:	sbc	x3, x3, xzr
  406034:	and	x5, x3, #0x7ffffffffffff
  406038:	tbz	x3, #51, 406238 <ferror@plt+0x4c18>
  40603c:	cbz	x5, 406444 <ferror@plt+0x4e24>
  406040:	clz	x0, x5
  406044:	sub	w0, w0, #0xc
  406048:	neg	w3, w0
  40604c:	lsl	x2, x5, x0
  406050:	lsl	x5, x6, x0
  406054:	lsr	x6, x6, x3
  406058:	orr	x3, x6, x2
  40605c:	cmp	x1, w0, sxtw
  406060:	sxtw	x2, w0
  406064:	b.gt	406424 <ferror@plt+0x4e04>
  406068:	sub	w1, w0, w1
  40606c:	add	w0, w1, #0x1
  406070:	cmp	w0, #0x3f
  406074:	b.gt	4065ec <ferror@plt+0x4fcc>
  406078:	mov	w1, #0x40                  	// #64
  40607c:	sub	w1, w1, w0
  406080:	lsr	x2, x5, x0
  406084:	lsl	x5, x5, x1
  406088:	cmp	x5, #0x0
  40608c:	lsl	x6, x3, x1
  406090:	cset	x1, ne  // ne = any
  406094:	orr	x6, x6, x2
  406098:	lsr	x3, x3, x0
  40609c:	orr	x6, x6, x1
  4060a0:	orr	x7, x6, x3
  4060a4:	cbz	x7, 40624c <ferror@plt+0x4c2c>
  4060a8:	and	x0, x6, #0x7
  4060ac:	mov	x1, #0x0                   	// #0
  4060b0:	mov	w4, #0x1                   	// #1
  4060b4:	cbz	x0, 4064b0 <ferror@plt+0x4e90>
  4060b8:	and	x2, x12, #0xc00000
  4060bc:	cmp	x2, #0x400, lsl #12
  4060c0:	b.eq	4063fc <ferror@plt+0x4ddc>  // b.none
  4060c4:	cmp	x2, #0x800, lsl #12
  4060c8:	b.eq	4063dc <ferror@plt+0x4dbc>  // b.none
  4060cc:	cbz	x2, 406408 <ferror@plt+0x4de8>
  4060d0:	and	x2, x3, #0x8000000000000
  4060d4:	mov	w0, #0x10                  	// #16
  4060d8:	cbz	w4, 4060e0 <ferror@plt+0x4ac0>
  4060dc:	orr	w0, w0, #0x8
  4060e0:	cbz	x2, 406190 <ferror@plt+0x4b70>
  4060e4:	add	x1, x1, #0x1
  4060e8:	mov	x2, #0x7fff                	// #32767
  4060ec:	cmp	x1, x2
  4060f0:	b.eq	406304 <ferror@plt+0x4ce4>  // b.none
  4060f4:	ubfx	x7, x3, #3, #48
  4060f8:	extr	x5, x3, x6, #3
  4060fc:	and	w1, w1, #0x7fff
  406100:	mov	x3, #0x0                   	// #0
  406104:	orr	w1, w1, w8, lsl #15
  406108:	bfxil	x3, x7, #0, #48
  40610c:	fmov	d0, x5
  406110:	bfi	x3, x1, #48, #16
  406114:	fmov	v0.d[1], x3
  406118:	cbnz	w0, 406360 <ferror@plt+0x4d40>
  40611c:	ldp	x29, x30, [sp], #48
  406120:	ret
  406124:	orr	x7, x2, x10
  406128:	cbz	x7, 405fb8 <ferror@plt+0x4998>
  40612c:	and	x4, x4, #0xff
  406130:	cmp	x11, x4
  406134:	b.eq	406374 <ferror@plt+0x4d54>  // b.none
  406138:	cmp	w0, #0x0
  40613c:	b.gt	4062ac <ferror@plt+0x4c8c>
  406140:	cbz	w0, 406264 <ferror@plt+0x4c44>
  406144:	mov	w8, w4
  406148:	cbnz	x1, 406580 <ferror@plt+0x4f60>
  40614c:	orr	x1, x3, x6
  406150:	cbz	x1, 406218 <ferror@plt+0x4bf8>
  406154:	cmn	w0, #0x1
  406158:	b.eq	4068c0 <ferror@plt+0x52a0>  // b.none
  40615c:	mov	x1, #0x7fff                	// #32767
  406160:	mvn	w0, w0
  406164:	cmp	x13, x1
  406168:	b.ne	406594 <ferror@plt+0x4f74>  // b.any
  40616c:	orr	x0, x2, x10
  406170:	and	x11, x8, #0xff
  406174:	cbz	x0, 4064f8 <ferror@plt+0x4ed8>
  406178:	lsr	x0, x2, #50
  40617c:	mov	x6, x10
  406180:	eor	x0, x0, #0x1
  406184:	mov	x3, x2
  406188:	and	w0, w0, #0x1
  40618c:	mov	x1, #0x7fff                	// #32767
  406190:	mov	x2, #0x7fff                	// #32767
  406194:	extr	x5, x3, x6, #3
  406198:	lsr	x7, x3, #3
  40619c:	cmp	x1, x2
  4061a0:	b.ne	406258 <ferror@plt+0x4c38>  // b.any
  4061a4:	orr	x1, x7, x5
  4061a8:	cbz	x1, 406a14 <ferror@plt+0x53f4>
  4061ac:	orr	x7, x7, #0x800000000000
  4061b0:	mov	w1, #0x7fff                	// #32767
  4061b4:	and	x7, x7, #0xffffffffffff
  4061b8:	b	406100 <ferror@plt+0x4ae0>
  4061bc:	cmp	w0, #0x0
  4061c0:	b.le	406374 <ferror@plt+0x4d54>
  4061c4:	cbz	x13, 4062b4 <ferror@plt+0x4c94>
  4061c8:	orr	x2, x2, #0x8000000000000
  4061cc:	mov	x4, #0x7fff                	// #32767
  4061d0:	cmp	x1, x4
  4061d4:	b.eq	406460 <ferror@plt+0x4e40>  // b.none
  4061d8:	cmp	w0, #0x74
  4061dc:	b.gt	4065d4 <ferror@plt+0x4fb4>
  4061e0:	cmp	w0, #0x3f
  4061e4:	b.gt	406670 <ferror@plt+0x5050>
  4061e8:	mov	w4, #0x40                  	// #64
  4061ec:	sub	w4, w4, w0
  4061f0:	lsr	x7, x10, x0
  4061f4:	lsl	x10, x10, x4
  4061f8:	cmp	x10, #0x0
  4061fc:	lsl	x4, x2, x4
  406200:	cset	x5, ne  // ne = any
  406204:	orr	x4, x4, x7
  406208:	lsr	x2, x2, x0
  40620c:	orr	x0, x4, x5
  406210:	add	x3, x3, x2
  406214:	b	4065e0 <ferror@plt+0x4fc0>
  406218:	mov	x0, #0x7fff                	// #32767
  40621c:	cmp	x13, x0
  406220:	b.eq	40684c <ferror@plt+0x522c>  // b.none
  406224:	mov	x3, x2
  406228:	mov	x6, x10
  40622c:	mov	x1, x13
  406230:	mov	x14, x4
  406234:	nop
  406238:	orr	x7, x6, x3
  40623c:	and	x0, x6, #0x7
  406240:	mov	w4, #0x0                   	// #0
  406244:	cbnz	x1, 4060b4 <ferror@plt+0x4a94>
  406248:	cbnz	x7, 4060a8 <ferror@plt+0x4a88>
  40624c:	mov	x5, #0x0                   	// #0
  406250:	mov	x1, #0x0                   	// #0
  406254:	mov	w0, #0x0                   	// #0
  406258:	and	x7, x7, #0xffffffffffff
  40625c:	and	w1, w1, #0x7fff
  406260:	b	406100 <ferror@plt+0x4ae0>
  406264:	add	x7, x1, #0x1
  406268:	tst	x7, #0x7ffe
  40626c:	b.ne	406550 <ferror@plt+0x4f30>  // b.any
  406270:	orr	x11, x3, x6
  406274:	orr	x7, x2, x10
  406278:	cbnz	x1, 4066e0 <ferror@plt+0x50c0>
  40627c:	cbz	x11, 40676c <ferror@plt+0x514c>
  406280:	cbz	x7, 406780 <ferror@plt+0x5160>
  406284:	subs	x9, x6, x10
  406288:	cmp	x6, x10
  40628c:	sbc	x5, x3, x2
  406290:	tbz	x5, #51, 406928 <ferror@plt+0x5308>
  406294:	subs	x6, x10, x6
  406298:	mov	w8, w4
  40629c:	sbc	x3, x2, x3
  4062a0:	mov	x14, x4
  4062a4:	orr	x7, x6, x3
  4062a8:	b	4060a4 <ferror@plt+0x4a84>
  4062ac:	orr	x2, x2, #0x8000000000000
  4062b0:	b	405fe4 <ferror@plt+0x49c4>
  4062b4:	orr	x4, x2, x10
  4062b8:	cbz	x4, 40648c <ferror@plt+0x4e6c>
  4062bc:	subs	w0, w0, #0x1
  4062c0:	b.ne	4061cc <ferror@plt+0x4bac>  // b.any
  4062c4:	adds	x6, x6, x10
  4062c8:	adc	x3, x2, x3
  4062cc:	nop
  4062d0:	tbz	x3, #51, 406238 <ferror@plt+0x4c18>
  4062d4:	add	x1, x1, #0x1
  4062d8:	mov	x0, #0x7fff                	// #32767
  4062dc:	cmp	x1, x0
  4062e0:	b.eq	40678c <ferror@plt+0x516c>  // b.none
  4062e4:	and	x0, x6, #0x1
  4062e8:	and	x2, x3, #0xfff7ffffffffffff
  4062ec:	orr	x6, x0, x6, lsr #1
  4062f0:	mov	w4, #0x0                   	// #0
  4062f4:	orr	x6, x6, x3, lsl #63
  4062f8:	lsr	x3, x2, #1
  4062fc:	and	x0, x6, #0x7
  406300:	b	4060b4 <ferror@plt+0x4a94>
  406304:	and	x2, x12, #0xc00000
  406308:	cbz	x2, 406340 <ferror@plt+0x4d20>
  40630c:	cmp	x2, #0x400, lsl #12
  406310:	b.eq	40633c <ferror@plt+0x4d1c>  // b.none
  406314:	cmp	x2, #0x800, lsl #12
  406318:	and	w14, w14, #0x1
  40631c:	csel	w14, w14, wzr, eq  // eq = none
  406320:	cbnz	w14, 406340 <ferror@plt+0x4d20>
  406324:	mov	w1, #0x14                  	// #20
  406328:	mov	x5, #0xffffffffffffffff    	// #-1
  40632c:	orr	w0, w0, w1
  406330:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  406334:	mov	x1, #0x7ffe                	// #32766
  406338:	b	406258 <ferror@plt+0x4c38>
  40633c:	cbnz	x14, 406324 <ferror@plt+0x4d04>
  406340:	mov	w1, #0x14                  	// #20
  406344:	and	x11, x8, #0xff
  406348:	orr	w0, w0, w1
  40634c:	mov	x2, #0x0                   	// #0
  406350:	fmov	d0, x2
  406354:	lsl	x11, x11, #63
  406358:	orr	x3, x11, #0x7fff000000000000
  40635c:	fmov	v0.d[1], x3
  406360:	str	q0, [sp, #16]
  406364:	bl	406db8 <ferror@plt+0x5798>
  406368:	ldr	q0, [sp, #16]
  40636c:	ldp	x29, x30, [sp], #48
  406370:	ret
  406374:	cbz	w0, 406510 <ferror@plt+0x4ef0>
  406378:	cbz	x1, 4064cc <ferror@plt+0x4eac>
  40637c:	mov	x1, #0x7fff                	// #32767
  406380:	neg	w0, w0
  406384:	orr	x3, x3, #0x8000000000000
  406388:	cmp	x13, x1
  40638c:	b.eq	4064ec <ferror@plt+0x4ecc>  // b.none
  406390:	cmp	w0, #0x74
  406394:	b.gt	4067e0 <ferror@plt+0x51c0>
  406398:	cmp	w0, #0x3f
  40639c:	b.gt	406894 <ferror@plt+0x5274>
  4063a0:	mov	w1, #0x40                  	// #64
  4063a4:	sub	w1, w1, w0
  4063a8:	lsr	x4, x6, x0
  4063ac:	lsl	x6, x6, x1
  4063b0:	cmp	x6, #0x0
  4063b4:	lsl	x6, x3, x1
  4063b8:	cset	x1, ne  // ne = any
  4063bc:	orr	x6, x6, x4
  4063c0:	lsr	x0, x3, x0
  4063c4:	orr	x6, x6, x1
  4063c8:	add	x2, x2, x0
  4063cc:	adds	x6, x6, x10
  4063d0:	mov	x1, x13
  4063d4:	cinc	x3, x2, cs  // cs = hs, nlast
  4063d8:	b	4062d0 <ferror@plt+0x4cb0>
  4063dc:	mov	w0, #0x10                  	// #16
  4063e0:	cbz	x14, 4063ec <ferror@plt+0x4dcc>
  4063e4:	adds	x6, x6, #0x8
  4063e8:	cinc	x3, x3, cs  // cs = hs, nlast
  4063ec:	and	x2, x3, #0x8000000000000
  4063f0:	cbz	w4, 4060e0 <ferror@plt+0x4ac0>
  4063f4:	orr	w0, w0, #0x8
  4063f8:	b	4060e0 <ferror@plt+0x4ac0>
  4063fc:	mov	w0, #0x10                  	// #16
  406400:	cbnz	x14, 4063ec <ferror@plt+0x4dcc>
  406404:	b	4063e4 <ferror@plt+0x4dc4>
  406408:	and	x2, x6, #0xf
  40640c:	mov	w0, #0x10                  	// #16
  406410:	cmp	x2, #0x4
  406414:	b.eq	4063ec <ferror@plt+0x4dcc>  // b.none
  406418:	adds	x6, x6, #0x4
  40641c:	cinc	x3, x3, cs  // cs = hs, nlast
  406420:	b	4063ec <ferror@plt+0x4dcc>
  406424:	mov	x6, x5
  406428:	and	x3, x3, #0xfff7ffffffffffff
  40642c:	sub	x1, x1, x2
  406430:	orr	x7, x6, x3
  406434:	and	x0, x6, #0x7
  406438:	mov	w4, #0x0                   	// #0
  40643c:	cbz	x1, 406248 <ferror@plt+0x4c28>
  406440:	b	4060b4 <ferror@plt+0x4a94>
  406444:	clz	x3, x6
  406448:	add	w0, w3, #0x34
  40644c:	cmp	w0, #0x3f
  406450:	b.le	406048 <ferror@plt+0x4a28>
  406454:	sub	w3, w3, #0xc
  406458:	lsl	x3, x6, x3
  40645c:	b	40605c <ferror@plt+0x4a3c>
  406460:	orr	x0, x3, x6
  406464:	cbz	x0, 4064f8 <ferror@plt+0x4ed8>
  406468:	lsr	x0, x3, #50
  40646c:	mov	x1, #0x7fff                	// #32767
  406470:	eor	x0, x0, #0x1
  406474:	and	w0, w0, #0x1
  406478:	b	406190 <ferror@plt+0x4b70>
  40647c:	orr	x2, x2, x10
  406480:	cmp	x2, #0x0
  406484:	cset	x4, ne  // ne = any
  406488:	b	40602c <ferror@plt+0x4a0c>
  40648c:	mov	x0, #0x7fff                	// #32767
  406490:	cmp	x1, x0
  406494:	b.ne	406238 <ferror@plt+0x4c18>  // b.any
  406498:	orr	x0, x3, x6
  40649c:	cbnz	x0, 406468 <ferror@plt+0x4e48>
  4064a0:	mov	x5, #0x0                   	// #0
  4064a4:	mov	x7, #0x0                   	// #0
  4064a8:	mov	w0, #0x0                   	// #0
  4064ac:	b	4061a4 <ferror@plt+0x4b84>
  4064b0:	and	x2, x3, #0x8000000000000
  4064b4:	mov	w0, #0x0                   	// #0
  4064b8:	cbz	w4, 4060e0 <ferror@plt+0x4ac0>
  4064bc:	mov	w0, #0x0                   	// #0
  4064c0:	tbz	w12, #11, 4060e0 <ferror@plt+0x4ac0>
  4064c4:	orr	w0, w0, #0x8
  4064c8:	b	4060e0 <ferror@plt+0x4ac0>
  4064cc:	orr	x1, x3, x6
  4064d0:	cbz	x1, 406858 <ferror@plt+0x5238>
  4064d4:	cmn	w0, #0x1
  4064d8:	b.eq	4069a8 <ferror@plt+0x5388>  // b.none
  4064dc:	mov	x1, #0x7fff                	// #32767
  4064e0:	mvn	w0, w0
  4064e4:	cmp	x13, x1
  4064e8:	b.ne	406390 <ferror@plt+0x4d70>  // b.any
  4064ec:	orr	x0, x2, x10
  4064f0:	cbnz	x0, 406178 <ferror@plt+0x4b58>
  4064f4:	nop
  4064f8:	mov	x2, #0x0                   	// #0
  4064fc:	fmov	d0, x2
  406500:	lsl	x0, x11, #63
  406504:	orr	x3, x0, #0x7fff000000000000
  406508:	fmov	v0.d[1], x3
  40650c:	b	40611c <ferror@plt+0x4afc>
  406510:	add	x7, x1, #0x1
  406514:	tst	x7, #0x7ffe
  406518:	b.ne	40669c <ferror@plt+0x507c>  // b.any
  40651c:	orr	x11, x3, x6
  406520:	cbnz	x1, 406824 <ferror@plt+0x5204>
  406524:	orr	x7, x2, x10
  406528:	cbz	x11, 406888 <ferror@plt+0x5268>
  40652c:	cbz	x7, 406780 <ferror@plt+0x5160>
  406530:	adds	x6, x6, x10
  406534:	adc	x3, x2, x3
  406538:	tbz	x3, #51, 4060a0 <ferror@plt+0x4a80>
  40653c:	and	x3, x3, #0xfff7ffffffffffff
  406540:	and	x0, x6, #0x7
  406544:	mov	w4, #0x0                   	// #0
  406548:	mov	x1, #0x1                   	// #1
  40654c:	b	4060b4 <ferror@plt+0x4a94>
  406550:	subs	x9, x6, x10
  406554:	cmp	x6, x10
  406558:	sbc	x5, x3, x2
  40655c:	tbnz	x5, #51, 4066c8 <ferror@plt+0x50a8>
  406560:	orr	x7, x9, x5
  406564:	cbnz	x7, 4067d8 <ferror@plt+0x51b8>
  406568:	and	x12, x12, #0xc00000
  40656c:	mov	x5, #0x0                   	// #0
  406570:	cmp	x12, #0x800, lsl #12
  406574:	mov	x1, #0x0                   	// #0
  406578:	cset	w8, eq  // eq = none
  40657c:	b	406258 <ferror@plt+0x4c38>
  406580:	mov	x1, #0x7fff                	// #32767
  406584:	neg	w0, w0
  406588:	orr	x3, x3, #0x8000000000000
  40658c:	cmp	x13, x1
  406590:	b.eq	40616c <ferror@plt+0x4b4c>  // b.none
  406594:	cmp	w0, #0x74
  406598:	b.gt	406650 <ferror@plt+0x5030>
  40659c:	cmp	w0, #0x3f
  4065a0:	b.gt	4067f0 <ferror@plt+0x51d0>
  4065a4:	mov	w1, #0x40                  	// #64
  4065a8:	sub	w1, w1, w0
  4065ac:	lsr	x5, x6, x0
  4065b0:	lsl	x6, x6, x1
  4065b4:	cmp	x6, #0x0
  4065b8:	lsl	x6, x3, x1
  4065bc:	cset	x1, ne  // ne = any
  4065c0:	orr	x6, x6, x5
  4065c4:	lsr	x0, x3, x0
  4065c8:	orr	x6, x6, x1
  4065cc:	sub	x2, x2, x0
  4065d0:	b	40665c <ferror@plt+0x503c>
  4065d4:	orr	x2, x2, x10
  4065d8:	cmp	x2, #0x0
  4065dc:	cset	x0, ne  // ne = any
  4065e0:	adds	x6, x0, x6
  4065e4:	cinc	x3, x3, cs  // cs = hs, nlast
  4065e8:	b	4062d0 <ferror@plt+0x4cb0>
  4065ec:	mov	w2, #0x80                  	// #128
  4065f0:	sub	w2, w2, w0
  4065f4:	cmp	w0, #0x40
  4065f8:	sub	w6, w1, #0x3f
  4065fc:	lsl	x0, x3, x2
  406600:	orr	x0, x5, x0
  406604:	csel	x5, x0, x5, ne  // ne = any
  406608:	lsr	x6, x3, x6
  40660c:	cmp	x5, #0x0
  406610:	mov	x3, #0x0                   	// #0
  406614:	cset	x0, ne  // ne = any
  406618:	orr	x6, x0, x6
  40661c:	mov	x7, x6
  406620:	b	4060a4 <ferror@plt+0x4a84>
  406624:	mov	w5, #0x80                  	// #128
  406628:	sub	w5, w5, w0
  40662c:	subs	w0, w0, #0x40
  406630:	lsl	x5, x2, x5
  406634:	orr	x5, x10, x5
  406638:	csel	x10, x5, x10, ne  // ne = any
  40663c:	lsr	x2, x2, x0
  406640:	cmp	x10, #0x0
  406644:	cset	x4, ne  // ne = any
  406648:	orr	x4, x4, x2
  40664c:	b	40602c <ferror@plt+0x4a0c>
  406650:	orr	x3, x3, x6
  406654:	cmp	x3, #0x0
  406658:	cset	x6, ne  // ne = any
  40665c:	subs	x6, x10, x6
  406660:	mov	x1, x13
  406664:	sbc	x3, x2, xzr
  406668:	mov	x14, x4
  40666c:	b	406034 <ferror@plt+0x4a14>
  406670:	mov	w4, #0x80                  	// #128
  406674:	sub	w4, w4, w0
  406678:	subs	w0, w0, #0x40
  40667c:	lsl	x4, x2, x4
  406680:	orr	x4, x10, x4
  406684:	csel	x10, x4, x10, ne  // ne = any
  406688:	lsr	x2, x2, x0
  40668c:	cmp	x10, #0x0
  406690:	cset	x0, ne  // ne = any
  406694:	orr	x0, x0, x2
  406698:	b	4065e0 <ferror@plt+0x4fc0>
  40669c:	mov	x0, #0x7fff                	// #32767
  4066a0:	cmp	x7, x0
  4066a4:	b.eq	4068d8 <ferror@plt+0x52b8>  // b.none
  4066a8:	adds	x6, x6, x10
  4066ac:	mov	x1, x7
  4066b0:	adc	x3, x2, x3
  4066b4:	mov	w4, #0x0                   	// #0
  4066b8:	ubfx	x0, x6, #1, #3
  4066bc:	extr	x6, x3, x6, #1
  4066c0:	lsr	x3, x3, #1
  4066c4:	b	4060b4 <ferror@plt+0x4a94>
  4066c8:	cmp	x10, x6
  4066cc:	mov	w8, w4
  4066d0:	sbc	x5, x2, x3
  4066d4:	sub	x6, x10, x6
  4066d8:	mov	x14, x4
  4066dc:	b	40603c <ferror@plt+0x4a1c>
  4066e0:	mov	x12, #0x7fff                	// #32767
  4066e4:	cmp	x1, x12
  4066e8:	b.eq	406710 <ferror@plt+0x50f0>  // b.none
  4066ec:	cmp	x13, x12
  4066f0:	b.eq	406904 <ferror@plt+0x52e4>  // b.none
  4066f4:	cbnz	x11, 406728 <ferror@plt+0x5108>
  4066f8:	cbnz	x7, 406914 <ferror@plt+0x52f4>
  4066fc:	mov	x5, #0xffffffffffffffff    	// #-1
  406700:	mov	x7, #0xffffffffffff        	// #281474976710655
  406704:	mov	w0, #0x1                   	// #1
  406708:	mov	w8, #0x0                   	// #0
  40670c:	b	4061ac <ferror@plt+0x4b8c>
  406710:	cbz	x11, 4068fc <ferror@plt+0x52dc>
  406714:	lsr	x0, x3, #50
  406718:	cmp	x13, x1
  40671c:	eor	x0, x0, #0x1
  406720:	and	w0, w0, #0x1
  406724:	b.eq	406904 <ferror@plt+0x52e4>  // b.none
  406728:	cbz	x7, 40618c <ferror@plt+0x4b6c>
  40672c:	bfi	x5, x3, #61, #3
  406730:	lsr	x7, x3, #3
  406734:	tbz	x3, #50, 406750 <ferror@plt+0x5130>
  406738:	lsr	x1, x2, #3
  40673c:	tbnz	x2, #50, 406750 <ferror@plt+0x5130>
  406740:	mov	x5, x9
  406744:	mov	w8, w4
  406748:	bfi	x5, x2, #61, #3
  40674c:	mov	x7, x1
  406750:	extr	x7, x7, x5, #61
  406754:	bfi	x5, x7, #61, #3
  406758:	lsr	x7, x7, #3
  40675c:	b	4061a4 <ferror@plt+0x4b84>
  406760:	subs	x6, x6, x10
  406764:	sbc	x3, x3, x2
  406768:	b	406034 <ferror@plt+0x4a14>
  40676c:	cbz	x7, 406874 <ferror@plt+0x5254>
  406770:	mov	x3, x2
  406774:	mov	x6, x10
  406778:	mov	w8, w4
  40677c:	mov	x14, x4
  406780:	mov	x1, #0x0                   	// #0
  406784:	mov	x2, #0x0                   	// #0
  406788:	b	4064bc <ferror@plt+0x4e9c>
  40678c:	ands	x2, x12, #0xc00000
  406790:	b.eq	40681c <ferror@plt+0x51fc>  // b.none
  406794:	cmp	x2, #0x400, lsl #12
  406798:	eor	w0, w8, #0x1
  40679c:	cset	w1, eq  // eq = none
  4067a0:	tst	w1, w0
  4067a4:	b.ne	4068f0 <ferror@plt+0x52d0>  // b.any
  4067a8:	cmp	x2, #0x800, lsl #12
  4067ac:	b.eq	406944 <ferror@plt+0x5324>  // b.none
  4067b0:	cmp	x2, #0x400, lsl #12
  4067b4:	mov	w0, #0x14                  	// #20
  4067b8:	b.ne	406308 <ferror@plt+0x4ce8>  // b.any
  4067bc:	mov	x3, #0xffffffffffffffff    	// #-1
  4067c0:	mov	x1, #0x7ffe                	// #32766
  4067c4:	mov	x6, x3
  4067c8:	mov	w4, #0x0                   	// #0
  4067cc:	mov	w0, #0x14                  	// #20
  4067d0:	cbnz	x14, 4063ec <ferror@plt+0x4dcc>
  4067d4:	b	4063e4 <ferror@plt+0x4dc4>
  4067d8:	mov	x6, x9
  4067dc:	b	40603c <ferror@plt+0x4a1c>
  4067e0:	orr	x3, x3, x6
  4067e4:	cmp	x3, #0x0
  4067e8:	cset	x6, ne  // ne = any
  4067ec:	b	4063cc <ferror@plt+0x4dac>
  4067f0:	mov	w1, #0x80                  	// #128
  4067f4:	sub	w1, w1, w0
  4067f8:	subs	w0, w0, #0x40
  4067fc:	lsl	x1, x3, x1
  406800:	orr	x1, x6, x1
  406804:	csel	x6, x1, x6, ne  // ne = any
  406808:	lsr	x3, x3, x0
  40680c:	cmp	x6, #0x0
  406810:	cset	x6, ne  // ne = any
  406814:	orr	x6, x6, x3
  406818:	b	40665c <ferror@plt+0x503c>
  40681c:	mov	w0, #0x14                  	// #20
  406820:	b	40634c <ferror@plt+0x4d2c>
  406824:	mov	x7, #0x7fff                	// #32767
  406828:	cmp	x1, x7
  40682c:	b.eq	406960 <ferror@plt+0x5340>  // b.none
  406830:	cmp	x13, x7
  406834:	b.eq	4069c4 <ferror@plt+0x53a4>  // b.none
  406838:	cbnz	x11, 406978 <ferror@plt+0x5358>
  40683c:	mov	x3, x2
  406840:	mov	x6, x10
  406844:	mov	x1, #0x7fff                	// #32767
  406848:	b	406190 <ferror@plt+0x4b70>
  40684c:	orr	x0, x2, x10
  406850:	cbz	x0, 4064a0 <ferror@plt+0x4e80>
  406854:	b	406178 <ferror@plt+0x4b58>
  406858:	mov	x0, #0x7fff                	// #32767
  40685c:	cmp	x13, x0
  406860:	b.eq	40684c <ferror@plt+0x522c>  // b.none
  406864:	mov	x3, x2
  406868:	mov	x6, x10
  40686c:	mov	x1, x13
  406870:	b	406238 <ferror@plt+0x4c18>
  406874:	and	x12, x12, #0xc00000
  406878:	mov	x5, #0x0                   	// #0
  40687c:	cmp	x12, #0x800, lsl #12
  406880:	cset	w8, eq  // eq = none
  406884:	b	406258 <ferror@plt+0x4c38>
  406888:	mov	x3, x2
  40688c:	mov	x6, x10
  406890:	b	4060a4 <ferror@plt+0x4a84>
  406894:	mov	w1, #0x80                  	// #128
  406898:	sub	w1, w1, w0
  40689c:	subs	w0, w0, #0x40
  4068a0:	lsl	x1, x3, x1
  4068a4:	orr	x1, x6, x1
  4068a8:	csel	x6, x1, x6, ne  // ne = any
  4068ac:	lsr	x3, x3, x0
  4068b0:	cmp	x6, #0x0
  4068b4:	cset	x6, ne  // ne = any
  4068b8:	orr	x6, x6, x3
  4068bc:	b	4063cc <ferror@plt+0x4dac>
  4068c0:	cmp	x10, x6
  4068c4:	mov	x1, x13
  4068c8:	sbc	x3, x2, x3
  4068cc:	sub	x6, x10, x6
  4068d0:	mov	x14, x4
  4068d4:	b	406034 <ferror@plt+0x4a14>
  4068d8:	ands	x2, x12, #0xc00000
  4068dc:	b.eq	40681c <ferror@plt+0x51fc>  // b.none
  4068e0:	cmp	x2, #0x400, lsl #12
  4068e4:	eor	w0, w8, #0x1
  4068e8:	csel	w0, w0, wzr, eq  // eq = none
  4068ec:	cbz	w0, 4067a8 <ferror@plt+0x5188>
  4068f0:	mov	w0, #0x14                  	// #20
  4068f4:	mov	x11, #0x0                   	// #0
  4068f8:	b	40634c <ferror@plt+0x4d2c>
  4068fc:	cmp	x13, x1
  406900:	b.ne	4066f8 <ferror@plt+0x50d8>  // b.any
  406904:	cbz	x7, 4069b8 <ferror@plt+0x5398>
  406908:	tst	x2, #0x4000000000000
  40690c:	csinc	w0, w0, wzr, ne  // ne = any
  406910:	cbnz	x11, 40672c <ferror@plt+0x510c>
  406914:	mov	w8, w4
  406918:	mov	x3, x2
  40691c:	mov	x6, x10
  406920:	mov	x1, #0x7fff                	// #32767
  406924:	b	406190 <ferror@plt+0x4b70>
  406928:	orr	x7, x9, x5
  40692c:	cbz	x7, 406874 <ferror@plt+0x5254>
  406930:	mov	x3, x5
  406934:	and	x0, x9, #0x7
  406938:	mov	x6, x9
  40693c:	mov	w4, #0x1                   	// #1
  406940:	b	4060b4 <ferror@plt+0x4a94>
  406944:	cbnz	x11, 4069d8 <ferror@plt+0x53b8>
  406948:	mov	x3, #0xffffffffffffffff    	// #-1
  40694c:	mov	w8, #0x0                   	// #0
  406950:	mov	x6, x3
  406954:	mov	x1, #0x7ffe                	// #32766
  406958:	mov	w0, #0x14                  	// #20
  40695c:	b	4060e4 <ferror@plt+0x4ac4>
  406960:	cbz	x11, 4069e4 <ferror@plt+0x53c4>
  406964:	lsr	x0, x3, #50
  406968:	cmp	x13, x1
  40696c:	eor	x0, x0, #0x1
  406970:	and	w0, w0, #0x1
  406974:	b.eq	406a04 <ferror@plt+0x53e4>  // b.none
  406978:	orr	x10, x2, x10
  40697c:	cbz	x10, 40618c <ferror@plt+0x4b6c>
  406980:	bfi	x5, x3, #61, #3
  406984:	lsr	x7, x3, #3
  406988:	tbz	x3, #50, 406750 <ferror@plt+0x5130>
  40698c:	lsr	x1, x2, #3
  406990:	tbnz	x2, #50, 406750 <ferror@plt+0x5130>
  406994:	and	x5, x9, #0x1fffffffffffffff
  406998:	mov	w8, w4
  40699c:	orr	x5, x5, x2, lsl #61
  4069a0:	mov	x7, x1
  4069a4:	b	406750 <ferror@plt+0x5130>
  4069a8:	adds	x6, x6, x10
  4069ac:	mov	x1, x13
  4069b0:	adc	x3, x2, x3
  4069b4:	b	4062d0 <ferror@plt+0x4cb0>
  4069b8:	cbz	x11, 4066fc <ferror@plt+0x50dc>
  4069bc:	mov	x1, #0x7fff                	// #32767
  4069c0:	b	406190 <ferror@plt+0x4b70>
  4069c4:	orr	x1, x2, x10
  4069c8:	cbnz	x1, 4069f4 <ferror@plt+0x53d4>
  4069cc:	cbz	x11, 4064a0 <ferror@plt+0x4e80>
  4069d0:	mov	x1, #0x7fff                	// #32767
  4069d4:	b	406190 <ferror@plt+0x4b70>
  4069d8:	mov	w0, #0x14                  	// #20
  4069dc:	mov	x11, #0x1                   	// #1
  4069e0:	b	40634c <ferror@plt+0x4d2c>
  4069e4:	cmp	x13, x1
  4069e8:	b.ne	40683c <ferror@plt+0x521c>  // b.any
  4069ec:	orr	x1, x2, x10
  4069f0:	cbz	x1, 4064a0 <ferror@plt+0x4e80>
  4069f4:	tst	x2, #0x4000000000000
  4069f8:	csinc	w0, w0, wzr, ne  // ne = any
  4069fc:	cbnz	x11, 406980 <ferror@plt+0x5360>
  406a00:	b	40683c <ferror@plt+0x521c>
  406a04:	orr	x1, x2, x10
  406a08:	cbnz	x1, 4069f4 <ferror@plt+0x53d4>
  406a0c:	mov	x1, #0x7fff                	// #32767
  406a10:	b	406190 <ferror@plt+0x4b70>
  406a14:	mov	x5, #0x0                   	// #0
  406a18:	mov	w1, #0x7fff                	// #32767
  406a1c:	mov	x7, #0x0                   	// #0
  406a20:	b	406100 <ferror@plt+0x4ae0>
  406a24:	nop
  406a28:	cmp	w0, #0x0
  406a2c:	cbz	w0, 406a78 <ferror@plt+0x5458>
  406a30:	cneg	w1, w0, lt  // lt = tstop
  406a34:	mov	w4, #0x403e                	// #16446
  406a38:	clz	x3, x1
  406a3c:	mov	w2, #0x402f                	// #16431
  406a40:	sub	w4, w4, w3
  406a44:	lsr	w0, w0, #31
  406a48:	sub	w2, w2, w4
  406a4c:	mov	x3, #0x0                   	// #0
  406a50:	and	w4, w4, #0x7fff
  406a54:	lsl	x1, x1, x2
  406a58:	and	x1, x1, #0xffffffffffff
  406a5c:	orr	w0, w4, w0, lsl #15
  406a60:	mov	x2, #0x0                   	// #0
  406a64:	bfxil	x3, x1, #0, #48
  406a68:	fmov	d0, x2
  406a6c:	bfi	x3, x0, #48, #16
  406a70:	fmov	v0.d[1], x3
  406a74:	ret
  406a78:	mov	w4, #0x0                   	// #0
  406a7c:	mov	x1, #0x0                   	// #0
  406a80:	mov	w0, #0x0                   	// #0
  406a84:	mov	x3, #0x0                   	// #0
  406a88:	orr	w0, w4, w0, lsl #15
  406a8c:	bfxil	x3, x1, #0, #48
  406a90:	mov	x2, #0x0                   	// #0
  406a94:	fmov	d0, x2
  406a98:	bfi	x3, x0, #48, #16
  406a9c:	fmov	v0.d[1], x3
  406aa0:	ret
  406aa4:	nop
  406aa8:	stp	x29, x30, [sp, #-48]!
  406aac:	mov	x29, sp
  406ab0:	str	x19, [sp, #16]
  406ab4:	str	q0, [sp, #32]
  406ab8:	ldp	x3, x0, [sp, #32]
  406abc:	mrs	x6, fpcr
  406ac0:	ubfx	x2, x0, #48, #15
  406ac4:	lsr	x4, x0, #63
  406ac8:	add	x1, x2, #0x1
  406acc:	ubfiz	x0, x0, #3, #48
  406ad0:	tst	x1, #0x7ffe
  406ad4:	and	w4, w4, #0xff
  406ad8:	orr	x0, x0, x3, lsr #61
  406adc:	lsl	x5, x3, #3
  406ae0:	b.eq	406b60 <ferror@plt+0x5540>  // b.none
  406ae4:	mov	x1, #0xffffffffffffc400    	// #-15360
  406ae8:	add	x2, x2, x1
  406aec:	cmp	x2, #0x7fe
  406af0:	b.le	406ba4 <ferror@plt+0x5584>
  406af4:	ands	x0, x6, #0xc00000
  406af8:	b.eq	406c3c <ferror@plt+0x561c>  // b.none
  406afc:	cmp	x0, #0x400, lsl #12
  406b00:	b.eq	406d70 <ferror@plt+0x5750>  // b.none
  406b04:	cmp	x0, #0x800, lsl #12
  406b08:	csel	w7, w4, wzr, eq  // eq = none
  406b0c:	cbnz	w7, 406c3c <ferror@plt+0x561c>
  406b10:	mov	x1, #0xffffffffffffffff    	// #-1
  406b14:	mov	x2, #0x7fe                 	// #2046
  406b18:	mov	w0, #0x14                  	// #20
  406b1c:	b.ne	406be8 <ferror@plt+0x55c8>  // b.any
  406b20:	cmp	w4, #0x0
  406b24:	add	x3, x1, #0x8
  406b28:	csel	x1, x3, x1, ne  // ne = any
  406b2c:	and	x3, x1, #0x80000000000000
  406b30:	cbnz	w7, 406bf0 <ferror@plt+0x55d0>
  406b34:	cbnz	x3, 406bf8 <ferror@plt+0x55d8>
  406b38:	lsr	x1, x1, #3
  406b3c:	and	w3, w2, #0x7ff
  406b40:	and	x4, x4, #0xff
  406b44:	bfi	x1, x3, #52, #12
  406b48:	orr	x19, x1, x4, lsl #63
  406b4c:	bl	406db8 <ferror@plt+0x5798>
  406b50:	fmov	d0, x19
  406b54:	ldr	x19, [sp, #16]
  406b58:	ldp	x29, x30, [sp], #48
  406b5c:	ret
  406b60:	orr	x1, x0, x5
  406b64:	cbnz	x2, 406b98 <ferror@plt+0x5578>
  406b68:	cbnz	x1, 406c14 <ferror@plt+0x55f4>
  406b6c:	mov	w0, #0x0                   	// #0
  406b70:	and	w2, w2, #0x7ff
  406b74:	mov	x1, #0x0                   	// #0
  406b78:	and	x4, x4, #0xff
  406b7c:	bfi	x1, x2, #52, #12
  406b80:	orr	x19, x1, x4, lsl #63
  406b84:	cbnz	w0, 406b4c <ferror@plt+0x552c>
  406b88:	fmov	d0, x19
  406b8c:	ldr	x19, [sp, #16]
  406b90:	ldp	x29, x30, [sp], #48
  406b94:	ret
  406b98:	cbnz	x1, 406c48 <ferror@plt+0x5628>
  406b9c:	mov	x2, #0x7ff                 	// #2047
  406ba0:	b	406b6c <ferror@plt+0x554c>
  406ba4:	cmp	x2, #0x0
  406ba8:	b.le	406c70 <ferror@plt+0x5650>
  406bac:	cmp	xzr, x3, lsl #7
  406bb0:	mov	w7, #0x0                   	// #0
  406bb4:	cset	x1, ne  // ne = any
  406bb8:	orr	x5, x1, x5, lsr #60
  406bbc:	orr	x1, x5, x0, lsl #4
  406bc0:	mov	w0, #0x0                   	// #0
  406bc4:	tst	x5, #0x7
  406bc8:	b.eq	406d28 <ferror@plt+0x5708>  // b.none
  406bcc:	and	x3, x6, #0xc00000
  406bd0:	cmp	x3, #0x400, lsl #12
  406bd4:	b.eq	406c2c <ferror@plt+0x560c>  // b.none
  406bd8:	cmp	x3, #0x800, lsl #12
  406bdc:	mov	w0, #0x10                  	// #16
  406be0:	b.eq	406b20 <ferror@plt+0x5500>  // b.none
  406be4:	cbz	x3, 406d34 <ferror@plt+0x5714>
  406be8:	and	x3, x1, #0x80000000000000
  406bec:	cbz	w7, 406bf4 <ferror@plt+0x55d4>
  406bf0:	orr	w0, w0, #0x8
  406bf4:	cbz	x3, 406d28 <ferror@plt+0x5708>
  406bf8:	cmp	x2, #0x7fe
  406bfc:	add	x2, x2, #0x1
  406c00:	b.eq	406cd0 <ferror@plt+0x56b0>  // b.none
  406c04:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  406c08:	and	w2, w2, #0x7ff
  406c0c:	and	x1, x3, x1, lsr #3
  406c10:	b	406b78 <ferror@plt+0x5558>
  406c14:	and	x3, x6, #0xc00000
  406c18:	mov	w7, #0x1                   	// #1
  406c1c:	cmp	x3, #0x400, lsl #12
  406c20:	mov	x2, #0x0                   	// #0
  406c24:	mov	x1, #0x1                   	// #1
  406c28:	b.ne	406bd8 <ferror@plt+0x55b8>  // b.any
  406c2c:	cbnz	w4, 406c34 <ferror@plt+0x5614>
  406c30:	add	x1, x1, #0x8
  406c34:	mov	w0, #0x10                  	// #16
  406c38:	b	406b2c <ferror@plt+0x550c>
  406c3c:	mov	x2, #0x7ff                 	// #2047
  406c40:	mov	w0, #0x14                  	// #20
  406c44:	b	406b70 <ferror@plt+0x5550>
  406c48:	mov	x3, #0x7fff                	// #32767
  406c4c:	extr	x1, x0, x5, #60
  406c50:	lsr	x0, x0, #50
  406c54:	cmp	x2, x3
  406c58:	lsr	x1, x1, #3
  406c5c:	eor	w0, w0, #0x1
  406c60:	orr	x1, x1, #0x8000000000000
  406c64:	csel	w0, w0, wzr, eq  // eq = none
  406c68:	mov	w2, #0x7ff                 	// #2047
  406c6c:	b	406b78 <ferror@plt+0x5558>
  406c70:	cmn	x2, #0x34
  406c74:	b.lt	406c14 <ferror@plt+0x55f4>  // b.tstop
  406c78:	mov	x3, #0x3d                  	// #61
  406c7c:	sub	x7, x3, x2
  406c80:	orr	x0, x0, #0x8000000000000
  406c84:	cmp	x7, #0x3f
  406c88:	b.le	406d48 <ferror@plt+0x5728>
  406c8c:	add	w1, w2, #0x43
  406c90:	cmp	x7, #0x40
  406c94:	mov	w3, #0xfffffffd            	// #-3
  406c98:	sub	w2, w3, w2
  406c9c:	lsl	x1, x0, x1
  406ca0:	orr	x1, x5, x1
  406ca4:	csel	x5, x1, x5, ne  // ne = any
  406ca8:	lsr	x0, x0, x2
  406cac:	cmp	x5, #0x0
  406cb0:	cset	x1, ne  // ne = any
  406cb4:	orr	x1, x1, x0
  406cb8:	cmp	x1, #0x0
  406cbc:	cset	w7, ne  // ne = any
  406cc0:	tst	x1, #0x7
  406cc4:	b.eq	406d0c <ferror@plt+0x56ec>  // b.none
  406cc8:	mov	x2, #0x0                   	// #0
  406ccc:	b	406bcc <ferror@plt+0x55ac>
  406cd0:	mov	w3, w2
  406cd4:	ands	x1, x6, #0xc00000
  406cd8:	b.eq	406d00 <ferror@plt+0x56e0>  // b.none
  406cdc:	cmp	x1, #0x400, lsl #12
  406ce0:	b.eq	406d88 <ferror@plt+0x5768>  // b.none
  406ce4:	cmp	x1, #0x800, lsl #12
  406ce8:	mov	w5, #0x7fe                 	// #2046
  406cec:	csel	w1, w4, wzr, eq  // eq = none
  406cf0:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406cf4:	cmp	w1, #0x0
  406cf8:	csel	w3, w3, w5, ne  // ne = any
  406cfc:	csel	x1, xzr, x2, ne  // ne = any
  406d00:	mov	w2, #0x14                  	// #20
  406d04:	orr	w0, w0, w2
  406d08:	b	406b40 <ferror@plt+0x5520>
  406d0c:	and	x3, x1, #0x80000000000000
  406d10:	cbnz	x1, 406da0 <ferror@plt+0x5780>
  406d14:	nop
  406d18:	mov	w0, #0x0                   	// #0
  406d1c:	mov	x2, #0x1                   	// #1
  406d20:	cbnz	x3, 406c04 <ferror@plt+0x55e4>
  406d24:	mov	x2, #0x0                   	// #0
  406d28:	lsr	x1, x1, #3
  406d2c:	and	w2, w2, #0x7ff
  406d30:	b	406b78 <ferror@plt+0x5558>
  406d34:	and	x3, x1, #0xf
  406d38:	cmp	x3, #0x4
  406d3c:	add	x3, x1, #0x4
  406d40:	csel	x1, x3, x1, ne  // ne = any
  406d44:	b	406b2c <ferror@plt+0x550c>
  406d48:	add	w1, w2, #0x3
  406d4c:	sub	w2, w3, w2
  406d50:	lsl	x3, x5, x1
  406d54:	cmp	x3, #0x0
  406d58:	cset	x3, ne  // ne = any
  406d5c:	lsr	x2, x5, x2
  406d60:	orr	x2, x2, x3
  406d64:	lsl	x0, x0, x1
  406d68:	orr	x1, x0, x2
  406d6c:	b	406cb8 <ferror@plt+0x5698>
  406d70:	cbz	w4, 406c3c <ferror@plt+0x561c>
  406d74:	mov	x1, #0xffffffffffffffff    	// #-1
  406d78:	mov	x2, #0x7fe                 	// #2046
  406d7c:	mov	w7, #0x0                   	// #0
  406d80:	mov	w0, #0x14                  	// #20
  406d84:	b	406b2c <ferror@plt+0x550c>
  406d88:	cmp	w4, #0x0
  406d8c:	mov	w1, #0x7fe                 	// #2046
  406d90:	csel	w3, w2, w1, eq  // eq = none
  406d94:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406d98:	csel	x1, xzr, x2, eq  // eq = none
  406d9c:	b	406d00 <ferror@plt+0x56e0>
  406da0:	tbz	w6, #11, 406d18 <ferror@plt+0x56f8>
  406da4:	mov	w0, #0x0                   	// #0
  406da8:	mov	x2, #0x0                   	// #0
  406dac:	orr	w0, w0, #0x8
  406db0:	b	406bf4 <ferror@plt+0x55d4>
  406db4:	nop
  406db8:	tbz	w0, #0, 406dc8 <ferror@plt+0x57a8>
  406dbc:	movi	v1.2s, #0x0
  406dc0:	fdiv	s0, s1, s1
  406dc4:	mrs	x1, fpsr
  406dc8:	tbz	w0, #1, 406ddc <ferror@plt+0x57bc>
  406dcc:	fmov	s1, #1.000000000000000000e+00
  406dd0:	movi	v2.2s, #0x0
  406dd4:	fdiv	s0, s1, s2
  406dd8:	mrs	x1, fpsr
  406ddc:	tbz	w0, #2, 406dfc <ferror@plt+0x57dc>
  406de0:	mov	w2, #0xc5ae                	// #50606
  406de4:	mov	w1, #0x7f7fffff            	// #2139095039
  406de8:	movk	w2, #0x749d, lsl #16
  406dec:	fmov	s1, w1
  406df0:	fmov	s2, w2
  406df4:	fadd	s0, s1, s2
  406df8:	mrs	x1, fpsr
  406dfc:	tbz	w0, #3, 406e0c <ferror@plt+0x57ec>
  406e00:	movi	v1.2s, #0x80, lsl #16
  406e04:	fmul	s0, s1, s1
  406e08:	mrs	x1, fpsr
  406e0c:	tbz	w0, #4, 406e24 <ferror@plt+0x5804>
  406e10:	mov	w0, #0x7f7fffff            	// #2139095039
  406e14:	fmov	s2, #1.000000000000000000e+00
  406e18:	fmov	s1, w0
  406e1c:	fsub	s0, s1, s2
  406e20:	mrs	x0, fpsr
  406e24:	ret
  406e28:	stp	x29, x30, [sp, #-64]!
  406e2c:	mov	x29, sp
  406e30:	stp	x19, x20, [sp, #16]
  406e34:	adrp	x20, 418000 <ferror@plt+0x169e0>
  406e38:	add	x20, x20, #0xdd0
  406e3c:	stp	x21, x22, [sp, #32]
  406e40:	adrp	x21, 418000 <ferror@plt+0x169e0>
  406e44:	add	x21, x21, #0xdc8
  406e48:	sub	x20, x20, x21
  406e4c:	mov	w22, w0
  406e50:	stp	x23, x24, [sp, #48]
  406e54:	mov	x23, x1
  406e58:	mov	x24, x2
  406e5c:	bl	401378 <_exit@plt-0x38>
  406e60:	cmp	xzr, x20, asr #3
  406e64:	b.eq	406e90 <ferror@plt+0x5870>  // b.none
  406e68:	asr	x20, x20, #3
  406e6c:	mov	x19, #0x0                   	// #0
  406e70:	ldr	x3, [x21, x19, lsl #3]
  406e74:	mov	x2, x24
  406e78:	add	x19, x19, #0x1
  406e7c:	mov	x1, x23
  406e80:	mov	w0, w22
  406e84:	blr	x3
  406e88:	cmp	x20, x19
  406e8c:	b.ne	406e70 <ferror@plt+0x5850>  // b.any
  406e90:	ldp	x19, x20, [sp, #16]
  406e94:	ldp	x21, x22, [sp, #32]
  406e98:	ldp	x23, x24, [sp, #48]
  406e9c:	ldp	x29, x30, [sp], #64
  406ea0:	ret
  406ea4:	nop
  406ea8:	ret
  406eac:	nop
  406eb0:	adrp	x2, 419000 <ferror@plt+0x179e0>
  406eb4:	mov	x1, #0x0                   	// #0
  406eb8:	ldr	x2, [x2, #328]
  406ebc:	b	401440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406ec0 <.fini>:
  406ec0:	stp	x29, x30, [sp, #-16]!
  406ec4:	mov	x29, sp
  406ec8:	ldp	x29, x30, [sp], #16
  406ecc:	ret
