============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.10-p002_1
  Generated on:           Nov 02 2019  05:03:20 pm
  Module:                 mpadd256_full
  Operating conditions:   PVT_1P08V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               
   Gate    Instances    Area       Library    
----------------------------------------------
ADDFX1           255  1308.150    slow_vdd1v2 
AND2X4             1     2.736    slow_vdd1v2 
AND2XL             2     2.736    slow_vdd1v2 
AOI2BB1XL          1     2.052    slow_vdd1v2 
CLKINVX6           4     9.576    slow_vdd1v2 
DFFQXL             1     5.472    slow_vdd1v2 
INVX1            105    71.820    slow_vdd1v2 
NAND2BX1           1     1.368    slow_vdd1v2 
OR2X1              1     1.368    slow_vdd1v2 
SDFFQX1          769  5785.956    slow_vdd1v2 
----------------------------------------------
total           1140  7191.234                


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential           770 5791.428   80.5 
inverter             109   81.396    1.1 
logic                261 1318.410   18.3 
physical_cells         0    0.000    0.0 
-----------------------------------------
total               1140 7191.234  100.0 

