{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735031923799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735031923799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 17:18:43 2024 " "Processing started: Tue Dec 24 17:18:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735031923799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735031923799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake_2 -c Snake_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake_2 -c Snake_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735031923799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735031924040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Snake_2.v(153) " "Verilog HDL information at Snake_2.v(153): always construct contains both blocking and non-blocking assignments" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735031924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_2.v 1 1 " "Found 1 design units, including 1 entities, in source file snake_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake_2 " "Found entity 1: Snake_2" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735031924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735031924080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snake_2 " "Elaborating entity \"Snake_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735031924111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pass Snake_2.v(23) " "Verilog HDL or VHDL warning at Snake_2.v(23): object \"pass\" assigned a value but never read" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pass_pic Snake_2.v(24) " "Verilog HDL or VHDL warning at Snake_2.v(24): object \"pass_pic\" assigned a value but never read" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "map Snake_2.v(38) " "Verilog HDL warning at Snake_2.v(38): initial value for variable map should be constant" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "body_mem_x Snake_2.v(38) " "Verilog HDL warning at Snake_2.v(38): initial value for variable body_mem_x should be constant" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "body_mem_y Snake_2.v(38) " "Verilog HDL warning at Snake_2.v(38): initial value for variable body_mem_y should be constant" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 38 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Snake_2.v(97) " "Verilog HDL assignment warning at Snake_2.v(97): truncated value with size 32 to match size of target (25)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Snake_2.v(105) " "Verilog HDL assignment warning at Snake_2.v(105): truncated value with size 32 to match size of target (25)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Snake_2.v(121) " "Verilog HDL Always Construct warning at Snake_2.v(121): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point Snake_2.v(126) " "Verilog HDL Always Construct warning at Snake_2.v(126): variable \"point\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Snake_2.v(134) " "Verilog HDL Always Construct warning at Snake_2.v(134): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "item_x Snake_2.v(134) " "Verilog HDL Always Construct warning at Snake_2.v(134): variable \"item_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "item_y Snake_2.v(135) " "Verilog HDL Always Construct warning at Snake_2.v(135): variable \"item_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LedR Snake_2.v(120) " "Verilog HDL Always Construct warning at Snake_2.v(120): inferring latch(es) for variable \"LedR\", which holds its previous value in one or more paths through the always construct" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_dir Snake_2.v(142) " "Verilog HDL Always Construct warning at Snake_2.v(142): variable \"move_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_dir Snake_2.v(144) " "Verilog HDL Always Construct warning at Snake_2.v(144): variable \"move_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_dir Snake_2.v(146) " "Verilog HDL Always Construct warning at Snake_2.v(146): variable \"move_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_dir Snake_2.v(148) " "Verilog HDL Always Construct warning at Snake_2.v(148): variable \"move_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_dir Snake_2.v(141) " "Verilog HDL Always Construct warning at Snake_2.v(141): inferring latch(es) for variable \"move_dir\", which holds its previous value in one or more paths through the always construct" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(154) " "Verilog HDL assignment warning at Snake_2.v(154): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(155) " "Verilog HDL assignment warning at Snake_2.v(155): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(156) " "Verilog HDL assignment warning at Snake_2.v(156): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(157) " "Verilog HDL assignment warning at Snake_2.v(157): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Snake_2.v(171) " "Verilog HDL assignment warning at Snake_2.v(171): truncated value with size 32 to match size of target (8)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924111 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(175) " "Verilog HDL assignment warning at Snake_2.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924120 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Snake_2.v(179) " "Verilog HDL assignment warning at Snake_2.v(179): truncated value with size 32 to match size of target (3)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924120 "|Snake_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Snake_2.v(185) " "Verilog HDL assignment warning at Snake_2.v(185): truncated value with size 32 to match size of target (7)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735031924120 "|Snake_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_over_pattern.data_a 0 Snake_2.v(37) " "Net \"game_over_pattern.data_a\" at Snake_2.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1735031924310 "|Snake_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_over_pattern.waddr_a 0 Snake_2.v(37) " "Net \"game_over_pattern.waddr_a\" at Snake_2.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1735031924310 "|Snake_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_over_pattern.we_a 0 Snake_2.v(37) " "Net \"game_over_pattern.we_a\" at Snake_2.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1735031924315 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_dir.11 Snake_2.v(144) " "Inferred latch for \"move_dir.11\" at Snake_2.v(144)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_dir.10 Snake_2.v(144) " "Inferred latch for \"move_dir.10\" at Snake_2.v(144)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_dir.01 Snake_2.v(144) " "Inferred latch for \"move_dir.01\" at Snake_2.v(144)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_dir.00 Snake_2.v(144) " "Inferred latch for \"move_dir.00\" at Snake_2.v(144)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[7\] Snake_2.v(137) " "Inferred latch for \"LedR\[7\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[6\] Snake_2.v(137) " "Inferred latch for \"LedR\[6\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[5\] Snake_2.v(137) " "Inferred latch for \"LedR\[5\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[4\] Snake_2.v(137) " "Inferred latch for \"LedR\[4\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[3\] Snake_2.v(137) " "Inferred latch for \"LedR\[3\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[2\] Snake_2.v(137) " "Inferred latch for \"LedR\[2\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[1\] Snake_2.v(137) " "Inferred latch for \"LedR\[1\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR\[0\] Snake_2.v(137) " "Inferred latch for \"LedR\[0\]\" at Snake_2.v(137)" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735031925235 "|Snake_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "game_over_pattern " "RAM logic \"game_over_pattern\" is uninferred due to inappropriate RAM size" {  } { { "Snake_2.v" "game_over_pattern" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1735031928860 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1735031928860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1735031929235 "|Snake_2|enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1735031929235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735031929320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "349 " "349 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1735031929590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jenny/Documents/Logic2024/Snake_2/output_files/Snake_2.map.smsg " "Generated suppressed messages file C:/Users/jenny/Documents/Logic2024/Snake_2/output_files/Snake_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735031929630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735031929730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031929730 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Snake_2.v" "" { Text "C:/Users/jenny/Documents/Logic2024/Snake_2/Snake_2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735031929794 "|Snake_2|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1735031929794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735031929794 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735031929794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735031929794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735031929794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735031929814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 17:18:49 2024 " "Processing ended: Tue Dec 24 17:18:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735031929814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735031929814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735031929814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735031929814 ""}
