$date
	Tue Dec  3 15:53:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_total $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % cin $end
$var wire 1 & clk $end
$var wire 4 ) sum [3:0] $end
$var wire 4 * insum [3:0] $end
$var wire 1 + incarry_out $end
$var wire 1 , inc $end
$var wire 4 - inb [3:0] $end
$var wire 4 . ina [3:0] $end
$var wire 1 " carry_out $end
$scope module c1 $end
$var wire 4 / A1 [3:0] $end
$var wire 4 0 B1 [3:0] $end
$var wire 1 1 C00 $end
$var wire 1 2 Cout $end
$var wire 1 + Cout_final $end
$var wire 1 3 temp1 $end
$var wire 1 4 temp2 $end
$var wire 1 5 temp3 $end
$var wire 1 6 temp4 $end
$var wire 1 7 temp5 $end
$var wire 1 8 temp6 $end
$var wire 1 9 temp7 $end
$var wire 1 : temp8 $end
$var wire 1 ; temp9 $end
$var wire 4 < p [3:0] $end
$var wire 4 = g [3:0] $end
$var wire 3 > dum [2:0] $end
$var wire 3 ? c [3:1] $end
$var wire 4 @ Sum_final [3:0] $end
$var wire 1 , Cin $end
$upscope $end
$scope module da0 $end
$var wire 1 A D $end
$var wire 1 B D_inv $end
$var wire 1 C Q $end
$var wire 1 & clk $end
$var wire 1 D clk_inv $end
$var wire 1 E master_Q $end
$var wire 1 F master_Qb $end
$var wire 1 G master_w1 $end
$var wire 1 H master_w2 $end
$var wire 1 I slave_Q $end
$var wire 1 J slave_Qb $end
$var wire 1 K slave_w1 $end
$var wire 1 L slave_w2 $end
$upscope $end
$scope module da1 $end
$var wire 1 M D $end
$var wire 1 N D_inv $end
$var wire 1 O Q $end
$var wire 1 & clk $end
$var wire 1 P clk_inv $end
$var wire 1 Q master_Q $end
$var wire 1 R master_Qb $end
$var wire 1 S master_w1 $end
$var wire 1 T master_w2 $end
$var wire 1 U slave_Q $end
$var wire 1 V slave_Qb $end
$var wire 1 W slave_w1 $end
$var wire 1 X slave_w2 $end
$upscope $end
$scope module da2 $end
$var wire 1 Y D $end
$var wire 1 Z D_inv $end
$var wire 1 [ Q $end
$var wire 1 & clk $end
$var wire 1 \ clk_inv $end
$var wire 1 ] master_Q $end
$var wire 1 ^ master_Qb $end
$var wire 1 _ master_w1 $end
$var wire 1 ` master_w2 $end
$var wire 1 a slave_Q $end
$var wire 1 b slave_Qb $end
$var wire 1 c slave_w1 $end
$var wire 1 d slave_w2 $end
$upscope $end
$scope module da3 $end
$var wire 1 e D $end
$var wire 1 f D_inv $end
$var wire 1 g Q $end
$var wire 1 & clk $end
$var wire 1 h clk_inv $end
$var wire 1 i master_Q $end
$var wire 1 j master_Qb $end
$var wire 1 k master_w1 $end
$var wire 1 l master_w2 $end
$var wire 1 m slave_Q $end
$var wire 1 n slave_Qb $end
$var wire 1 o slave_w1 $end
$var wire 1 p slave_w2 $end
$upscope $end
$scope module db0 $end
$var wire 1 q D $end
$var wire 1 r D_inv $end
$var wire 1 s Q $end
$var wire 1 & clk $end
$var wire 1 t clk_inv $end
$var wire 1 u master_Q $end
$var wire 1 v master_Qb $end
$var wire 1 w master_w1 $end
$var wire 1 x master_w2 $end
$var wire 1 y slave_Q $end
$var wire 1 z slave_Qb $end
$var wire 1 { slave_w1 $end
$var wire 1 | slave_w2 $end
$upscope $end
$scope module db1 $end
$var wire 1 } D $end
$var wire 1 ~ D_inv $end
$var wire 1 !" Q $end
$var wire 1 & clk $end
$var wire 1 "" clk_inv $end
$var wire 1 #" master_Q $end
$var wire 1 $" master_Qb $end
$var wire 1 %" master_w1 $end
$var wire 1 &" master_w2 $end
$var wire 1 '" slave_Q $end
$var wire 1 (" slave_Qb $end
$var wire 1 )" slave_w1 $end
$var wire 1 *" slave_w2 $end
$upscope $end
$scope module db2 $end
$var wire 1 +" D $end
$var wire 1 ," D_inv $end
$var wire 1 -" Q $end
$var wire 1 & clk $end
$var wire 1 ." clk_inv $end
$var wire 1 /" master_Q $end
$var wire 1 0" master_Qb $end
$var wire 1 1" master_w1 $end
$var wire 1 2" master_w2 $end
$var wire 1 3" slave_Q $end
$var wire 1 4" slave_Qb $end
$var wire 1 5" slave_w1 $end
$var wire 1 6" slave_w2 $end
$upscope $end
$scope module db3 $end
$var wire 1 7" D $end
$var wire 1 8" D_inv $end
$var wire 1 9" Q $end
$var wire 1 & clk $end
$var wire 1 :" clk_inv $end
$var wire 1 ;" master_Q $end
$var wire 1 <" master_Qb $end
$var wire 1 =" master_w1 $end
$var wire 1 >" master_w2 $end
$var wire 1 ?" slave_Q $end
$var wire 1 @" slave_Qb $end
$var wire 1 A" slave_w1 $end
$var wire 1 B" slave_w2 $end
$upscope $end
$scope module dcarry_out $end
$var wire 1 + D $end
$var wire 1 C" D_inv $end
$var wire 1 " Q $end
$var wire 1 & clk $end
$var wire 1 D" clk_inv $end
$var wire 1 E" master_Q $end
$var wire 1 F" master_Qb $end
$var wire 1 G" master_w1 $end
$var wire 1 H" master_w2 $end
$var wire 1 I" slave_Q $end
$var wire 1 J" slave_Qb $end
$var wire 1 K" slave_w1 $end
$var wire 1 L" slave_w2 $end
$upscope $end
$scope module dcin $end
$var wire 1 % D $end
$var wire 1 M" D_inv $end
$var wire 1 , Q $end
$var wire 1 & clk $end
$var wire 1 N" clk_inv $end
$var wire 1 O" master_Q $end
$var wire 1 P" master_Qb $end
$var wire 1 Q" master_w1 $end
$var wire 1 R" master_w2 $end
$var wire 1 S" slave_Q $end
$var wire 1 T" slave_Qb $end
$var wire 1 U" slave_w1 $end
$var wire 1 V" slave_w2 $end
$upscope $end
$scope module dsum0 $end
$var wire 1 W" D $end
$var wire 1 X" D_inv $end
$var wire 1 Y" Q $end
$var wire 1 & clk $end
$var wire 1 Z" clk_inv $end
$var wire 1 [" master_Q $end
$var wire 1 \" master_Qb $end
$var wire 1 ]" master_w1 $end
$var wire 1 ^" master_w2 $end
$var wire 1 _" slave_Q $end
$var wire 1 `" slave_Qb $end
$var wire 1 a" slave_w1 $end
$var wire 1 b" slave_w2 $end
$upscope $end
$scope module dsum1 $end
$var wire 1 c" D $end
$var wire 1 d" D_inv $end
$var wire 1 e" Q $end
$var wire 1 & clk $end
$var wire 1 f" clk_inv $end
$var wire 1 g" master_Q $end
$var wire 1 h" master_Qb $end
$var wire 1 i" master_w1 $end
$var wire 1 j" master_w2 $end
$var wire 1 k" slave_Q $end
$var wire 1 l" slave_Qb $end
$var wire 1 m" slave_w1 $end
$var wire 1 n" slave_w2 $end
$upscope $end
$scope module dsum2 $end
$var wire 1 o" D $end
$var wire 1 p" D_inv $end
$var wire 1 q" Q $end
$var wire 1 & clk $end
$var wire 1 r" clk_inv $end
$var wire 1 s" master_Q $end
$var wire 1 t" master_Qb $end
$var wire 1 u" master_w1 $end
$var wire 1 v" master_w2 $end
$var wire 1 w" slave_Q $end
$var wire 1 x" slave_Qb $end
$var wire 1 y" slave_w1 $end
$var wire 1 z" slave_w2 $end
$upscope $end
$scope module dsum3 $end
$var wire 1 {" D $end
$var wire 1 |" D_inv $end
$var wire 1 }" Q $end
$var wire 1 & clk $end
$var wire 1 ~" clk_inv $end
$var wire 1 !# master_Q $end
$var wire 1 "# master_Qb $end
$var wire 1 ## master_w1 $end
$var wire 1 $# master_w2 $end
$var wire 1 %# slave_Q $end
$var wire 1 &# slave_Qb $end
$var wire 1 '# slave_w1 $end
$var wire 1 (# slave_w2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(#
1'#
x&#
x%#
x$#
x##
x"#
x!#
1~"
x}"
x|"
x{"
1z"
1y"
xx"
xw"
xv"
xu"
xt"
xs"
1r"
xq"
xp"
xo"
1n"
1m"
xl"
xk"
xj"
xi"
xh"
xg"
1f"
xe"
xd"
xc"
1b"
1a"
x`"
x_"
x^"
x]"
x\"
x["
1Z"
xY"
xX"
xW"
1V"
1U"
xT"
xS"
0R"
1Q"
1P"
0O"
1N"
1M"
1L"
1K"
xJ"
xI"
xH"
xG"
xF"
xE"
1D"
xC"
1B"
1A"
x@"
x?"
0>"
1="
1<"
0;"
1:"
x9"
18"
07"
16"
15"
x4"
x3"
02"
11"
10"
0/"
1."
x-"
1,"
0+"
1*"
1)"
x("
x'"
0&"
1%"
1$"
0#"
1""
x!"
1~
0}
1|
1{
xz
xy
0x
1w
1v
0u
1t
xs
1r
0q
1p
1o
xn
xm
0l
1k
1j
0i
1h
xg
1f
0e
1d
1c
xb
xa
0`
1_
1^
0]
1\
x[
1Z
0Y
1X
1W
xV
xU
0T
1S
1R
0Q
1P
xO
1N
0M
1L
1K
xJ
xI
0H
1G
1F
0E
1D
xC
1B
0A
bx @
bx ?
bzx >
bx =
bx <
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx 0
bx /
bx .
bx -
x,
x+
bx *
bx )
b0 (
b0 '
0&
0%
b0 $
b0 #
x"
bx !
$end
#5000
1p"
1|"
1d"
0o"
0{"
0c"
1C"
1X"
0+
02
0W"
b0 *
b0 @
b0 ?
03
05
06
08
09
0:
b0 <
b0 =
0;
bz0 >
04
07
0C
0I
0O
0U
0[
0a
b0 .
b0 /
0g
0m
0s
0y
0!"
0'"
0-"
03"
b0 -
b0 0
09"
0?"
01
0,
0S"
1H
1J
1T
1V
1`
1b
1l
1n
1x
1z
1&"
1("
12"
14"
1>"
1@"
1G"
1H"
1R"
1T"
1]"
1^"
1i"
1j"
1u"
1v"
1##
1$#
0D
0L
0P
0X
0\
0d
0h
0p
0t
0|
0""
0*"
0."
06"
0:"
0B"
0D"
xK"
xL"
0N"
0V"
0Z"
xa"
xb"
0f"
xm"
xn"
0r"
xy"
xz"
0~"
x'#
x(#
1&
#10000
0E"
0["
0g"
0s"
0!#
1F"
1\"
1h"
1t"
1"#
0H
0T
0`
0l
0x
0&"
02"
0>"
0H"
0R"
0^"
0j"
0v"
0$#
1D
1L
1P
1X
1\
1d
1h
1p
1t
1|
1""
1*"
1."
16"
1:"
1B"
1D"
1K"
1L"
1N"
1V"
1Z"
1a"
1b"
1f"
1m"
1n"
1r"
1y"
1z"
1~"
1'#
1(#
0&
#15000
0"
0I"
0Y"
0_"
0e"
0k"
0q"
0w"
b0 !
b0 )
0}"
0%#
1H
1T
1`
1l
1x
1&"
12"
1>"
1H"
1J"
1R"
1^"
1`"
1j"
1l"
1v"
1x"
1$#
1&#
0D
0L
0P
0X
0\
0d
0h
0p
0t
0|
0""
0*"
0."
06"
0:"
0B"
0D"
0L"
0N"
0V"
0Z"
0b"
0f"
0n"
0r"
0z"
0~"
0(#
1&
#20000
0v
0$"
0F
0^
1u
1#"
1E
1]
0T
0l
02"
0>"
0H"
0R"
0^"
0j"
0v"
0$#
0r
0w
0~
0%"
0B
0G
0Z
0_
1D
1L
1P
1X
1\
1d
1h
1p
1t
1|
1""
1*"
1."
16"
1:"
1B"
1D"
1L"
1N"
1V"
1Z"
1b"
1f"
1n"
1r"
1z"
1~"
1(#
1q
1}
1A
1Y
0&
b11 $
b11 (
b101 #
b101 '
#25000
0|"
1{"
1p"
1d"
0o"
0c"
b111 ?
13
16
b1000 *
b1000 @
b1 =
b110 <
0J
0b
0z
0("
1G
1C
1I
1T
1_
b101 .
b101 /
1[
1a
1l
1w
1s
1y
1%"
b11 -
b11 0
1!"
1'"
12"
1>"
1H"
1R"
1^"
1j"
1v"
1$#
0D
0K
0P
0X
0\
0c
0h
0p
0t
0{
0""
0)"
0."
06"
0:"
0B"
0D"
0L"
0N"
0V"
0Z"
0b"
0f"
0n"
0r"
0z"
0~"
0(#
1&
#30000
0P"
0"#
00"
0<"
0R
0j
1O"
1!#
1/"
1;"
1Q
1i
0G
0_
0w
0%"
0H"
0Q"
0^"
0j"
0v"
0##
0,"
01"
08"
0="
0N
0S
0f
0k
1D
1K
1P
1X
1\
1c
1h
1p
1t
1{
1""
1)"
1."
16"
1:"
1B"
1D"
1L"
1N"
1V"
1Z"
1b"
1f"
1n"
1r"
1z"
1~"
1(#
0M"
1+"
17"
1M
1e
0&
1%
b1111 $
b1111 (
b1111 #
b1111 '
#35000
0d"
0p"
0C"
1c"
1o"
1+
12
03
06
0X"
b0 <
b1111 =
1W"
0V
0n
04"
0@"
0T"
b1111 *
b1111 @
0&#
1G
1S
1O
1U
1_
1k
b1111 .
b1111 /
1g
1m
1w
1%"
11"
1-"
13"
1="
b1111 -
b1111 0
19"
1?"
1H"
1Q"
11
1,
1S"
1^"
1j"
1v"
1##
b1000 !
b1000 )
1}"
1%#
0D
0K
0P
0W
0\
0c
0h
0o
0t
0{
0""
0)"
0."
05"
0:"
0A"
0D"
0L"
0N"
0U"
0Z"
0b"
0f"
0n"
0r"
0z"
0~"
0'#
1&
#40000
0E
0Q
0u
0/"
0F"
0\"
0h"
0t"
0O"
1F
1R
1v
10"
1E"
1["
1g"
1s"
1P"
0H
0T
0_
0k
0x
0%"
02"
0="
0G"
0]"
0i"
0u"
0##
0R"
1r
1,"
1B
1N
1D
1K
1P
1W
1\
1c
1h
1o
1t
1{
1""
1)"
1."
15"
1:"
1A"
1D"
1L"
1N"
1U"
1Z"
1b"
1f"
1n"
1r"
1z"
1~"
1'#
1M"
0q
0+"
0A
0M
0&
0%
b1010 $
b1010 (
b1100 #
b1100 '
#45000
1|"
0{"
0d"
0p"
1c"
1o"
b0 ?
1X"
b110 <
b1000 =
0W"
b110 *
b110 @
0C
0I
b1100 .
b1100 /
0O
0U
0s
0y
b1010 -
b1010 0
0-"
03"
0J"
01
0,
0S"
0`"
0l"
0x"
1H
1J
1T
1V
1_
1k
1x
1z
1%"
12"
14"
1="
1G"
1"
1I"
1R"
1T"
1]"
1Y"
1_"
1i"
1e"
1k"
1u"
b1111 !
b1111 )
1q"
1w"
1##
0D
0L
0P
0X
0\
0c
0h
0o
0t
0|
0""
0)"
0."
06"
0:"
0A"
0D"
0K"
0N"
0V"
0Z"
0a"
0f"
0m"
0r"
0y"
0~"
0'#
1&
#50000
0;"
0P"
0["
0!#
0v
0R
1<"
1O"
1\"
1"#
1u
1Q
0H
0_
0k
0%"
02"
0>"
0G"
0Q"
0^"
0i"
0u"
0$#
0r
0w
18"
0N
0S
1D
1L
1P
1X
1\
1c
1h
1o
1t
1|
1""
1)"
1."
16"
1:"
1A"
1D"
1K"
1N"
1V"
1Z"
1a"
1f"
1m"
1r"
1y"
1~"
1'#
0M"
1q
07"
1M
0&
1%
b11 $
b11 (
b1110 #
b1110 '
#55000
1p"
0o"
1|"
0d"
0{"
1c"
b111 ?
15
19
bz1 >
1X"
b10 =
b1101 <
0W"
0V
0z
09"
0?"
0T"
b10 *
b10 @
0Y"
0_"
b110 !
b110 )
0}"
0%#
1H
1S
b1110 .
b1110 /
1O
1U
1_
1k
1w
b11 -
b11 0
1s
1y
1%"
12"
1>"
1@"
1G"
1Q"
11
1,
1S"
1^"
1`"
1i"
1u"
1$#
1&#
0D
0L
0P
0W
0\
0c
0h
0o
0t
0{
0""
0)"
0."
06"
0:"
0B"
0D"
0K"
0N"
0U"
0Z"
0b"
0f"
0m"
0r"
0y"
0~"
0(#
1&
#60000
0s"
1t"
0H
0S
0_
0k
0w
0%"
02"
0>"
0G"
0Q"
0^"
0i"
0v"
0$#
1D
1L
1P
1W
1\
1c
1h
1o
1t
1{
1""
1)"
1."
16"
1:"
1B"
1D"
1K"
1N"
1U"
1Z"
1b"
1f"
1m"
1r"
1y"
1~"
1(#
0&
