{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399429792930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399429792930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:29:52 2014 " "Processing started: Tue May 06 19:29:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399429792930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399429792930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off osc -c osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399429792930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399429793419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc/synthesis/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-rtl " "Found design unit 1: proc-rtl" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794065 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc/synthesis/proc.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_irq_mapper " "Found entity 1: proc_irq_mapper" {  } { { "proc/synthesis/submodules/proc_irq_mapper.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0 " "Found entity 1: proc_mm_interconnect_0" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "proc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794111 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: proc_mm_interconnect_0_rsp_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_mux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proc_mm_interconnect_0_cmd_xbar_demux" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file proc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_001_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794137 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router_001 " "Found entity 2: proc_mm_interconnect_0_id_router_001" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_id_router_default_decode " "Found entity 1: proc_mm_interconnect_0_id_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794141 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_id_router " "Found entity 2: proc_mm_interconnect_0_id_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1399429794144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proc_mm_interconnect_0_addr_router_default_decode" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794145 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_mm_interconnect_0_addr_router " "Found entity 2: proc_mm_interconnect_0_addr_router" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_sysid_qsys_0 " "Found entity 1: proc_sysid_qsys_0" {  } { { "proc/synthesis/submodules/proc_sysid_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ONCHIP_mem " "Found entity 1: proc_ONCHIP_mem" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_BRIDGE " "Found entity 1: proc_BRIDGE" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share " "Found entity 1: proc_PIN_share" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794184 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_pin_share_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_arbiter " "Found entity 1: proc_PIN_share_arbiter" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_pin_share_pin_sharer.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc/synthesis/submodules/proc_pin_share_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PIN_share_pin_sharer " "Found entity 1: proc_PIN_share_pin_sharer" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794191 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PIN_share_pin_sharer_multiplexor_2 " "Found entity 2: proc_PIN_share_pin_sharer_multiplexor_2" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_rom_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_rom_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_ROM_ctrl " "Found entity 1: proc_ROM_ctrl" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_ram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_ram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_RAM_ctrl " "Found entity 1: proc_RAM_ctrl" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file proc/synthesis/submodules/proc_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_register_bank_a_module " "Found entity 1: proc_PROC_register_bank_a_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_PROC_register_bank_b_module " "Found entity 2: proc_PROC_register_bank_b_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_PROC_nios2_oci_debug " "Found entity 3: proc_PROC_nios2_oci_debug" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_PROC_ociram_sp_ram_module " "Found entity 4: proc_PROC_ociram_sp_ram_module" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_PROC_nios2_ocimem " "Found entity 5: proc_PROC_nios2_ocimem" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "6 proc_PROC_nios2_avalon_reg " "Found entity 6: proc_PROC_nios2_avalon_reg" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "7 proc_PROC_nios2_oci_break " "Found entity 7: proc_PROC_nios2_oci_break" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "8 proc_PROC_nios2_oci_xbrk " "Found entity 8: proc_PROC_nios2_oci_xbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "9 proc_PROC_nios2_oci_dbrk " "Found entity 9: proc_PROC_nios2_oci_dbrk" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "10 proc_PROC_nios2_oci_itrace " "Found entity 10: proc_PROC_nios2_oci_itrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "11 proc_PROC_nios2_oci_td_mode " "Found entity 11: proc_PROC_nios2_oci_td_mode" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "12 proc_PROC_nios2_oci_dtrace " "Found entity 12: proc_PROC_nios2_oci_dtrace" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "13 proc_PROC_nios2_oci_compute_input_tm_cnt " "Found entity 13: proc_PROC_nios2_oci_compute_input_tm_cnt" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "14 proc_PROC_nios2_oci_fifo_wrptr_inc " "Found entity 14: proc_PROC_nios2_oci_fifo_wrptr_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "15 proc_PROC_nios2_oci_fifo_cnt_inc " "Found entity 15: proc_PROC_nios2_oci_fifo_cnt_inc" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "16 proc_PROC_nios2_oci_fifo " "Found entity 16: proc_PROC_nios2_oci_fifo" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "17 proc_PROC_nios2_oci_pib " "Found entity 17: proc_PROC_nios2_oci_pib" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "18 proc_PROC_nios2_oci_im " "Found entity 18: proc_PROC_nios2_oci_im" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "19 proc_PROC_nios2_performance_monitors " "Found entity 19: proc_PROC_nios2_performance_monitors" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "20 proc_PROC_nios2_oci " "Found entity 20: proc_PROC_nios2_oci" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""} { "Info" "ISGN_ENTITY_NAME" "21 proc_PROC " "Found entity 21: proc_PROC" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_sysclk " "Found entity 1: proc_PROC_jtag_debug_module_sysclk" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_tck " "Found entity 1: proc_PROC_jtag_debug_module_tck" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_jtag_debug_module_wrapper " "Found entity 1: proc_PROC_jtag_debug_module_wrapper" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_oci_test_bench " "Found entity 1: proc_PROC_oci_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_oci_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/synthesis/submodules/proc_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc/synthesis/submodules/proc_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_PROC_test_bench " "Found entity 1: proc_PROC_test_bench" {  } { { "proc/synthesis/submodules/proc_PROC_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file osc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 osc " "Found entity 1: osc" {  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794254 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1605) " "Verilog HDL or VHDL warning at proc_PROC.v(1605): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399429794307 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1607) " "Verilog HDL or VHDL warning at proc_PROC.v(1607): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399429794307 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(1763) " "Verilog HDL or VHDL warning at proc_PROC.v(1763): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399429794307 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proc_PROC.v(2587) " "Verilog HDL or VHDL warning at proc_PROC.v(2587): conditional expression evaluates to a constant" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1399429794312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "osc " "Elaborating entity \"osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399429794440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC proc:inst\|proc_PROC:proc " "Elaborating entity \"proc_PROC\" for hierarchy \"proc:inst\|proc_PROC:proc\"" {  } { { "proc/synthesis/proc.vhd" "proc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench " "Elaborating entity \"proc_PROC_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_test_bench:the_proc_PROC_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_a_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a " "Elaborating entity \"proc_PROC_register_bank_a_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_a" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_a.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794797 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429794797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otf1 " "Found entity 1: altsyncram_otf1" {  } { { "db/altsyncram_otf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_otf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429794888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429794888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated " "Elaborating entity \"altsyncram_otf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_a_module:proc_PROC_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_otf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_register_bank_b_module proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b " "Elaborating entity \"proc_PROC_register_bank_b_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_register_bank_b" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_rf_ram_b.mif " "Parameter \"init_file\" = \"proc_PROC_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429794947 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429794947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptf1 " "Found entity 1: altsyncram_ptf1" {  } { { "db/altsyncram_ptf1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_ptf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429795046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429795046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptf1 proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated " "Elaborating entity \"altsyncram_ptf1\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_register_bank_b_module:proc_PROC_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ptf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci " "Elaborating entity \"proc_PROC_nios2_oci\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_debug proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug " "Elaborating entity \"proc_PROC_nios2_oci_debug\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_debug" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altera_std_synchronizer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429795150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795150 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429795150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_ocimem proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem " "Elaborating entity \"proc_PROC_nios2_ocimem\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_ocimem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_ociram_sp_ram_module proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram " "Elaborating entity \"proc_PROC_ociram_sp_ram_module\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_ociram_sp_ram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_PROC_ociram_default_contents.mif " "Parameter \"init_file\" = \"proc_PROC_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795198 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429795198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_b481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429795288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429795288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_ocimem:the_proc_PROC_nios2_ocimem\|proc_PROC_ociram_sp_ram_module:proc_PROC_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_avalon_reg proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg " "Elaborating entity \"proc_PROC_nios2_avalon_reg\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_avalon_reg:the_proc_PROC_nios2_avalon_reg\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_avalon_reg" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_break proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break " "Elaborating entity \"proc_PROC_nios2_oci_break\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_break:the_proc_PROC_nios2_oci_break\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_break" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_xbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk " "Elaborating entity \"proc_PROC_nios2_oci_xbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_xbrk:the_proc_PROC_nios2_oci_xbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_xbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dbrk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk " "Elaborating entity \"proc_PROC_nios2_oci_dbrk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dbrk:the_proc_PROC_nios2_oci_dbrk\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_itrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace " "Elaborating entity \"proc_PROC_nios2_oci_itrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_itrace:the_proc_PROC_nios2_oci_itrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_itrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_dtrace proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace " "Elaborating entity \"proc_PROC_nios2_oci_dtrace\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_dtrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_td_mode proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proc_PROC_nios2_oci_td_mode\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_dtrace:the_proc_PROC_nios2_oci_dtrace\|proc_PROC_nios2_oci_td_mode:proc_PROC_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "proc_PROC_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo " "Elaborating entity \"proc_PROC_nios2_oci_fifo\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_compute_input_tm_cnt proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proc_PROC_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_compute_input_tm_cnt:the_proc_PROC_nios2_oci_compute_input_tm_cnt\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_wrptr_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_wrptr_inc:the_proc_PROC_nios2_oci_fifo_wrptr_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_fifo_cnt_inc proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proc_PROC_nios2_oci_fifo_cnt_inc\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_nios2_oci_fifo_cnt_inc:the_proc_PROC_nios2_oci_fifo_cnt_inc\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_oci_test_bench proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench " "Elaborating entity \"proc_PROC_oci_test_bench\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_fifo:the_proc_PROC_nios2_oci_fifo\|proc_PROC_oci_test_bench:the_proc_PROC_oci_test_bench\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_oci_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_pib proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib " "Elaborating entity \"proc_PROC_nios2_oci_pib\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_pib:the_proc_PROC_nios2_oci_pib\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_pib" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_nios2_oci_im proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im " "Elaborating entity \"proc_PROC_nios2_oci_im\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_im:the_proc_PROC_nios2_oci_im\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_nios2_oci_im" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_wrapper proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper " "Elaborating entity \"proc_PROC_jtag_debug_module_wrapper\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\"" {  } { { "proc/synthesis/submodules/proc_PROC.v" "the_proc_PROC_jtag_debug_module_wrapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_tck proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck " "Elaborating entity \"proc_PROC_jtag_debug_module_tck\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_tck:the_proc_PROC_jtag_debug_module_tck\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_tck" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PROC_jtag_debug_module_sysclk proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk " "Elaborating entity \"proc_PROC_jtag_debug_module_sysclk\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|proc_PROC_jtag_debug_module_sysclk:the_proc_PROC_jtag_debug_module_sysclk\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "the_proc_PROC_jtag_debug_module_sysclk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "proc_PROC_jtag_debug_module_phy" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Instantiated megafunction \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795562 ""}  } { { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429795562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_jtag_debug_module_wrapper:the_proc_PROC_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proc_PROC_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_RAM_ctrl proc:inst\|proc_RAM_ctrl:ram_ctrl " "Elaborating entity \"proc_RAM_ctrl\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "ram_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795592 "|osc|proc:inst|proc_RAM_ctrl:ram_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"proc:inst\|proc_RAM_ctrl:ram_ctrl\|altera_tristate_controller_aggregator:tda\"" {  } { { "proc/synthesis/submodules/proc_RAM_ctrl.v" "tda" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_RAM_ctrl.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ROM_ctrl proc:inst\|proc_ROM_ctrl:rom_ctrl " "Elaborating entity \"proc_ROM_ctrl\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\"" {  } { { "proc/synthesis/proc.vhd" "rom_ctrl" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_tristate_controller_translator:tdt\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "tdt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "proc/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795625 "|osc|proc:inst|proc_ROM_ctrl:rom_ctrl|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_ROM_ctrl:rom_ctrl\|altera_merlin_slave_translator:slave_translator\"" {  } { { "proc/synthesis/submodules/proc_ROM_ctrl.v" "slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ROM_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share proc:inst\|proc_PIN_share:pin_share " "Elaborating entity \"proc_PIN_share\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\"" {  } { { "proc/synthesis/proc.vhd" "pin_share" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer " "Elaborating entity \"proc_PIN_share_pin_sharer\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "pin_sharer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(95) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795648 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:address_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:address_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "address_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795650 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:address_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_outen_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795653 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:data_outen_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_pin_sharer_multiplexor_2 proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_mux " "Elaborating entity \"proc_PIN_share_pin_sharer_multiplexor_2\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_pin_sharer:pin_sharer\|proc_PIN_share_pin_sharer_multiplexor_2:data_mux\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "data_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 proc_PIN_share_pin_sharer.sv(217) " "Verilog HDL assignment warning at proc_PIN_share_pin_sharer.sv(217): truncated value with size 32 to match size of target (2)" {  } { { "proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_pin_sharer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399429795655 "|osc|proc:inst|proc_PIN_share:pin_share|proc_PIN_share_pin_sharer:pin_sharer|proc_PIN_share_pin_sharer_multiplexor_2:data_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_PIN_share_arbiter proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter " "Elaborating entity \"proc_PIN_share_arbiter\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\"" {  } { { "proc/synthesis/submodules/proc_PIN_share.v" "arbiter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "proc/synthesis/submodules/proc_PIN_share_arbiter.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PIN_share_arbiter.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"proc:inst\|proc_PIN_share:pin_share\|proc_PIN_share_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_BRIDGE proc:inst\|proc_BRIDGE:bridge " "Elaborating entity \"proc_BRIDGE\" for hierarchy \"proc:inst\|proc_BRIDGE:bridge\"" {  } { { "proc/synthesis/proc.vhd" "bridge" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_ONCHIP_mem proc:inst\|proc_ONCHIP_mem:onchip_mem " "Elaborating entity \"proc_ONCHIP_mem\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\"" {  } { { "proc/synthesis/proc.vhd" "onchip_mem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_ONCHIP_mem.hex " "Parameter \"init_file\" = \"proc_ONCHIP_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795684 ""}  } { { "proc/synthesis/submodules/proc_ONCHIP_mem.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_ONCHIP_mem.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399429795684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_el91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el91 " "Found entity 1: altsyncram_el91" {  } { { "db/altsyncram_el91.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429795773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429795773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_el91 proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated " "Elaborating entity \"altsyncram_el91\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429795857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429795857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3 " "Elaborating entity \"decode_dra\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|decode_dra:decode3\"" {  } { { "db/altsyncram_el91.tdf" "decode3" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/mux_tlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399429795941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399429795941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2 " "Elaborating entity \"mux_tlb\" for hierarchy \"proc:inst\|proc_ONCHIP_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_el91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_el91.tdf" "mux2" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/db/altsyncram_el91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_sysid_qsys_0 proc:inst\|proc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"proc_sysid_qsys_0\" for hierarchy \"proc:inst\|proc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "proc/synthesis/proc.vhd" "sysid_qsys_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proc_mm_interconnect_0\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proc/synthesis/proc.vhd" "mm_interconnect_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429795982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_instruction_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_data_master_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_jtag_debug_module_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_ctrl_uas_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rom_ctrl_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rom_ctrl_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"proc_mm_interconnect_0_addr_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_addr_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_addr_router:addr_router\|proc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"proc_mm_interconnect_0_id_router\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router:id_router\|proc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001 proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"proc_mm_interconnect_0_id_router_001\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "id_router_001" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_id_router_001_default_decode proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"proc_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_id_router_001:id_router_001\|proc_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "burst_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "proc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_cmd_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_demux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_mm_interconnect_0_rsp_xbar_mux proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"proc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|proc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399429796540 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "proc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399429796540 "|osc|proc:inst|proc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proc:inst\|proc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "proc/synthesis/submodules/proc_mm_interconnect_0.v" "width_adapter_003" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_irq_mapper proc:inst\|proc_irq_mapper:irq_mapper " "Elaborating entity \"proc_irq_mapper\" for hierarchy \"proc:inst\|proc_irq_mapper:irq_mapper\"" {  } { { "proc/synthesis/proc.vhd" "irq_mapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\"" {  } { { "proc/synthesis/proc.vhd" "rst_controller" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399429796579 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_RAM_ctrl_tcm_chipselect_n_out bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_RAM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399429797818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_ROM_ctrl_tcm_chipselect_n_out bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\] inst " "Port \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_ROM_ctrl_tcm_chipselect_n_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399429797818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "bridge_out_r_w bridge_out_r_w\[0\] inst " "Port \"bridge_out_r_w\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"bridge_out_r_w\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "osc.bdf" "inst" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 232 280 920 440 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1399429797819 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399429803219 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc:inst\|proc_BRIDGE:bridge\|r_w\[0\] data_dir " "Converted the fan-out from the tri-state buffer \"proc:inst\|proc_BRIDGE:bridge\|r_w\[0\]\" to the node \"data_dir\" into an OR gate" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1399429803350 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1399429803350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3205 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 4172 -1 0 } } { "proc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "proc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 195 -1 0 } } { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3780 -1 0 } } { "proc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399429803376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399429803376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429805800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "248 " "248 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399429807676 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1399429807792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1399429807793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399429807863 "|osc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1399429807863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429808105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399429808656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399429809458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399429809458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2393 " "Implemented 2393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399429810053 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399429810053 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1399429810053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2231 " "Implemented 2231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399429810053 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1399429810053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399429810053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399429810127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:30:10 2014 " "Processing ended: Tue May 06 19:30:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399429810127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399429810127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399429810127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399429810127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399429812228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399429812229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:30:11 2014 " "Processing started: Tue May 06 19:30:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399429812229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1399429812229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off osc -c osc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1399429812229 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1399429812331 ""}
{ "Info" "0" "" "Project  = osc" {  } {  } 0 0 "Project  = osc" 0 0 "Fitter" 0 0 1399429812332 ""}
{ "Info" "0" "" "Revision = osc" {  } {  } 0 0 "Revision = osc" 0 0 "Fitter" 0 0 1399429812332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1399429812523 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "osc EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1399429812564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399429812646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399429812646 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1399429812908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1399429812924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399429813276 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399429813276 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1399429813276 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7000 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399429813286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399429813286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7004 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399429813286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7006 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399429813286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1399429813286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1399429813288 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1399429813301 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399429814886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399429814886 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1399429814886 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399429814906 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/proc_PROC.sdc " "Reading SDC File: 'proc/synthesis/submodules/proc_PROC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399429814915 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1399429814942 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429814971 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429814971 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1399429814971 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1399429814971 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814971 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814971 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399429814971 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1399429814971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""}  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 296 80 248 312 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 6990 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399429815245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 6680 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399429815245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 3416 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|grant_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|grant_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 48 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 3439 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|W_rf_wren " "Destination node proc:inst\|proc_PROC:proc\|W_rf_wren" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3740 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 2292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1444 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 164 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|r_wen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4774 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 114 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|ROM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4775 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 139 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|RAM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4776 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399429815245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399429815245 ""}  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399429815245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest  " "Automatically promoted node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399429815247 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 184 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399429815247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1399429816007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399429816015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399429816016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399429816025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399429816036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1399429816044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1399429816044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1399429816051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1399429816120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1399429816129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1399429816129 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399429816314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1399429818782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399429820004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1399429820079 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1399429821644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399429821644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1399429822530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1399429825414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1399429825414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399429826037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1399429826038 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1399429826038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1399429826038 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1399429826163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399429826218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399429827392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399429827434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399429828430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399429829628 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone III " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rom_cs 3.3-V LVCMOS 135 " "Pin rom_cs uses I/O standard 3.3-V LVCMOS at 135" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rom_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rom_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 368 72 248 384 "rom_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_cs 3.3-V LVCMOS 134 " "Pin ram_cs uses I/O standard 3.3-V LVCMOS at 134" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ram_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 384 72 248 400 "ram_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw 3.3-V LVCMOS 128 " "Pin rw uses I/O standard 3.3-V LVCMOS at 128" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rw } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 400 72 248 416 "rw" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[15\] 3.3-V LVCMOS 93 " "Pin AB\[15\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[15] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[15\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[14\] 3.3-V LVCMOS 94 " "Pin AB\[14\] uses I/O standard 3.3-V LVCMOS at 94" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[14] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[14\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[13\] 3.3-V LVCMOS 95 " "Pin AB\[13\] uses I/O standard 3.3-V LVCMOS at 95" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[13] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[13\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[12\] 3.3-V LVCMOS 98 " "Pin AB\[12\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[12] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[12\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[11\] 3.3-V LVCMOS 99 " "Pin AB\[11\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[11] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[11\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[10\] 3.3-V LVCMOS 100 " "Pin AB\[10\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[10] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[10\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[9\] 3.3-V LVCMOS 103 " "Pin AB\[9\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[9] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[9\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[8\] 3.3-V LVCMOS 106 " "Pin AB\[8\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[8] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[8\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[7\] 3.3-V LVCMOS 107 " "Pin AB\[7\] uses I/O standard 3.3-V LVCMOS at 107" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[6\] 3.3-V LVCMOS 108 " "Pin AB\[6\] uses I/O standard 3.3-V LVCMOS at 108" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[5\] 3.3-V LVCMOS 109 " "Pin AB\[5\] uses I/O standard 3.3-V LVCMOS at 109" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[4\] 3.3-V LVCMOS 110 " "Pin AB\[4\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[3\] 3.3-V LVCMOS 111 " "Pin AB\[3\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[2\] 3.3-V LVCMOS 112 " "Pin AB\[2\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[1\] 3.3-V LVCMOS 113 " "Pin AB\[1\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[0\] 3.3-V LVCMOS 114 " "Pin AB\[0\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[7\] 3.3-V LVCMOS 166 " "Pin DB\[7\] uses I/O standard 3.3-V LVCMOS at 166" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[6\] 3.3-V LVCMOS 167 " "Pin DB\[6\] uses I/O standard 3.3-V LVCMOS at 167" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[5\] 3.3-V LVCMOS 168 " "Pin DB\[5\] uses I/O standard 3.3-V LVCMOS at 168" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[4\] 3.3-V LVCMOS 169 " "Pin DB\[4\] uses I/O standard 3.3-V LVCMOS at 169" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[3\] 3.3-V LVCMOS 171 " "Pin DB\[3\] uses I/O standard 3.3-V LVCMOS at 171" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[2\] 3.3-V LVCMOS 173 " "Pin DB\[2\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[1\] 3.3-V LVCMOS 176 " "Pin DB\[1\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[0\] 3.3-V LVCMOS 177 " "Pin DB\[0\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 31 " "Pin clk uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 296 80 248 312 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399429830740 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1399429830740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1399429831101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399429832301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:30:32 2014 " "Processing ended: Tue May 06 19:30:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399429832301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399429832301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399429832301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1399429832301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1399429834105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399429834106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:30:33 2014 " "Processing started: Tue May 06 19:30:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399429834106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1399429834106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off osc -c osc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1399429834106 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1399429835869 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1399429835911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399429836480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:30:36 2014 " "Processing ended: Tue May 06 19:30:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399429836480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399429836480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399429836480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1399429836480 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1399429837153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1399429838235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399429838236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:30:37 2014 " "Processing started: Tue May 06 19:30:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399429838236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399429838236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta osc -c osc " "Command: quartus_sta osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399429838237 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1399429838345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399429838671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1399429838756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1399429838756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399429839278 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399429839278 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1399429839278 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1399429839294 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/proc_PROC.sdc " "Reading SDC File: 'proc/synthesis/submodules/proc_PROC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1399429839305 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1399429839325 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429839543 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429839543 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1399429839543 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1399429839545 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1399429839574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.545 " "Worst-case setup slack is 46.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.545               0.000 altera_reserved_tck  " "   46.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429839590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429839594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.839 " "Worst-case recovery slack is 47.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.839               0.000 altera_reserved_tck  " "   47.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429839597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.314 " "Worst-case removal slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 altera_reserved_tck  " "    1.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429839600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429839602 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.544 ns " "Worst Case Available Settling Time: 196.544 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429839682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1399429839689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1399429839734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1399429840856 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1399429841081 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429841087 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429841087 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1399429841087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.939 " "Worst-case setup slack is 46.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.939               0.000 altera_reserved_tck  " "   46.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.206 " "Worst-case recovery slack is 48.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.206               0.000 altera_reserved_tck  " "   48.206               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.219 " "Worst-case removal slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 altera_reserved_tck  " "    1.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.338 " "Worst-case minimum pulse width slack is 49.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.338               0.000 altera_reserved_tck  " "   49.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841116 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.842 ns " "Worst Case Available Settling Time: 196.842 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841183 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1399429841191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1399429841439 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429841445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399429841445 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1399429841445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.807 " "Worst-case setup slack is 48.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.807               0.000 altera_reserved_tck  " "   48.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.300 " "Worst-case recovery slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 altera_reserved_tck  " "    0.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1399429841474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.541 ns " "Worst Case Available Settling Time: 198.541 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1399429841549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1399429841749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1399429841750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399429841911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:30:41 2014 " "Processing ended: Tue May 06 19:30:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399429841911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399429841911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399429841911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399429841911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399429843711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399429843712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 19:30:43 2014 " "Processing started: Tue May 06 19:30:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399429843712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399429843712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off osc -c osc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399429843712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_8_1200mv_85c_slow.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_8_1200mv_85c_slow.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429845079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_8_1200mv_0c_slow.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_8_1200mv_0c_slow.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429845541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_min_1200mv_0c_fast.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_min_1200mv_0c_fast.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429846044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429846509 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_8_1200mv_85c_vhd_slow.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429846921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_8_1200mv_0c_vhd_slow.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429847343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_min_1200mv_0c_vhd_fast.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429847754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "osc_vhd.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/ simulation " "Generated file osc_vhd.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1399429848176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399429848342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:30:48 2014 " "Processing ended: Tue May 06 19:30:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399429848342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399429848342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399429848342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399429848342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399429849016 ""}
