<stg><name>exp_generic<double></name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:1 %x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:2 %data_V = bitcast i64 %x_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:3 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:4 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="52" op_0_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:5 %tmp_21 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:6 %icmp_ln209 = icmp_eq  i11 %tmp_20, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:7 %icmp_ln18 = icmp_ne  i52 %tmp_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:8 %x_is_NaN = and i1 %icmp_ln209, i1 %icmp_ln18

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:9 %icmp_ln824 = icmp_eq  i52 %tmp_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:10 %x_is_inf = and i1 %icmp_ln209, i1 %icmp_ln824

]]></Node>
<StgValue><ssdm name="x_is_inf"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="11">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:15 %zext_ln510 = zext i11 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:16 %m_exp = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="54" op_0_bw="54" op_1_bw="2" op_2_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:17 %p_Result_10 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_21

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:18 %e_frac_V_1 = sub i54 0, i54 %p_Result_10

]]></Node>
<StgValue><ssdm name="e_frac_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:19 %select_ln253 = select i1 %p_Result_9, i54 %e_frac_V_1, i54 %p_Result_10

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="61" op_0_bw="61" op_1_bw="54" op_2_bw="7">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:20 %m_frac_l_V = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7 0

]]></Node>
<StgValue><ssdm name="m_frac_l_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="71" op_0_bw="61">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:21 %sext_ln256 = sext i61 %m_frac_l_V

]]></Node>
<StgValue><ssdm name="sext_ln256"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:22 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:23 %sub_ln1311 = sub i11 1023, i11 %tmp_20

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:24 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:25 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:26 %sh_prom_i_i360_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i360_cast_cast_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="71" op_0_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:27 %sh_prom_i_i360_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i360_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:28 %r_V = ashr i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:29 %r_V_1 = shl i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:30 %r_V_13 = select i1 %isNeg, i71 %r_V, i71 %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:31 %m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %r_V_13, i32 7, i32 70

]]></Node>
<StgValue><ssdm name="m_fix_l"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:32 %sh_prom_i_i340_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i340_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:33 %r_V_3 = shl i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:34 %r_V_4 = ashr i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:35 %m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %r_V_13, i32 55, i32 70

]]></Node>
<StgValue><ssdm name="m_fix_hi"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="71" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:36 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %r_V_13, i32 70

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="16">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:37 %sext_ln1070 = sext i16 %m_fix_hi

]]></Node>
<StgValue><ssdm name="sext_ln1070"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:38 %r_V_14 = mul i31 %sext_ln1070, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:51 %trunc_ln657 = trunc i71 %r_V_13

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:118 %icmp_ln338 = icmp_sgt  i12 %m_exp, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln338"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:121 %select_ln1322 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4

]]></Node>
<StgValue><ssdm name="select_ln1322"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="71" op_0_bw="71" op_1_bw="64" op_2_bw="7">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:122 %shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="71" op_1_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:123 %icmp_ln1453 = icmp_ne  i71 %shl_ln, i71 %sext_ln256

]]></Node>
<StgValue><ssdm name="icmp_ln1453"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:38 %r_V_14 = mul i31 %sext_ln1070, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:38 %r_V_14 = mul i31 %sext_ln1070, i31 23637

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:39 %rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_11, i18 131072

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="19">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:40 %sext_ln1146 = sext i19 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln1146"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:41 %ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:41 %ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:42 %ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:43 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="31">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:44 %trunc_ln805 = trunc i31 %ret_V_7

]]></Node>
<StgValue><ssdm name="trunc_ln805"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:45 %icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:46 %ret_V = add i13 %ret_V_cast, i13 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:47 %select_ln804 = select i1 %icmp_ln805, i13 %ret_V_cast, i13 %ret_V

]]></Node>
<StgValue><ssdm name="select_ln804"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:48 %ret_V_8 = select i1 %p_Result_s, i13 %select_ln804, i13 %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="71" op_0_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:49 %sext_ln1069 = sext i13 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1069"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:50 %r_V_8 = mul i71 %sext_ln1069, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="58" op_0_bw="58" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:52 %tmp_2 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_8, i32 13, i32 70

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="59" op_0_bw="59" op_1_bw="58" op_2_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:53 %and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_2, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:54 %m_diff_V = sub i59 %trunc_ln657, i59 %and_ln

]]></Node>
<StgValue><ssdm name="m_diff_V"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:55 %m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58

]]></Node>
<StgValue><ssdm name="m_diff_hi_V"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:59 %Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50

]]></Node>
<StgValue><ssdm name="Z2_V"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:60 %Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42

]]></Node>
<StgValue><ssdm name="Z3_V"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="35" op_0_bw="59">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:61 %Z4 = trunc i59 %m_diff_V

]]></Node>
<StgValue><ssdm name="Z4"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:62 %Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34

]]></Node>
<StgValue><ssdm name="Z4_ind"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:63 %zext_ln488_1 = zext i8 %Z4_ind

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:64 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_1

]]></Node>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:65 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:70 %zext_ln488_2 = zext i8 %Z3_V

]]></Node>
<StgValue><ssdm name="zext_ln488_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:71 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_2

]]></Node>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:72 %f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:65 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:66 %r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="36" op_0_bw="35">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:67 %zext_ln657 = zext i35 %Z4

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="36" op_0_bw="10">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:68 %zext_ln657_1 = zext i10 %r

]]></Node>
<StgValue><ssdm name="zext_ln657_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:69 %ret_V_9 = add i36 %zext_ln657, i36 %zext_ln657_1

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:72 %f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="43" op_0_bw="43" op_1_bw="8" op_2_bw="9" op_3_bw="26">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:73 %ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="79" op_0_bw="43">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:75 %zext_ln1069 = zext i43 %ret_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1069"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="79" op_0_bw="36">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:76 %zext_ln1072 = zext i36 %ret_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:77 %r_V_10 = mul i79 %zext_ln1069, i79 %zext_ln1072

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:78 %trunc_ln657_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32 59, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln657_4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="36" op_0_bw="20">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:79 %zext_ln657_2 = zext i20 %trunc_ln657_4

]]></Node>
<StgValue><ssdm name="zext_ln657_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:80 %add_ln657 = add i36 %ret_V_9, i36 %zext_ln657_2

]]></Node>
<StgValue><ssdm name="add_ln657"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:83 %zext_ln488_3 = zext i8 %Z2_V

]]></Node>
<StgValue><ssdm name="zext_ln488_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:84 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_3

]]></Node>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:85 %f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="44" op_0_bw="43">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:74 %zext_ln1146 = zext i43 %ret_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1146"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="44" op_0_bw="36">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:81 %zext_ln657_3 = zext i36 %add_ln657

]]></Node>
<StgValue><ssdm name="zext_ln657_3"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:82 %exp_Z2P_m_1_V = add i44 %zext_ln657_3, i44 %zext_ln1146

]]></Node>
<StgValue><ssdm name="exp_Z2P_m_1_V"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:85 %f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="f_Z2_V"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:86 %tmp_3 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="49" op_0_bw="49" op_1_bw="8" op_2_bw="1" op_3_bw="40">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:87 %exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_3

]]></Node>
<StgValue><ssdm name="exp_Z2_m_1_V"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="93" op_0_bw="49">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:88 %zext_ln1069_1 = zext i49 %exp_Z2_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1069_1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="93" op_0_bw="44">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:89 %zext_ln1072_1 = zext i44 %exp_Z2P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:90 %r_V_11 = mul i93 %zext_ln1069_1, i93 %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="36" op_0_bw="36" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:93 %trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32 57, i32 92

]]></Node>
<StgValue><ssdm name="trunc_ln657_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:56 %zext_ln488 = zext i8 %m_diff_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="58" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:57 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488

]]></Node>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="58" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:58 %exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="51" op_0_bw="51" op_1_bw="8" op_2_bw="1" op_3_bw="40" op_4_bw="2">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:91 %lhs_V = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_3, i2 0

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="51">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:92 %zext_ln1146_1 = zext i51 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln1146_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="44" op_0_bw="36">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:94 %zext_ln657_4 = zext i36 %trunc_ln657_5

]]></Node>
<StgValue><ssdm name="zext_ln657_4"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:95 %add_ln657_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln657_4

]]></Node>
<StgValue><ssdm name="add_ln657_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="52" op_0_bw="44">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:96 %zext_ln657_5 = zext i44 %add_ln657_2

]]></Node>
<StgValue><ssdm name="zext_ln657_5"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:97 %exp_Z1P_m_1_l_V = add i52 %zext_ln657_5, i52 %zext_ln1146_1

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_l_V"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="50" op_0_bw="50" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:98 %exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="58" op_0_bw="8">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:58 %exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="50" op_0_bw="50" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:99 %exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57

]]></Node>
<StgValue><ssdm name="exp_Z1_hi_V"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:100 %ret_V_11 = add i58 %exp_Z1_V, i58 16

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="100" op_0_bw="50">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:101 %zext_ln1070 = zext i50 %exp_Z1_hi_V

]]></Node>
<StgValue><ssdm name="zext_ln1070"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="100" op_0_bw="50">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:102 %zext_ln1072_2 = zext i50 %exp_Z1P_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1072_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:103 %r_V_15 = mul i100 %zext_ln1072_2, i100 %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="57" op_0_bw="58">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:107 %trunc_ln1146 = trunc i58 %ret_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln1146"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="56" op_0_bw="58">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:110 %trunc_ln1146_2 = trunc i58 %ret_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln1146_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:0 %specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln185"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:11 %xor_ln964 = xor i1 %p_Result_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln964"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:12 %x_is_pinf = and i1 %x_is_inf, i1 %xor_ln964

]]></Node>
<StgValue><ssdm name="x_is_pinf"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:13 %or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:14 %select_ln214 = select i1 %or_ln214, i64 inf, i64 0

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="107" op_0_bw="107" op_1_bw="58" op_2_bw="49">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:104 %lhs_V_3 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="107" op_0_bw="100">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:105 %zext_ln1146_2 = zext i100 %r_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1146_2"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="106" op_0_bw="100">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:106 %zext_ln1146_3 = zext i100 %r_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1146_3"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="106" op_0_bw="106" op_1_bw="57" op_2_bw="49">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:108 %trunc_ln2 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49 0

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="105" op_0_bw="100">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:109 %zext_ln1146_4 = zext i100 %r_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1146_4"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="105" op_0_bw="105" op_1_bw="56" op_2_bw="49">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:111 %trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49 0

]]></Node>
<StgValue><ssdm name="trunc_ln1146_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:112 %ret_V_6 = add i107 %lhs_V_3, i107 %zext_ln1146_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:113 %add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_4

]]></Node>
<StgValue><ssdm name="add_ln1146_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:114 %add_ln1146_2 = add i106 %trunc_ln2, i106 %zext_ln1146_3

]]></Node>
<StgValue><ssdm name="add_ln1146_2"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:115 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:116 %r_exp_V = add i13 %ret_V_8, i13 8191

]]></Node>
<StgValue><ssdm name="r_exp_V"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:117 %r_exp_V_2 = select i1 %tmp_16, i13 %ret_V_8, i13 %r_exp_V

]]></Node>
<StgValue><ssdm name="r_exp_V_2"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:119 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:120 %icmp_ln840 = icmp_sgt  i3 %tmp_17, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln840"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:124 %or_ln338 = or i1 %icmp_ln1453, i1 %icmp_ln840

]]></Node>
<StgValue><ssdm name="or_ln338"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:125 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32 53

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:126 %select_ln344 = select i1 %tmp_18, i64 0, i64 inf

]]></Node>
<StgValue><ssdm name="select_ln344"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:127 %icmp_ln844 = icmp_slt  i13 %r_exp_V_2, i13 7170

]]></Node>
<StgValue><ssdm name="icmp_ln844"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="52" op_1_bw="106" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:128 %tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32 54, i32 105

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:129 %tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32 53, i32 104

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:130 %tmp_22 = select i1 %tmp_16, i52 %tmp, i52 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="13">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:131 %trunc_ln167 = trunc i13 %r_exp_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:132 %out_exp_V = add i11 %trunc_ln167, i11 1023

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="63" op_1_bw="11" op_2_bw="52">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:133 %p_Result_12 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp_V, i52 %tmp_22

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="63">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:134 %zext_ln368 = zext i63 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:135 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:136 %or_ln18 = or i1 %x_is_NaN, i1 %x_is_inf

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:137 %xor_ln18 = xor i1 %or_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:138 %and_ln338 = and i1 %icmp_ln338, i1 %or_ln338

]]></Node>
<StgValue><ssdm name="and_ln338"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:139 %xor_ln338 = xor i1 %icmp_ln338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln338"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:140 %and_ln840 = and i1 %icmp_ln840, i1 %xor_ln338

]]></Node>
<StgValue><ssdm name="and_ln840"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:141 %or_ln840 = or i1 %and_ln338, i1 %and_ln840

]]></Node>
<StgValue><ssdm name="or_ln840"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:142 %sel_tmp7 = and i1 %or_ln840, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_is_NaN" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:143 %sel_tmp8 = select i1 %sel_tmp7, i64 %select_ln344, i64 %bitcast_ln521

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:144 %select_ln18 = select i1 %x_is_NaN, i64 nan, i64 %sel_tmp8

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:145 %xor_ln18_1 = xor i1 %x_is_NaN, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:146 %and_ln18 = and i1 %x_is_inf, i1 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:147 %select_ln18_1 = select i1 %and_ln18, i64 %select_ln214, i64 %select_ln18

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:148 %xor_ln338_1 = xor i1 %or_ln338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln338_1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:149 %and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1

]]></Node>
<StgValue><ssdm name="and_ln338_1"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:150 %or_ln840_1 = or i1 %icmp_ln338, i1 %icmp_ln840

]]></Node>
<StgValue><ssdm name="or_ln840_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:151 %xor_ln840 = xor i1 %or_ln840_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln840"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:152 %or_ln840_2 = or i1 %and_ln338_1, i1 %xor_ln840

]]></Node>
<StgValue><ssdm name="or_ln840_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:153 %tmp27 = and i1 %or_ln840_2, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:154 %sel_tmp23 = and i1 %tmp27, i1 %icmp_ln844

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:155 %retval_0 = select i1 %sel_tmp23, i64 0, i64 %select_ln18_1

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64">
<![CDATA[
_Z13generic_isnanIdEiT_.exit.thread_ifconv:156 %ret_ln368 = ret i64 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln368"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
