# shared_memory_design_verification
Verilog based shared memory system using Butterfly Network topology with automated functional verification, simulation, and performance analysis in Python.
