

================================================================
== Vitis HLS Report for 'process_udp_512_s'
================================================================
* Date:           Sat Mar 18 14:40:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.844 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      666|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|     1387|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1387|      826|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_204_p2                |         +|   0|  0|  23|          16|           1|
    |and_ln414_1_fu_294_p2             |       and|   0|  0|  64|          64|          64|
    |and_ln414_2_fu_300_p2             |       and|   0|  0|  64|          64|          64|
    |and_ln414_fu_282_p2               |       and|   0|  0|  64|          64|          64|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_106_p3         |       and|   0|  0|  64|           1|           0|
    |icmp_ln1064_fu_390_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln414_fu_223_p2              |      icmp|   0|  0|  17|          26|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln73_1_fu_339_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln73_fu_322_p2                 |        or|   0|  0|   2|           1|           1|
    |p_Result_s_fu_306_p2              |        or|   0|  0|  64|          64|          64|
    |select_ln414_1_fu_258_p3          |    select|   0|  0|  63|           1|          64|
    |select_ln414_2_fu_266_p3          |    select|   0|  0|  63|           1|          65|
    |select_ln414_3_fu_274_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln414_fu_240_p3            |    select|   0|  0|  63|           1|          64|
    |select_ln73_fu_332_p3             |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln414_fu_288_p2               |       xor|   0|  0|  64|           2|          64|
    |xor_ln73_fu_327_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 666|         333|         546|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4      |  14|          3|    1|          3|
    |ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4     |   9|          2|   16|         32|
    |ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172   |  14|          3|   64|        192|
    |regListenPort_blk_n                                |   9|          2|    1|          2|
    |rx_udp2shiftFifo_blk_n                             |   9|          2|    1|          2|
    |rx_udpMetaFifo_blk_n                               |   9|          2|    1|          2|
    |s_axis_rx_data_internal_blk_n                      |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  96|         21|   87|        240|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+------+----+------+-----------+
    |                       Name                       |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                         |     1|   0|     1|          0|
    |ap_done_reg                                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                           |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_7_in_i_in_in_reg_172  |    64|   0|    64|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172  |    64|   0|    64|          0|
    |currWord_last_V_reg_459                           |     1|   0|     1|          0|
    |icmp_ln1064_reg_495                               |     1|   0|     1|          0|
    |metaWritten                                       |     1|   0|     1|          0|
    |metaWritten_load_reg_485                          |     1|   0|     1|          0|
    |pu_header_header_V                                |    64|   0|    64|          0|
    |pu_header_idx                                     |    16|   0|    16|          0|
    |pu_header_ready                                   |     1|   0|     1|          0|
    |regListenPort_read_reg_467                        |    16|   0|    16|          0|
    |s_axis_rx_data_internal_read_reg_452              |  1024|   0|  1024|          0|
    |tmp_i_reg_448                                     |     1|   0|     1|          0|
    |s_axis_rx_data_internal_read_reg_452              |    64|  32|  1024|          0|
    |tmp_i_reg_448                                     |    64|  32|     1|          0|
    +--------------------------------------------------+------+----+------+-----------+
    |Total                                             |  1387|  64|  2284|          0|
    +--------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_continue                      |   in|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|         process_udp<512>|  return value|
|s_axis_rx_data_internal_dout     |   in|  1024|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_empty_n  |   in|     1|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_read     |  out|     1|     ap_fifo|  s_axis_rx_data_internal|       pointer|
|regListenPort_dout               |   in|    16|     ap_fifo|            regListenPort|       pointer|
|regListenPort_empty_n            |   in|     1|     ap_fifo|            regListenPort|       pointer|
|regListenPort_read               |  out|     1|     ap_fifo|            regListenPort|       pointer|
|rx_udpMetaFifo_din               |  out|    49|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_full_n            |   in|     1|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_write             |  out|     1|     ap_fifo|           rx_udpMetaFifo|       pointer|
|rx_udp2shiftFifo_din             |  out|  1024|     ap_fifo|         rx_udp2shiftFifo|       pointer|
|rx_udp2shiftFifo_full_n          |   in|     1|     ap_fifo|         rx_udp2shiftFifo|       pointer|
|rx_udp2shiftFifo_write           |  out|     1|     ap_fifo|         rx_udp2shiftFifo|       pointer|
+---------------------------------+-----+------+------------+-------------------------+--------------+

