$date
	Sun Mar 05 17:57:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_scoreboard $end
$scope module u_scoreboard $end
$var wire 6 ! current_entry [5:0] $end
$var wire 1 " i_clk $end
$var wire 6 # i_entry [5:0] $end
$var wire 1 $ i_flush $end
$var wire 1 % i_read $end
$var wire 1 & i_rstn $end
$var wire 1 ' i_write $end
$var wire 1 ( o_exists $end
$var wire 2 ) o_id [1:0] $end
$var wire 1 * o_ack $end
$var wire 2 + base_index [1:0] $end
$var parameter 2 , IDLE $end
$var parameter 2 - OUT $end
$var parameter 2 . READ $end
$var parameter 2 / WRITE $end
$var reg 1 0 flush $end
$var reg 1 1 found $end
$var reg 2 2 next_state [1:0] $end
$var reg 2 3 probe_idx [1:0] $end
$var reg 1 4 reinit $end
$var reg 2 5 state [1:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 /
b10 .
b11 -
b0 ,
$end
#0
$dumpvars
bx 6
bx 5
x4
bx 3
b0 2
x1
x0
b1 +
x*
bx )
x(
0'
1&
0%
0$
b111 #
0"
bx !
$end
#5
14
b10 )
0*
b110 !
b1 3
b0 5
1"
#10
b0 +
b10 2
0"
1%
b11 #
#15
b1 )
b1 !
b0 3
0(
01
b10 5
1"
#20
b0 2
0"
0%
#25
1*
b11 5
1(
11
1"
#30
0"
#35
0*
b0 5
1"
#40
0"
#45
0(
01
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
