

================================================================
== Vitis HLS Report for 'fft32_Pipeline_bit_rev_assign_loop'
================================================================
* Date:           Tue Jun 24 23:16:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.793 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_rev_assign_loop  |       32|       32|         1|          1|          1|    32|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%stage0_real = alloca i32 1"   --->   Operation 5 'alloca' 'stage0_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%stage0_real_1 = alloca i32 1"   --->   Operation 6 'alloca' 'stage0_real_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stage0_real_2 = alloca i32 1"   --->   Operation 7 'alloca' 'stage0_real_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stage0_real_3 = alloca i32 1"   --->   Operation 8 'alloca' 'stage0_real_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stage0_real_4 = alloca i32 1"   --->   Operation 9 'alloca' 'stage0_real_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stage0_real_5 = alloca i32 1"   --->   Operation 10 'alloca' 'stage0_real_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stage0_real_6 = alloca i32 1"   --->   Operation 11 'alloca' 'stage0_real_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stage0_real_7 = alloca i32 1"   --->   Operation 12 'alloca' 'stage0_real_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stage0_real_8 = alloca i32 1"   --->   Operation 13 'alloca' 'stage0_real_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stage0_real_9 = alloca i32 1"   --->   Operation 14 'alloca' 'stage0_real_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stage0_real_10 = alloca i32 1"   --->   Operation 15 'alloca' 'stage0_real_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stage0_real_11 = alloca i32 1"   --->   Operation 16 'alloca' 'stage0_real_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stage0_real_12 = alloca i32 1"   --->   Operation 17 'alloca' 'stage0_real_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stage0_real_13 = alloca i32 1"   --->   Operation 18 'alloca' 'stage0_real_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stage0_real_14 = alloca i32 1"   --->   Operation 19 'alloca' 'stage0_real_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stage0_real_15 = alloca i32 1"   --->   Operation 20 'alloca' 'stage0_real_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stage0_real_16 = alloca i32 1"   --->   Operation 21 'alloca' 'stage0_real_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stage0_real_17 = alloca i32 1"   --->   Operation 22 'alloca' 'stage0_real_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stage0_real_18 = alloca i32 1"   --->   Operation 23 'alloca' 'stage0_real_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stage0_real_19 = alloca i32 1"   --->   Operation 24 'alloca' 'stage0_real_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage0_real_20 = alloca i32 1"   --->   Operation 25 'alloca' 'stage0_real_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stage0_real_21 = alloca i32 1"   --->   Operation 26 'alloca' 'stage0_real_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stage0_real_22 = alloca i32 1"   --->   Operation 27 'alloca' 'stage0_real_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stage0_real_23 = alloca i32 1"   --->   Operation 28 'alloca' 'stage0_real_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stage0_real_24 = alloca i32 1"   --->   Operation 29 'alloca' 'stage0_real_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stage0_real_25 = alloca i32 1"   --->   Operation 30 'alloca' 'stage0_real_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stage0_real_26 = alloca i32 1"   --->   Operation 31 'alloca' 'stage0_real_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stage0_real_27 = alloca i32 1"   --->   Operation 32 'alloca' 'stage0_real_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stage0_real_28 = alloca i32 1"   --->   Operation 33 'alloca' 'stage0_real_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stage0_real_29 = alloca i32 1"   --->   Operation 34 'alloca' 'stage0_real_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%stage0_real_30 = alloca i32 1"   --->   Operation 35 'alloca' 'stage0_real_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stage0_real_31 = alloca i32 1"   --->   Operation 36 'alloca' 'stage0_real_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stage0_imag = alloca i32 1"   --->   Operation 37 'alloca' 'stage0_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%stage0_imag_1 = alloca i32 1"   --->   Operation 38 'alloca' 'stage0_imag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stage0_imag_2 = alloca i32 1"   --->   Operation 39 'alloca' 'stage0_imag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stage0_imag_3 = alloca i32 1"   --->   Operation 40 'alloca' 'stage0_imag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stage0_imag_4 = alloca i32 1"   --->   Operation 41 'alloca' 'stage0_imag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stage0_imag_5 = alloca i32 1"   --->   Operation 42 'alloca' 'stage0_imag_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stage0_imag_6 = alloca i32 1"   --->   Operation 43 'alloca' 'stage0_imag_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stage0_imag_7 = alloca i32 1"   --->   Operation 44 'alloca' 'stage0_imag_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stage0_imag_8 = alloca i32 1"   --->   Operation 45 'alloca' 'stage0_imag_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stage0_imag_9 = alloca i32 1"   --->   Operation 46 'alloca' 'stage0_imag_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stage0_imag_10 = alloca i32 1"   --->   Operation 47 'alloca' 'stage0_imag_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stage0_imag_11 = alloca i32 1"   --->   Operation 48 'alloca' 'stage0_imag_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stage0_imag_12 = alloca i32 1"   --->   Operation 49 'alloca' 'stage0_imag_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%stage0_imag_13 = alloca i32 1"   --->   Operation 50 'alloca' 'stage0_imag_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%stage0_imag_14 = alloca i32 1"   --->   Operation 51 'alloca' 'stage0_imag_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stage0_imag_15 = alloca i32 1"   --->   Operation 52 'alloca' 'stage0_imag_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%stage0_imag_16 = alloca i32 1"   --->   Operation 53 'alloca' 'stage0_imag_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%stage0_imag_17 = alloca i32 1"   --->   Operation 54 'alloca' 'stage0_imag_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%stage0_imag_18 = alloca i32 1"   --->   Operation 55 'alloca' 'stage0_imag_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%stage0_imag_19 = alloca i32 1"   --->   Operation 56 'alloca' 'stage0_imag_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%stage0_imag_20 = alloca i32 1"   --->   Operation 57 'alloca' 'stage0_imag_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%stage0_imag_21 = alloca i32 1"   --->   Operation 58 'alloca' 'stage0_imag_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stage0_imag_22 = alloca i32 1"   --->   Operation 59 'alloca' 'stage0_imag_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stage0_imag_23 = alloca i32 1"   --->   Operation 60 'alloca' 'stage0_imag_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%stage0_imag_24 = alloca i32 1"   --->   Operation 61 'alloca' 'stage0_imag_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%stage0_imag_25 = alloca i32 1"   --->   Operation 62 'alloca' 'stage0_imag_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%stage0_imag_26 = alloca i32 1"   --->   Operation 63 'alloca' 'stage0_imag_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%stage0_imag_27 = alloca i32 1"   --->   Operation 64 'alloca' 'stage0_imag_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%stage0_imag_28 = alloca i32 1"   --->   Operation 65 'alloca' 'stage0_imag_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%stage0_imag_29 = alloca i32 1"   --->   Operation 66 'alloca' 'stage0_imag_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%stage0_imag_30 = alloca i32 1"   --->   Operation 67 'alloca' 'stage0_imag_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%stage0_imag_31 = alloca i32 1"   --->   Operation 68 'alloca' 'stage0_imag_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_imag_31_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_31_reload"   --->   Operation 69 'read' 'data_imag_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_imag_30_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_30_reload"   --->   Operation 70 'read' 'data_imag_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_imag_29_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_29_reload"   --->   Operation 71 'read' 'data_imag_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_imag_28_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_28_reload"   --->   Operation 72 'read' 'data_imag_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_imag_27_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_27_reload"   --->   Operation 73 'read' 'data_imag_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_imag_26_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_26_reload"   --->   Operation 74 'read' 'data_imag_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_imag_25_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_25_reload"   --->   Operation 75 'read' 'data_imag_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_imag_24_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_24_reload"   --->   Operation 76 'read' 'data_imag_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_imag_23_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_23_reload"   --->   Operation 77 'read' 'data_imag_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_imag_22_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_22_reload"   --->   Operation 78 'read' 'data_imag_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_imag_21_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_21_reload"   --->   Operation 79 'read' 'data_imag_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_imag_20_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_20_reload"   --->   Operation 80 'read' 'data_imag_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_imag_19_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_19_reload"   --->   Operation 81 'read' 'data_imag_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_imag_18_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_18_reload"   --->   Operation 82 'read' 'data_imag_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_imag_17_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_17_reload"   --->   Operation 83 'read' 'data_imag_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_imag_16_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_16_reload"   --->   Operation 84 'read' 'data_imag_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_imag_15_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_15_reload"   --->   Operation 85 'read' 'data_imag_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_imag_14_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_14_reload"   --->   Operation 86 'read' 'data_imag_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_imag_13_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_13_reload"   --->   Operation 87 'read' 'data_imag_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_imag_12_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_12_reload"   --->   Operation 88 'read' 'data_imag_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_imag_11_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_11_reload"   --->   Operation 89 'read' 'data_imag_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_imag_10_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_10_reload"   --->   Operation 90 'read' 'data_imag_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_imag_9_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_9_reload"   --->   Operation 91 'read' 'data_imag_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_imag_8_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_8_reload"   --->   Operation 92 'read' 'data_imag_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_imag_7_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_7_reload"   --->   Operation 93 'read' 'data_imag_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_imag_6_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_6_reload"   --->   Operation 94 'read' 'data_imag_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_imag_5_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_5_reload"   --->   Operation 95 'read' 'data_imag_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_imag_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_4_reload"   --->   Operation 96 'read' 'data_imag_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_imag_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_3_reload"   --->   Operation 97 'read' 'data_imag_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_imag_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_2_reload"   --->   Operation 98 'read' 'data_imag_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_imag_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_1_reload"   --->   Operation 99 'read' 'data_imag_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_imag_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_imag_reload"   --->   Operation 100 'read' 'data_imag_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_real_31_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_31_reload"   --->   Operation 101 'read' 'data_real_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_real_30_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_30_reload"   --->   Operation 102 'read' 'data_real_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_real_29_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_29_reload"   --->   Operation 103 'read' 'data_real_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_real_28_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_28_reload"   --->   Operation 104 'read' 'data_real_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_real_27_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_27_reload"   --->   Operation 105 'read' 'data_real_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_real_26_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_26_reload"   --->   Operation 106 'read' 'data_real_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_real_25_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_25_reload"   --->   Operation 107 'read' 'data_real_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_real_24_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_24_reload"   --->   Operation 108 'read' 'data_real_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_real_23_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_23_reload"   --->   Operation 109 'read' 'data_real_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_real_22_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_22_reload"   --->   Operation 110 'read' 'data_real_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_real_21_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_21_reload"   --->   Operation 111 'read' 'data_real_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_real_20_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_20_reload"   --->   Operation 112 'read' 'data_real_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_real_19_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_19_reload"   --->   Operation 113 'read' 'data_real_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_real_18_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_18_reload"   --->   Operation 114 'read' 'data_real_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_real_17_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_17_reload"   --->   Operation 115 'read' 'data_real_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_real_16_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_16_reload"   --->   Operation 116 'read' 'data_real_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_real_15_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_15_reload"   --->   Operation 117 'read' 'data_real_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_real_14_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_14_reload"   --->   Operation 118 'read' 'data_real_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_real_13_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_13_reload"   --->   Operation 119 'read' 'data_real_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_real_12_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_12_reload"   --->   Operation 120 'read' 'data_real_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_real_11_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_11_reload"   --->   Operation 121 'read' 'data_real_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_real_10_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_10_reload"   --->   Operation 122 'read' 'data_real_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_real_9_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_9_reload"   --->   Operation 123 'read' 'data_real_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_real_8_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_8_reload"   --->   Operation 124 'read' 'data_real_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_real_7_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_7_reload"   --->   Operation 125 'read' 'data_real_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_real_6_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_6_reload"   --->   Operation 126 'read' 'data_real_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_real_5_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_5_reload"   --->   Operation 127 'read' 'data_real_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%data_real_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_4_reload"   --->   Operation 128 'read' 'data_real_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%data_real_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_3_reload"   --->   Operation 129 'read' 'data_real_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%data_real_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_2_reload"   --->   Operation 130 'read' 'data_real_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%data_real_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_1_reload"   --->   Operation 131 'read' 'data_real_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%data_real_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_real_reload"   --->   Operation 132 'read' 'data_real_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_31"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_30"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_29"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_28"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_27"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_26"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_25"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_24"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_23"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_22"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_21"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_20"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_19"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_18"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_17"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_16"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_15"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_14"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_13"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_12"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_11"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_10"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_9"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_8"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_7"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_6"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_5"   --->   Operation 159 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_4"   --->   Operation 160 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_3"   --->   Operation 161 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_2"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag_1"   --->   Operation 163 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_imag"   --->   Operation 164 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_31"   --->   Operation 165 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_30"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_29"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_28"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_27"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_26"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_25"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_24"   --->   Operation 172 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_23"   --->   Operation 173 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_22"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_21"   --->   Operation 175 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_20"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_19"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_18"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_17"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_16"   --->   Operation 180 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_15"   --->   Operation 181 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_14"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_13"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_12"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_11"   --->   Operation 185 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_10"   --->   Operation 186 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 187 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_9"   --->   Operation 187 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_8"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_7"   --->   Operation 189 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_6"   --->   Operation 190 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_5"   --->   Operation 191 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_4"   --->   Operation 192 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_3"   --->   Operation 193 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_2"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real_1"   --->   Operation 195 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %stage0_real"   --->   Operation 196 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 198 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [FFT32_sol.cpp:56->FFT32_sol.cpp:86]   --->   Operation 199 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.82ns)   --->   "%icmp_ln84 = icmp_eq  i6 %i, i6 32" [FFT32_sol.cpp:84]   --->   Operation 201 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %i, i6 1" [FFT32_sol.cpp:84]   --->   Operation 202 'add' 'add_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.body18.split, void %for.body38.preheader.exitStub" [FFT32_sol.cpp:84]   --->   Operation 203 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_sol.cpp:81]   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [FFT32_sol.cpp:84]   --->   Operation 205 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i6 %i" [FFT32_sol.cpp:56->FFT32_sol.cpp:86]   --->   Operation 206 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 4, i32 0" [FFT32_sol.cpp:58->FFT32_sol.cpp:86]   --->   Operation 207 'partselect' 'or_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (3.20ns)   --->   "%stage0_real_56 = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %data_real_reload_read, i16 %data_real_1_reload_read, i16 %data_real_2_reload_read, i16 %data_real_3_reload_read, i16 %data_real_4_reload_read, i16 %data_real_5_reload_read, i16 %data_real_6_reload_read, i16 %data_real_7_reload_read, i16 %data_real_8_reload_read, i16 %data_real_9_reload_read, i16 %data_real_10_reload_read, i16 %data_real_11_reload_read, i16 %data_real_12_reload_read, i16 %data_real_13_reload_read, i16 %data_real_14_reload_read, i16 %data_real_15_reload_read, i16 %data_real_16_reload_read, i16 %data_real_17_reload_read, i16 %data_real_18_reload_read, i16 %data_real_19_reload_read, i16 %data_real_20_reload_read, i16 %data_real_21_reload_read, i16 %data_real_22_reload_read, i16 %data_real_23_reload_read, i16 %data_real_24_reload_read, i16 %data_real_25_reload_read, i16 %data_real_26_reload_read, i16 %data_real_27_reload_read, i16 %data_real_28_reload_read, i16 %data_real_29_reload_read, i16 %data_real_30_reload_read, i16 %data_real_31_reload_read, i5 %or_ln" [FFT32_sol.cpp:86]   --->   Operation 208 'mux' 'stage0_real_56' <Predicate = (!icmp_ln84)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (3.20ns)   --->   "%stage0_imag_56 = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %data_imag_reload_read, i16 %data_imag_1_reload_read, i16 %data_imag_2_reload_read, i16 %data_imag_3_reload_read, i16 %data_imag_4_reload_read, i16 %data_imag_5_reload_read, i16 %data_imag_6_reload_read, i16 %data_imag_7_reload_read, i16 %data_imag_8_reload_read, i16 %data_imag_9_reload_read, i16 %data_imag_10_reload_read, i16 %data_imag_11_reload_read, i16 %data_imag_12_reload_read, i16 %data_imag_13_reload_read, i16 %data_imag_14_reload_read, i16 %data_imag_15_reload_read, i16 %data_imag_16_reload_read, i16 %data_imag_17_reload_read, i16 %data_imag_18_reload_read, i16 %data_imag_19_reload_read, i16 %data_imag_20_reload_read, i16 %data_imag_21_reload_read, i16 %data_imag_22_reload_read, i16 %data_imag_23_reload_read, i16 %data_imag_24_reload_read, i16 %data_imag_25_reload_read, i16 %data_imag_26_reload_read, i16 %data_imag_27_reload_read, i16 %data_imag_28_reload_read, i16 %data_imag_29_reload_read, i16 %data_imag_30_reload_read, i16 %data_imag_31_reload_read, i5 %or_ln" [FFT32_sol.cpp:86]   --->   Operation 209 'mux' 'stage0_imag_56' <Predicate = (!icmp_ln84)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (1.89ns)   --->   "%switch_ln86 = switch i5 %trunc_ln56, void %arrayidx22.1.case.31, i5 0, void %for.body18.split.arrayidx22.1.exit_crit_edge65, i5 1, void %arrayidx22.1.case.1, i5 2, void %arrayidx22.1.case.2, i5 3, void %arrayidx22.1.case.3, i5 4, void %arrayidx22.1.case.4, i5 5, void %arrayidx22.1.case.5, i5 6, void %arrayidx22.1.case.6, i5 7, void %arrayidx22.1.case.7, i5 8, void %arrayidx22.1.case.8, i5 9, void %arrayidx22.1.case.9, i5 10, void %arrayidx22.1.case.10, i5 11, void %arrayidx22.1.case.11, i5 12, void %arrayidx22.1.case.12, i5 13, void %arrayidx22.1.case.13, i5 14, void %arrayidx22.1.case.14, i5 15, void %arrayidx22.1.case.15, i5 16, void %arrayidx22.1.case.16, i5 17, void %arrayidx22.1.case.17, i5 18, void %arrayidx22.1.case.18, i5 19, void %arrayidx22.1.case.19, i5 20, void %arrayidx22.1.case.20, i5 21, void %arrayidx22.1.case.21, i5 22, void %arrayidx22.1.case.22, i5 23, void %arrayidx22.1.case.23, i5 24, void %arrayidx22.1.case.24, i5 25, void %arrayidx22.1.case.25, i5 26, void %arrayidx22.1.case.26, i5 27, void %arrayidx22.1.case.27, i5 28, void %arrayidx22.1.case.28, i5 29, void %arrayidx22.1.case.29, i5 30, void %for.body18.split.arrayidx22.1.exit_crit_edge" [FFT32_sol.cpp:86]   --->   Operation 210 'switch' 'switch_ln86' <Predicate = (!icmp_ln84)> <Delay = 1.89>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_30" [FFT32_sol.cpp:86]   --->   Operation 211 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 30)> <Delay = 1.58>
ST_1 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_30" [FFT32_sol.cpp:86]   --->   Operation 212 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 30)> <Delay = 1.58>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 213 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 30)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_29" [FFT32_sol.cpp:86]   --->   Operation 214 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 29)> <Delay = 1.58>
ST_1 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_29" [FFT32_sol.cpp:86]   --->   Operation 215 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 29)> <Delay = 1.58>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 216 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 29)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_28" [FFT32_sol.cpp:86]   --->   Operation 217 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 28)> <Delay = 1.58>
ST_1 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_28" [FFT32_sol.cpp:86]   --->   Operation 218 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 28)> <Delay = 1.58>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 219 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 28)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_27" [FFT32_sol.cpp:86]   --->   Operation 220 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 27)> <Delay = 1.58>
ST_1 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_27" [FFT32_sol.cpp:86]   --->   Operation 221 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 27)> <Delay = 1.58>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 222 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 27)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_26" [FFT32_sol.cpp:86]   --->   Operation 223 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 26)> <Delay = 1.58>
ST_1 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_26" [FFT32_sol.cpp:86]   --->   Operation 224 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 26)> <Delay = 1.58>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 225 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 26)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_25" [FFT32_sol.cpp:86]   --->   Operation 226 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 25)> <Delay = 1.58>
ST_1 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_25" [FFT32_sol.cpp:86]   --->   Operation 227 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 25)> <Delay = 1.58>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 228 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 25)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_24" [FFT32_sol.cpp:86]   --->   Operation 229 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 24)> <Delay = 1.58>
ST_1 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_24" [FFT32_sol.cpp:86]   --->   Operation 230 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 24)> <Delay = 1.58>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 231 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 24)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_23" [FFT32_sol.cpp:86]   --->   Operation 232 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 23)> <Delay = 1.58>
ST_1 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_23" [FFT32_sol.cpp:86]   --->   Operation 233 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 23)> <Delay = 1.58>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 234 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 23)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_22" [FFT32_sol.cpp:86]   --->   Operation 235 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 22)> <Delay = 1.58>
ST_1 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_22" [FFT32_sol.cpp:86]   --->   Operation 236 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 22)> <Delay = 1.58>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 237 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 22)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_21" [FFT32_sol.cpp:86]   --->   Operation 238 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 21)> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_21" [FFT32_sol.cpp:86]   --->   Operation 239 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 21)> <Delay = 1.58>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 240 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 21)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_20" [FFT32_sol.cpp:86]   --->   Operation 241 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 20)> <Delay = 1.58>
ST_1 : Operation 242 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_20" [FFT32_sol.cpp:86]   --->   Operation 242 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 20)> <Delay = 1.58>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 243 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 20)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_19" [FFT32_sol.cpp:86]   --->   Operation 244 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 19)> <Delay = 1.58>
ST_1 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_19" [FFT32_sol.cpp:86]   --->   Operation 245 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 19)> <Delay = 1.58>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 246 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 19)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_18" [FFT32_sol.cpp:86]   --->   Operation 247 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 18)> <Delay = 1.58>
ST_1 : Operation 248 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_18" [FFT32_sol.cpp:86]   --->   Operation 248 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 18)> <Delay = 1.58>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 249 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 18)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_17" [FFT32_sol.cpp:86]   --->   Operation 250 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 17)> <Delay = 1.58>
ST_1 : Operation 251 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_17" [FFT32_sol.cpp:86]   --->   Operation 251 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 17)> <Delay = 1.58>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 252 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 17)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_16" [FFT32_sol.cpp:86]   --->   Operation 253 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 16)> <Delay = 1.58>
ST_1 : Operation 254 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_16" [FFT32_sol.cpp:86]   --->   Operation 254 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 16)> <Delay = 1.58>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 255 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 16)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_15" [FFT32_sol.cpp:86]   --->   Operation 256 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 15)> <Delay = 1.58>
ST_1 : Operation 257 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_15" [FFT32_sol.cpp:86]   --->   Operation 257 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 15)> <Delay = 1.58>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 258 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 15)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_14" [FFT32_sol.cpp:86]   --->   Operation 259 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 14)> <Delay = 1.58>
ST_1 : Operation 260 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_14" [FFT32_sol.cpp:86]   --->   Operation 260 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 14)> <Delay = 1.58>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 261 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 14)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_13" [FFT32_sol.cpp:86]   --->   Operation 262 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 13)> <Delay = 1.58>
ST_1 : Operation 263 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_13" [FFT32_sol.cpp:86]   --->   Operation 263 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 13)> <Delay = 1.58>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 264 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 13)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_12" [FFT32_sol.cpp:86]   --->   Operation 265 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 12)> <Delay = 1.58>
ST_1 : Operation 266 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_12" [FFT32_sol.cpp:86]   --->   Operation 266 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 12)> <Delay = 1.58>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 267 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 12)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_11" [FFT32_sol.cpp:86]   --->   Operation 268 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 11)> <Delay = 1.58>
ST_1 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_11" [FFT32_sol.cpp:86]   --->   Operation 269 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 11)> <Delay = 1.58>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 270 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 11)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_10" [FFT32_sol.cpp:86]   --->   Operation 271 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 10)> <Delay = 1.58>
ST_1 : Operation 272 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_10" [FFT32_sol.cpp:86]   --->   Operation 272 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 10)> <Delay = 1.58>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 273 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 10)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_9" [FFT32_sol.cpp:86]   --->   Operation 274 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 9)> <Delay = 1.58>
ST_1 : Operation 275 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_9" [FFT32_sol.cpp:86]   --->   Operation 275 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 9)> <Delay = 1.58>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 276 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 9)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_8" [FFT32_sol.cpp:86]   --->   Operation 277 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 8)> <Delay = 1.58>
ST_1 : Operation 278 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_8" [FFT32_sol.cpp:86]   --->   Operation 278 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 8)> <Delay = 1.58>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 279 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 8)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_7" [FFT32_sol.cpp:86]   --->   Operation 280 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 7)> <Delay = 1.58>
ST_1 : Operation 281 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_7" [FFT32_sol.cpp:86]   --->   Operation 281 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 7)> <Delay = 1.58>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 282 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 7)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_6" [FFT32_sol.cpp:86]   --->   Operation 283 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 6)> <Delay = 1.58>
ST_1 : Operation 284 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_6" [FFT32_sol.cpp:86]   --->   Operation 284 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 6)> <Delay = 1.58>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 285 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 6)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_5" [FFT32_sol.cpp:86]   --->   Operation 286 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 5)> <Delay = 1.58>
ST_1 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_5" [FFT32_sol.cpp:86]   --->   Operation 287 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 5)> <Delay = 1.58>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 288 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 5)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_4" [FFT32_sol.cpp:86]   --->   Operation 289 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 4)> <Delay = 1.58>
ST_1 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_4" [FFT32_sol.cpp:86]   --->   Operation 290 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 4)> <Delay = 1.58>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 291 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 4)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_3" [FFT32_sol.cpp:86]   --->   Operation 292 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 293 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_3" [FFT32_sol.cpp:86]   --->   Operation 293 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 294 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_2" [FFT32_sol.cpp:86]   --->   Operation 295 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 2)> <Delay = 1.58>
ST_1 : Operation 296 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_2" [FFT32_sol.cpp:86]   --->   Operation 296 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 2)> <Delay = 1.58>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 297 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 2)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_1" [FFT32_sol.cpp:86]   --->   Operation 298 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 1)> <Delay = 1.58>
ST_1 : Operation 299 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_1" [FFT32_sol.cpp:86]   --->   Operation 299 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 1)> <Delay = 1.58>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 300 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 1)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag" [FFT32_sol.cpp:86]   --->   Operation 301 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real" [FFT32_sol.cpp:86]   --->   Operation 302 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 303 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_imag_56, i16 %stage0_imag_31" [FFT32_sol.cpp:86]   --->   Operation 304 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 31)> <Delay = 1.58>
ST_1 : Operation 305 [1/1] (1.58ns)   --->   "%store_ln86 = store i16 %stage0_real_56, i16 %stage0_real_31" [FFT32_sol.cpp:86]   --->   Operation 305 'store' 'store_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 31)> <Delay = 1.58>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx22.1.exit" [FFT32_sol.cpp:86]   --->   Operation 306 'br' 'br_ln86' <Predicate = (!icmp_ln84 & trunc_ln56 == 31)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln84 = store i6 %add_ln84, i6 %i_1" [FFT32_sol.cpp:84]   --->   Operation 307 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body18" [FFT32_sol.cpp:84]   --->   Operation 308 'br' 'br_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%stage0_real_load = load i16 %stage0_real"   --->   Operation 309 'load' 'stage0_real_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%stage0_real_1_load = load i16 %stage0_real_1"   --->   Operation 310 'load' 'stage0_real_1_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%stage0_real_2_load = load i16 %stage0_real_2"   --->   Operation 311 'load' 'stage0_real_2_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%stage0_real_3_load = load i16 %stage0_real_3"   --->   Operation 312 'load' 'stage0_real_3_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%stage0_real_4_load = load i16 %stage0_real_4"   --->   Operation 313 'load' 'stage0_real_4_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%stage0_real_5_load = load i16 %stage0_real_5"   --->   Operation 314 'load' 'stage0_real_5_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%stage0_real_6_load = load i16 %stage0_real_6"   --->   Operation 315 'load' 'stage0_real_6_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%stage0_real_7_load = load i16 %stage0_real_7"   --->   Operation 316 'load' 'stage0_real_7_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%stage0_real_8_load = load i16 %stage0_real_8"   --->   Operation 317 'load' 'stage0_real_8_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%stage0_real_9_load = load i16 %stage0_real_9"   --->   Operation 318 'load' 'stage0_real_9_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%stage0_real_10_load = load i16 %stage0_real_10"   --->   Operation 319 'load' 'stage0_real_10_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%stage0_real_11_load = load i16 %stage0_real_11"   --->   Operation 320 'load' 'stage0_real_11_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%stage0_real_12_load = load i16 %stage0_real_12"   --->   Operation 321 'load' 'stage0_real_12_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%stage0_real_13_load = load i16 %stage0_real_13"   --->   Operation 322 'load' 'stage0_real_13_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%stage0_real_14_load = load i16 %stage0_real_14"   --->   Operation 323 'load' 'stage0_real_14_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%stage0_real_15_load = load i16 %stage0_real_15"   --->   Operation 324 'load' 'stage0_real_15_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%stage0_real_16_load = load i16 %stage0_real_16"   --->   Operation 325 'load' 'stage0_real_16_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%stage0_real_17_load = load i16 %stage0_real_17"   --->   Operation 326 'load' 'stage0_real_17_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%stage0_real_18_load = load i16 %stage0_real_18"   --->   Operation 327 'load' 'stage0_real_18_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%stage0_real_19_load = load i16 %stage0_real_19"   --->   Operation 328 'load' 'stage0_real_19_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%stage0_real_20_load = load i16 %stage0_real_20"   --->   Operation 329 'load' 'stage0_real_20_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%stage0_real_21_load = load i16 %stage0_real_21"   --->   Operation 330 'load' 'stage0_real_21_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%stage0_real_22_load = load i16 %stage0_real_22"   --->   Operation 331 'load' 'stage0_real_22_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%stage0_real_23_load = load i16 %stage0_real_23"   --->   Operation 332 'load' 'stage0_real_23_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%stage0_real_24_load = load i16 %stage0_real_24"   --->   Operation 333 'load' 'stage0_real_24_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%stage0_real_25_load = load i16 %stage0_real_25"   --->   Operation 334 'load' 'stage0_real_25_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%stage0_real_26_load = load i16 %stage0_real_26"   --->   Operation 335 'load' 'stage0_real_26_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%stage0_real_27_load = load i16 %stage0_real_27"   --->   Operation 336 'load' 'stage0_real_27_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%stage0_real_28_load = load i16 %stage0_real_28"   --->   Operation 337 'load' 'stage0_real_28_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%stage0_real_29_load = load i16 %stage0_real_29"   --->   Operation 338 'load' 'stage0_real_29_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%stage0_real_30_load = load i16 %stage0_real_30"   --->   Operation 339 'load' 'stage0_real_30_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%stage0_real_31_load = load i16 %stage0_real_31"   --->   Operation 340 'load' 'stage0_real_31_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%stage0_imag_load = load i16 %stage0_imag"   --->   Operation 341 'load' 'stage0_imag_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%stage0_imag_1_load = load i16 %stage0_imag_1"   --->   Operation 342 'load' 'stage0_imag_1_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%stage0_imag_2_load = load i16 %stage0_imag_2"   --->   Operation 343 'load' 'stage0_imag_2_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%stage0_imag_3_load = load i16 %stage0_imag_3"   --->   Operation 344 'load' 'stage0_imag_3_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%stage0_imag_4_load = load i16 %stage0_imag_4"   --->   Operation 345 'load' 'stage0_imag_4_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%stage0_imag_5_load = load i16 %stage0_imag_5"   --->   Operation 346 'load' 'stage0_imag_5_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%stage0_imag_6_load = load i16 %stage0_imag_6"   --->   Operation 347 'load' 'stage0_imag_6_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%stage0_imag_7_load = load i16 %stage0_imag_7"   --->   Operation 348 'load' 'stage0_imag_7_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%stage0_imag_8_load = load i16 %stage0_imag_8"   --->   Operation 349 'load' 'stage0_imag_8_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%stage0_imag_9_load = load i16 %stage0_imag_9"   --->   Operation 350 'load' 'stage0_imag_9_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%stage0_imag_10_load = load i16 %stage0_imag_10"   --->   Operation 351 'load' 'stage0_imag_10_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%stage0_imag_11_load = load i16 %stage0_imag_11"   --->   Operation 352 'load' 'stage0_imag_11_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%stage0_imag_12_load = load i16 %stage0_imag_12"   --->   Operation 353 'load' 'stage0_imag_12_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%stage0_imag_13_load = load i16 %stage0_imag_13"   --->   Operation 354 'load' 'stage0_imag_13_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%stage0_imag_14_load = load i16 %stage0_imag_14"   --->   Operation 355 'load' 'stage0_imag_14_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%stage0_imag_15_load = load i16 %stage0_imag_15"   --->   Operation 356 'load' 'stage0_imag_15_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%stage0_imag_16_load = load i16 %stage0_imag_16"   --->   Operation 357 'load' 'stage0_imag_16_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%stage0_imag_17_load = load i16 %stage0_imag_17"   --->   Operation 358 'load' 'stage0_imag_17_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%stage0_imag_18_load = load i16 %stage0_imag_18"   --->   Operation 359 'load' 'stage0_imag_18_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%stage0_imag_19_load = load i16 %stage0_imag_19"   --->   Operation 360 'load' 'stage0_imag_19_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%stage0_imag_20_load = load i16 %stage0_imag_20"   --->   Operation 361 'load' 'stage0_imag_20_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%stage0_imag_21_load = load i16 %stage0_imag_21"   --->   Operation 362 'load' 'stage0_imag_21_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%stage0_imag_22_load = load i16 %stage0_imag_22"   --->   Operation 363 'load' 'stage0_imag_22_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%stage0_imag_23_load = load i16 %stage0_imag_23"   --->   Operation 364 'load' 'stage0_imag_23_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%stage0_imag_24_load = load i16 %stage0_imag_24"   --->   Operation 365 'load' 'stage0_imag_24_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%stage0_imag_25_load = load i16 %stage0_imag_25"   --->   Operation 366 'load' 'stage0_imag_25_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%stage0_imag_26_load = load i16 %stage0_imag_26"   --->   Operation 367 'load' 'stage0_imag_26_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%stage0_imag_27_load = load i16 %stage0_imag_27"   --->   Operation 368 'load' 'stage0_imag_27_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%stage0_imag_28_load = load i16 %stage0_imag_28"   --->   Operation 369 'load' 'stage0_imag_28_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%stage0_imag_29_load = load i16 %stage0_imag_29"   --->   Operation 370 'load' 'stage0_imag_29_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%stage0_imag_30_load = load i16 %stage0_imag_30"   --->   Operation 371 'load' 'stage0_imag_30_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%stage0_imag_31_load = load i16 %stage0_imag_31"   --->   Operation 372 'load' 'stage0_imag_31_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_31_out, i16 %stage0_imag_31_load"   --->   Operation 373 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_30_out, i16 %stage0_imag_30_load"   --->   Operation 374 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_29_out, i16 %stage0_imag_29_load"   --->   Operation 375 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_28_out, i16 %stage0_imag_28_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_27_out, i16 %stage0_imag_27_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_26_out, i16 %stage0_imag_26_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_25_out, i16 %stage0_imag_25_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_24_out, i16 %stage0_imag_24_load"   --->   Operation 380 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_23_out, i16 %stage0_imag_23_load"   --->   Operation 381 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_22_out, i16 %stage0_imag_22_load"   --->   Operation 382 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_21_out, i16 %stage0_imag_21_load"   --->   Operation 383 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_20_out, i16 %stage0_imag_20_load"   --->   Operation 384 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_19_out, i16 %stage0_imag_19_load"   --->   Operation 385 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_18_out, i16 %stage0_imag_18_load"   --->   Operation 386 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_17_out, i16 %stage0_imag_17_load"   --->   Operation 387 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_16_out, i16 %stage0_imag_16_load"   --->   Operation 388 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_15_out, i16 %stage0_imag_15_load"   --->   Operation 389 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_14_out, i16 %stage0_imag_14_load"   --->   Operation 390 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_13_out, i16 %stage0_imag_13_load"   --->   Operation 391 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_12_out, i16 %stage0_imag_12_load"   --->   Operation 392 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_11_out, i16 %stage0_imag_11_load"   --->   Operation 393 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_10_out, i16 %stage0_imag_10_load"   --->   Operation 394 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_9_out, i16 %stage0_imag_9_load"   --->   Operation 395 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_8_out, i16 %stage0_imag_8_load"   --->   Operation 396 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_7_out, i16 %stage0_imag_7_load"   --->   Operation 397 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_6_out, i16 %stage0_imag_6_load"   --->   Operation 398 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_5_out, i16 %stage0_imag_5_load"   --->   Operation 399 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_4_out, i16 %stage0_imag_4_load"   --->   Operation 400 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_3_out, i16 %stage0_imag_3_load"   --->   Operation 401 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_2_out, i16 %stage0_imag_2_load"   --->   Operation 402 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_1_out, i16 %stage0_imag_1_load"   --->   Operation 403 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_imag_out, i16 %stage0_imag_load"   --->   Operation 404 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_31_out, i16 %stage0_real_31_load"   --->   Operation 405 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_30_out, i16 %stage0_real_30_load"   --->   Operation 406 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_29_out, i16 %stage0_real_29_load"   --->   Operation 407 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_28_out, i16 %stage0_real_28_load"   --->   Operation 408 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_27_out, i16 %stage0_real_27_load"   --->   Operation 409 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_26_out, i16 %stage0_real_26_load"   --->   Operation 410 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_25_out, i16 %stage0_real_25_load"   --->   Operation 411 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_24_out, i16 %stage0_real_24_load"   --->   Operation 412 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_23_out, i16 %stage0_real_23_load"   --->   Operation 413 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_22_out, i16 %stage0_real_22_load"   --->   Operation 414 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_21_out, i16 %stage0_real_21_load"   --->   Operation 415 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_20_out, i16 %stage0_real_20_load"   --->   Operation 416 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_19_out, i16 %stage0_real_19_load"   --->   Operation 417 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_18_out, i16 %stage0_real_18_load"   --->   Operation 418 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_17_out, i16 %stage0_real_17_load"   --->   Operation 419 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_16_out, i16 %stage0_real_16_load"   --->   Operation 420 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_15_out, i16 %stage0_real_15_load"   --->   Operation 421 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_14_out, i16 %stage0_real_14_load"   --->   Operation 422 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_13_out, i16 %stage0_real_13_load"   --->   Operation 423 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_12_out, i16 %stage0_real_12_load"   --->   Operation 424 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_11_out, i16 %stage0_real_11_load"   --->   Operation 425 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_10_out, i16 %stage0_real_10_load"   --->   Operation 426 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_9_out, i16 %stage0_real_9_load"   --->   Operation 427 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_8_out, i16 %stage0_real_8_load"   --->   Operation 428 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_7_out, i16 %stage0_real_7_load"   --->   Operation 429 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_6_out, i16 %stage0_real_6_load"   --->   Operation 430 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_5_out, i16 %stage0_real_5_load"   --->   Operation 431 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_4_out, i16 %stage0_real_4_load"   --->   Operation 432 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_3_out, i16 %stage0_real_3_load"   --->   Operation 433 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_2_out, i16 %stage0_real_2_load"   --->   Operation 434 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_1_out, i16 %stage0_real_1_load"   --->   Operation 435 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %stage0_real_out, i16 %stage0_real_load"   --->   Operation 436 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 437 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.793ns
The critical path consists of the following:
	'alloca' operation ('i') [129]  (0.000 ns)
	'load' operation ('i', FFT32_sol.cpp:56->FFT32_sol.cpp:86) on local variable 'i' [325]  (0.000 ns)
	'mux' operation ('stage0.imag', FFT32_sol.cpp:86) [336]  (3.205 ns)
	'store' operation ('store_ln86', FFT32_sol.cpp:86) of variable 'stage0.imag', FFT32_sol.cpp:86 on local variable 'stage0.imag' [339]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
