# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Block1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_zoom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:29 on Sep 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_zoom.v 
# -- Compiling module fxp_zoom
# 
# Top level modules:
# 	fxp_zoom
# End time: 23:30:29 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:29 on Sep 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/RTL/Des/fxp_div_pipe.v 
# -- Compiling module fxp_div_pipe
# 
# Top level modules:
# 	fxp_div_pipe
# End time: 23:30:29 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:29 on Sep 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v 
# -- Compiling module tb_fxp_div_pipe
# 
# Top level modules:
# 	tb_fxp_div_pipe
# End time: 23:30:29 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_fxp_div_pipe
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_fxp_div_pipe 
# Start time: 23:30:29 on Sep 09,2024
# Loading work.tb_fxp_div_pipe
# Loading work.fxp_div_pipe
# Loading work.fxp_zoom
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-NKUPU80  ProcessID: 16336
#           Attempting to use alternate WLF file "./wlftzx0h7v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzx0h7v
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle  0   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle  1   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# cycle  2   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.000000    
# cycle  3   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        0.000000    
# cycle  4   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.000000    
# cycle  5   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        0.000000    
# cycle  6   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.000000    
# cycle  7   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.000000    
# cycle  8   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        0.000000    
# cycle  9   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 10   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 11   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.000000    
# cycle 12   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.000000    
# cycle 13   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        0.000000    
# cycle 14   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 15   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 16   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.000000    
# cycle 17   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.000000    
# cycle 18   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        0.000000    
# cycle 19   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 20   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        0.000000    
# cycle 21   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.332031    
# cycle 22   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.429688    
# cycle 23   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        1.000000    
# cycle 24   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 25   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:       -1.000000    
# cycle 26   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.332031    
# cycle 27   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.429688    
# cycle 28   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        1.000000    
# cycle 29   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 30   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:       -1.000000    
# cycle 31   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.332031    
# cycle 32   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.429688    
# cycle 33   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        1.000000    
# cycle 34   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 35   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:       -1.000000    
# cycle 36   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.332031    
# cycle 37   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:        0.429688    
# cycle 38   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        1.000000    
# cycle 39   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 40   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:       -1.000000    
# cycle 41   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        0.332031    
# cycle 42   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.429688    
# cycle 43   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 44   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        1.000000    
# cycle 45   a=        0.500000   b=        1.500000  a/b=        0.333333   odiv:       -1.000000    
# cycle 46   a=       -1.500000   b=       -3.500000  a/b=        0.428571   odiv:        0.332031    
# cycle 47   a=        0.500000   b=        0.500000  a/b=        1.000000   odiv:        0.429688    
# cycle 48   a=       -3.500000   b=       -3.500000  a/b=        1.000000   odiv:        1.000000    
# cycle 49   a=       -1.500000   b=        1.500000  a/b=       -1.000000   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 50   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:       -1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 51   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.332031    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 52   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.429688    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 53   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 54   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 55   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:       -1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 56   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.332031    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 57   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.429688    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 58   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 59   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 60   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:       -1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 61   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 62   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 63   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:       -1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 64   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.332031    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 65   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.429688    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 66   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 67   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 68   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:       -1.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 69   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 70   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 71   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# ** Error (suppressible): (vsim-8604) C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(71): NaN (not a number) resulted from a division operation.
# cycle 72   a=        0.000000   b=        0.000000  a/b=       -1.#IND00   odiv:        0.000000    
# ** Note: $stop    : C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v(130)
#    Time: 1540 ns  Iteration: 1  Instance: /tb_fxp_div_pipe
# Break in Module tb_fxp_div_pipe at C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240824/Project/Synth/../RTL/Tb/tb_fxp_div_pipe.v line 130
# End time: 09:46:42 on Sep 10,2024, Elapsed time: 10:16:13
# Errors: 25, Warnings: 2
