Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d031d694915a4fe7a2a092f60831b044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_bank_tb_behav xil_defaultlib.Reg_bank_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behave of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behave of entity xil_defaultlib.reg_bank_tb
Built simulation snapshot Reg_bank_tb_behav
