entity registrador_deslocamento is
generic(N: natural := 4);
port(
	clk, rst: in std_logic;
	din: in std_logic;
	dout:out std_logic
	);

end entity;

architecture arch_reg of registrador_deslocamento is
signal d, q: std_logic_vector(N-1 downto 0);
begin
l2:for i in d'range generate
	l1:
		process(rst, clk) is 
		
		begin 
			if(rst = '1') then
				q(i) <= '0';
			elsif(rising_edge(clk)) then
				q(i) <= d(i);
			end if;
		end process; 
end generate;
d(0)<= din;
d(1)<= q(0);
d(2)<= q(1);
d(3)<= q(2);
dout<= q(3);
end architecture;