riscv-tools/riscv-tests/debug/programs/tiny-malloc.c:348:      || align <= 0)
riscv-tools/fpga_test4sim/coremark4sim/core_state.c:170:	retval = ((c>='0') & (c<='9')) ? 1 : 0;
riscv-tools/fpga_test4sim/coremark4sim/core_list_join.c:487:        if (nmerges <= 1)   /* allow for nmerges==0, the empty list case */
rtl/e203/subsys/e203_subsys_nice_core.v:313:   //                                  | (state_is_rowsum & (rowbuf_cnt_r <= clonum) & (clonum != 0))
rtl/e203/subsys/e203_subsys_gfcm.v:54:        clk0_sync_r[SYNC_LEVEL-1:0] <= {SYNC_LEVEL{1'b0}};
rtl/e203/subsys/e203_subsys_gfcm.v:58:        clk0_sync_r[SYNC_LEVEL-1:0] <= {clk0_sync_r[SYNC_LEVEL-2:0],clk0_sync_in};
rtl/e203/subsys/e203_subsys_gfcm.v:70:        clk1_sync_r[SYNC_LEVEL-1:0] <= {SYNC_LEVEL{1'b0}};
rtl/e203/subsys/e203_subsys_gfcm.v:74:        clk1_sync_r[SYNC_LEVEL-1:0] <= {clk1_sync_r[SYNC_LEVEL-2:0],clk1_sync_in};
rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v:53:      rst_sync_r[RST_SYNC_LEVEL-1:0] <= {RST_SYNC_LEVEL{1'b0}};
rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v:57:      rst_sync_r[RST_SYNC_LEVEL-1:0] <= {rst_sync_r[RST_SYNC_LEVEL-2:0],1'b1};
rtl/e203/perips/sirv_repeater_6.v:121:      full <= 1'h0;
rtl/e203/perips/sirv_repeater_6.v:124:        full <= 1'h0;
rtl/e203/perips/sirv_repeater_6.v:135:    saved_opcode <= 3'b0;
rtl/e203/perips/sirv_repeater_6.v:136:    saved_param <= 3'b0;
rtl/e203/perips/sirv_repeater_6.v:137:    saved_size <= 3'b0;
rtl/e203/perips/sirv_repeater_6.v:138:    saved_source <= 2'b0;
rtl/e203/perips/sirv_repeater_6.v:139:    saved_address <= 30'b0;
rtl/e203/perips/sirv_repeater_6.v:140:    saved_mask <= 1'b0;
rtl/e203/perips/sirv_repeater_6.v:141:    saved_data <= 8'b0;
rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:58:            counter_trgt <= 'h0;
rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:59:            counter      <= 'h0;
rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:60:            spi_clk      <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:61:            running      <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:70:                running <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_tx.v:116:            counter      <= 0;
rtl/e203/perips/apb_spi_master/spi_master_tx.v:118:            data_int     <= 'h0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:83:            spi_swrst         <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:84:            spi_rd            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:85:            spi_wr            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:86:            spi_qrd           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:87:            spi_qwr           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:88:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:89:            spi_clk_div       <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:90:            spi_cmd           <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:91:            spi_addr          <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:92:            spi_cmd_len       <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:93:            spi_addr_len      <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:94:            spi_data_len      <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:95:            spi_dummy_rd      <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:96:            spi_dummy_wr      <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:97:            spi_csreg         <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:98:            spi_int_th_tx     <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:99:            spi_int_th_rx     <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:100:            spi_int_en        <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:102:            spi_swrst         <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:103:            spi_rd            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:104:            spi_wr            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:105:            spi_qrd           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:106:            spi_qwr           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:107:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:111:                    spi_rd    <= PWDATA[0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:119:                    spi_clk_div       <= PWDATA[7:0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:125:                    spi_cmd_len        <= PWDATA[5:0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:131:                    spi_dummy_rd[7:0]  <= PWDATA[7:0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:137:                    spi_int_th_tx <= PWDATA[LOG_BUFFER_DEPTH:0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:143:            spi_swrst         <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:144:            spi_rd            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:145:            spi_wr            <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:146:            spi_qrd           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:147:            spi_qwr           <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:148:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:53:            elements <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:55:            elements <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:72:                buffer[loop1] <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:82:            pointer_out <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:83:            pointer_in  <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:85:            pointer_out <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:86:            pointer_in  <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:94:                    pointer_in <= 0;
rtl/e203/perips/apb_spi_master/spi_master_fifo.v:106:                    pointer_out <= 0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:466:            en_quad_int <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:467:            do_rx       <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:468:            do_tx       <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:477:                en_quad_int <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:481:                do_tx <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:483:            	do_rx <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:486:                do_rx <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_controller.v:487:                do_tx <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_rx.v:120:            counter      <= 0;
rtl/e203/perips/apb_spi_master/spi_master_rx.v:122:            data_int     <= 'b0;
rtl/e203/perips/sirv_queue_1.v:107:      T_27 <= 3'h0;
rtl/e203/perips/sirv_queue_1.v:116:      T_29 <= 3'h0;
rtl/e203/perips/sirv_queue_1.v:125:      maybe_full <= 1'h0;
rtl/e203/perips/sirv_spi_flashmap.v:259:     cnt <= 4'b0;
rtl/e203/perips/sirv_spi_flashmap.v:264:        cnt <= {{1'd0}, io_ctrl_insn_addr_len};
rtl/e203/perips/sirv_spi_flashmap.v:283:      state <= 3'h0;
rtl/e203/perips/sirv_spi_flashmap.v:287:          state <= 3'h0;
rtl/e203/perips/sirv_flash_qspi.v:3808:      ctrl_cs_dflt_0 <= T_1840_cs_dflt_0;
rtl/e203/perips/sirv_flash_qspi.v:3979:    a_opcode <= 3'b0;
rtl/e203/perips/sirv_flash_qspi.v:3980:    a_param <= 3'b0;
rtl/e203/perips/sirv_flash_qspi.v:3981:    a_size <= 3'b0;
rtl/e203/perips/sirv_flash_qspi.v:3982:    a_source <= 7'b0;
rtl/e203/perips/sirv_flash_qspi.v:3983:    a_address <= 30'b0;
rtl/e203/perips/sirv_flash_qspi.v:3984:    a_mask <= 1'b0;
rtl/e203/perips/sirv_flash_qspi.v:3985:    a_data <= 8'b0;
rtl/e203/perips/sirv_flash_qspi.v:3990:      a_opcode <= io_tl_f_0_a_bits_opcode;
rtl/e203/perips/sirv_flash_qspi.v:3993:      a_param <= io_tl_f_0_a_bits_param;
rtl/e203/perips/sirv_flash_qspi.v:3996:      a_size <= io_tl_f_0_a_bits_size;
rtl/e203/perips/sirv_flash_qspi.v:3999:      a_source <= io_tl_f_0_a_bits_source;
rtl/e203/perips/sirv_flash_qspi.v:4002:      a_address <= io_tl_f_0_a_bits_address;
rtl/e203/perips/sirv_flash_qspi.v:4005:      a_mask <= io_tl_f_0_a_bits_mask;
rtl/e203/perips/sirv_flash_qspi.v:4008:      a_data <= io_tl_f_0_a_bits_data;
rtl/e203/perips/sirv_tlwidthwidget_qspi.v:435:      T_1447 <= GEN_2[3:0];
rtl/e203/perips/sirv_tlwidthwidget_qspi.v:441:      T_1512 <= 24'b0;
rtl/e203/perips/sirv_tlwidthwidget_qspi.v:442:      T_1514 <= 3'b0;
rtl/e203/perips/sirv_tlwidthwidget_qspi.v:456:      T_1527 <= 2'h0;
rtl/e203/perips/sirv_tlwidthwidget_qspi.v:460:          T_1527 <= 2'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:96:            interrupt <= 1'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:97:            r_status  <= 'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:102:            interrupt <= 1'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:103:            r_status  <= 'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:109:            r_gpio_sync0 <= 'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:110:            r_gpio_sync1 <= 'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:111:            r_gpio_in    <= 'h0;
rtl/e203/perips/apb_gpio/apb_gpio.v:114:            r_gpio_sync1 <= r_gpio_sync0;
rtl/e203/perips/apb_gpio/apb_gpio.v:122:            r_gpio_inten    <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:123:            r_gpio_inttype0 <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:124:            r_gpio_inttype1 <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:125:            r_gpio_out      <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:126:            r_gpio_dir      <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:127:            r_iofcfg        <= 'b0;
rtl/e203/perips/apb_gpio/apb_gpio.v:130:            	gpio_padcfg[i * 6+:6] <= 6'b000010;
rtl/e203/perips/apb_gpio/apb_gpio.v:140:            	    gpio_padcfg[0+:6]  <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:146:            	    gpio_padcfg[24+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:152:            	    gpio_padcfg[48+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:158:            	    gpio_padcfg[72+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:164:            	    gpio_padcfg[96+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:170:            	    gpio_padcfg[120+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:176:            	    gpio_padcfg[144+:6] <= PWDATA[5:0];
rtl/e203/perips/apb_gpio/apb_gpio.v:182:            	    gpio_padcfg[168+:6] <= PWDATA[5:0];
rtl/e203/perips/sirv_tl_repeater_5.v:121:      full <= 1'h0;
rtl/e203/perips/sirv_tl_repeater_5.v:124:        full <= 1'h0;
rtl/e203/perips/sirv_tl_repeater_5.v:135:    saved_opcode  <= 3'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:136:    saved_param   <= 3'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:137:    saved_size    <= 3'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:138:    saved_source  <= 2'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:139:    saved_address <= 30'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:140:    saved_mask    <= 4'b0;
rtl/e203/perips/sirv_tl_repeater_5.v:141:    saved_data    <= 32'b0;
rtl/e203/perips/apb_adv_timer/timer_cntrl.v:56:            r_active  <= 0;
rtl/e203/perips/apb_adv_timer/timer_cntrl.v:57:            r_pending <= 0;
rtl/e203/perips/apb_adv_timer/timer_cntrl.v:62:                r_active <= 0;
rtl/e203/perips/apb_adv_timer/timer_cntrl.v:65:                r_pending <= 0;
rtl/e203/perips/apb_adv_timer/apb_adv_timer.v:594:            r_event_sync_0 <= 0;
rtl/e203/perips/apb_adv_timer/apb_adv_timer.v:595:            r_event_sync_1 <= 0;
rtl/e203/perips/apb_adv_timer/apb_adv_timer.v:596:            r_event_sync_2 <= 0;
rtl/e203/perips/apb_adv_timer/apb_adv_timer.v:597:            r_event_sync_3 <= 0;
rtl/e203/perips/apb_adv_timer/apb_adv_timer.v:599:            if (s_event_en[0]) r_event_sync_0 <= {s_event_signals[s_event_sel_0], r_event_sync_0[1]};
rtl/e203/perips/apb_adv_timer/up_down_counter.v:66:            r_event          <= 0;
rtl/e203/perips/apb_adv_timer/up_down_counter.v:67:            r_pending_update <= 0;
rtl/e203/perips/apb_adv_timer/up_down_counter.v:134:            r_counter   <= 0;
rtl/e203/perips/apb_adv_timer/up_down_counter.v:135:            r_start     <= 0;
rtl/e203/perips/apb_adv_timer/up_down_counter.v:136:            r_end       <= 0;
rtl/e203/perips/apb_adv_timer/up_down_counter.v:137:            r_direction <= 0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:505:            r_timer0_th       <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:506:            r_timer0_in_sel   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:507:            r_timer0_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:508:            r_timer0_in_mode  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:509:            r_timer0_presc    <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:510:            r_timer0_start    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:511:            r_timer0_stop     <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:512:            r_timer0_update   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:513:            r_timer0_arm      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:514:            r_timer0_rst      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:516:            r_timer0_ch0_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:517:            r_timer0_ch0_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:518:            r_timer0_ch0_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:519:            r_timer0_ch0_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:520:            r_timer0_ch1_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:521:            r_timer0_ch1_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:522:            r_timer0_ch1_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:523:            r_timer0_ch1_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:524:            r_timer0_ch2_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:525:            r_timer0_ch2_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:526:            r_timer0_ch2_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:527:            r_timer0_ch2_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:528:            r_timer0_ch3_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:529:            r_timer0_ch3_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:530:            r_timer0_ch3_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:531:            r_timer0_ch3_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:533:            r_timer1_th       <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:534:            r_timer1_in_sel   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:535:            r_timer1_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:536:            r_timer1_in_mode  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:537:            r_timer1_presc    <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:538:            r_timer1_start    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:539:            r_timer1_stop     <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:540:            r_timer1_update   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:541:            r_timer1_rst      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:542:            r_timer1_arm      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:544:            r_timer1_ch0_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:545:            r_timer1_ch0_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:546:            r_timer1_ch0_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:547:            r_timer1_ch0_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:548:            r_timer1_ch1_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:549:            r_timer1_ch1_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:550:            r_timer1_ch1_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:551:            r_timer1_ch1_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:552:            r_timer1_ch2_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:553:            r_timer1_ch2_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:554:            r_timer1_ch2_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:555:            r_timer1_ch2_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:556:            r_timer1_ch3_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:557:            r_timer1_ch3_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:558:            r_timer1_ch3_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:559:            r_timer1_ch3_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:561:            r_timer2_th       <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:562:            r_timer2_in_sel   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:563:            r_timer2_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:564:            r_timer2_in_mode  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:565:            r_timer2_presc    <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:566:            r_timer2_start    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:567:            r_timer2_stop     <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:568:            r_timer2_update   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:569:            r_timer2_rst      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:570:            r_timer2_arm      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:572:            r_timer2_ch0_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:573:            r_timer2_ch0_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:574:            r_timer2_ch0_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:575:            r_timer2_ch0_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:576:            r_timer2_ch1_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:577:            r_timer2_ch1_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:578:            r_timer2_ch1_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:579:            r_timer2_ch1_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:580:            r_timer2_ch2_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:581:            r_timer2_ch2_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:582:            r_timer2_ch2_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:583:            r_timer2_ch2_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:584:            r_timer2_ch3_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:585:            r_timer2_ch3_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:586:            r_timer2_ch3_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:587:            r_timer2_ch3_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:589:            r_timer3_th       <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:590:            r_timer3_in_sel   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:591:            r_timer3_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:592:            r_timer3_in_mode  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:593:            r_timer3_presc    <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:594:            r_timer3_start    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:595:            r_timer3_stop     <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:596:            r_timer3_update   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:597:            r_timer3_rst      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:598:            r_timer3_arm      <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:600:            r_timer3_ch0_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:601:            r_timer3_ch0_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:602:            r_timer3_ch0_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:603:            r_timer3_ch0_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:604:            r_timer3_ch1_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:605:            r_timer3_ch1_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:606:            r_timer3_ch1_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:607:            r_timer3_ch1_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:608:            r_timer3_ch2_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:609:            r_timer3_ch2_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:610:            r_timer3_ch2_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:611:            r_timer3_ch2_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:612:            r_timer3_ch3_th   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:613:            r_timer3_ch3_mode <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:614:            r_timer3_ch3_lut  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:615:            r_timer3_ch3_flt  <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:617:            r_event_sel_0     <=  'h0; 
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:618:            r_event_sel_1     <=  'h0; 
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:619:            r_event_sel_2     <=  'h0; 
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:620:            r_event_sel_3     <=  'h0; 
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:621:            r_event_en        <=  'h0; 
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:623:            r_clk_en          <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:631:                    r_timer0_start  <= PWDATA[0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:639:	            r_timer0_in_sel <= PWDATA[7:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:647:	       	    r_timer0_ch0_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:652:	       	    r_timer0_ch0_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:657:	       	    r_timer0_ch1_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:662:	       	    r_timer0_ch1_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:667:	       	    r_timer0_ch2_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:672:	       	    r_timer0_ch2_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:677:	       	    r_timer0_ch3_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:682:	       	    r_timer0_ch3_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:689:                    r_timer1_start  <= PWDATA[0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:697:	            r_timer1_in_sel <= PWDATA[7:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:705:	       	    r_timer1_ch0_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:710:	       	    r_timer1_ch0_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:715:	       	    r_timer1_ch1_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:720:	       	    r_timer1_ch1_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:725:	       	    r_timer1_ch2_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:730:                    r_timer1_ch2_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:735:                    r_timer1_ch3_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:740:                    r_timer1_ch3_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:747:                    r_timer2_start  <= PWDATA[0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:755:	            r_timer2_in_sel <= PWDATA[7:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:763:                    r_timer2_ch0_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:768:                    r_timer2_ch0_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:773:                    r_timer2_ch1_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:778:                    r_timer2_ch1_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:783:                    r_timer2_ch2_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:788:                    r_timer2_ch2_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:793:                    r_timer2_ch3_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:798:                    r_timer2_ch3_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:805:                    r_timer3_start  <= PWDATA[0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:813:	            r_timer3_in_sel <= PWDATA[7:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:821:	       	    r_timer3_ch0_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:826:	            r_timer3_ch0_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:831:	            r_timer3_ch1_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:836:	            r_timer3_ch1_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:841:	            r_timer3_ch2_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:846:	            r_timer3_ch2_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:851:	            r_timer3_ch3_th   <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:856:	            r_timer3_ch3_lut  <= PWDATA[15:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:861:	            r_event_sel_0 <= PWDATA[3:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:869:	            r_clk_en <= PWDATA[3:0];
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:873:	    r_timer0_start  <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:874:            r_timer0_stop   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:875:            r_timer0_rst    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:876:            r_timer0_update <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:877:       	    r_timer0_arm    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:878:            r_timer1_start  <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:879:            r_timer1_stop   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:880:            r_timer1_rst    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:881:            r_timer1_update <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:882:       	    r_timer1_arm    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:883:            r_timer2_start  <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:884:            r_timer2_stop   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:885:            r_timer2_rst    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:886:            r_timer2_update <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:887:       	    r_timer2_arm    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:888:            r_timer3_start  <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:889:            r_timer3_stop   <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:890:            r_timer3_rst    <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:891:            r_timer3_update <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:892:       	    r_timer3_arm    <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:54:            r_comp    <= 0;
rtl/e203/perips/apb_adv_timer/comparator.v:55:            r_comp_op <= 0;
rtl/e203/perips/apb_adv_timer/comparator.v:64:            r_value        <= 0;
rtl/e203/perips/apb_adv_timer/comparator.v:65:            r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:67:            r_value        <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:68:            r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:79:	                    r_value <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:85:	            	    r_value        <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:86:	            	    r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:96:	                    r_value <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:102:	                    r_value        <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:103:	                    r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:110:	             r_value <= s_match ? 1'b0 : r_value;
rtl/e203/perips/apb_adv_timer/comparator.v:124:	                    r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:132:	                    r_value <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:137:	            	    r_value <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:141:	            	    r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/comparator.v:148:	            r_is_2nd_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/input_stage.v:50:            r_ls_clk_sync <= 'h0;
rtl/e203/perips/apb_adv_timer/input_stage.v:52:            r_ls_clk_sync <= {r_ls_clk_sync[1:0], ls_clk_i};
rtl/e203/perips/apb_adv_timer/input_stage.v:58:            r_mode <= 0;
rtl/e203/perips/apb_adv_timer/input_stage.v:59:            r_sel  <= 0;
rtl/e203/perips/apb_adv_timer/input_stage.v:111:            r_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/input_stage.v:112:            r_armed <= 1'b0;
rtl/e203/perips/apb_adv_timer/input_stage.v:117:                r_event <= 1'b0;
rtl/e203/perips/apb_adv_timer/input_stage.v:122:                r_armed <= 1'b0;
rtl/e203/perips/apb_adv_timer/input_stage.v:129:            r_oldval <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:29:            r_presc <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:37:            r_counter <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:38:            event_o   <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:40:            r_counter <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:41:            event_o   <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:48:                    r_counter <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:50:                    event_o   <= 1'b0;
rtl/e203/perips/apb_adv_timer/prescaler.v:54:                event_o <= 1'b0;
rtl/e203/perips/apb_adv_timer/prescaler.v:57:            r_counter <= 0;
rtl/e203/perips/apb_adv_timer/prescaler.v:58:            event_o   <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:45:            elements <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:47:            elements <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:64:                buffer[loop1] <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:73:            pointer_out <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:74:            pointer_in  <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:76:            pointer_out <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:77:            pointer_in  <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:86:               	    pointer_in <= 0;
rtl/e203/perips/apb_uart/io_generic_fifo.v:99:                    pointer_out <= 0;
rtl/e203/perips/apb_uart/uart_tx.v:149:            reg_bit_count <= 'h0;
rtl/e203/perips/apb_uart/uart_tx.v:150:            parity_bit    <= 1'b0;
rtl/e203/perips/apb_uart/uart_tx.v:168:            baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_tx.v:169:            bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_tx.v:172:                baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_tx.v:177:                bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_tx.v:180:            baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_tx.v:181:            bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_interrupt.v:81:       	    iir_q <= 4'b0;
rtl/e203/perips/apb_uart/apb_uart.v:270:            regs_q[IER * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:271:            regs_q[IIR * 8+:8] <= 8'h01;
rtl/e203/perips/apb_uart/apb_uart.v:272:            regs_q[LCR * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:273:            regs_q[MCR * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:275:            regs_q[MSR * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:276:            regs_q[SCR * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:277:            regs_q[(DLM + 'd8) * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:278:            regs_q[(DLL + 'd8) * 8+:8] <= 8'h00;
rtl/e203/perips/apb_uart/apb_uart.v:280:            trigger_level_q   <= 2'b00;
rtl/e203/perips/apb_uart/apb_uart.v:281:            tx_fifo_clr_q     <= 1'b0;
rtl/e203/perips/apb_uart/apb_uart.v:282:            rx_fifo_clr_q     <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:156:            reg_bit_count <= 'h0;
rtl/e203/perips/apb_uart/uart_rx.v:157:            parity_bit    <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:179:            reg_rx_sync <= {reg_rx_sync[1:0], rx_i};
rtl/e203/perips/apb_uart/uart_rx.v:186:            baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_rx.v:187:            bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:190:                baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_rx.v:193:                baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_rx.v:197:                bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:200:            baud_cnt <= 'h0;
rtl/e203/perips/apb_uart/uart_rx.v:201:            bit_done <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:208:            err_o <= 1'b0;
rtl/e203/perips/apb_uart/uart_rx.v:210:       	    err_o <= 1'b0;
rtl/e203/perips/sirv_AsyncResetReg.v:30:         q <= 1'b0;
rtl/e203/perips/sirv_clint.v:612:      time_0 <= 32'h0;
rtl/e203/perips/sirv_clint.v:614:      time_0 <= GEN_10[31:0];
rtl/e203/perips/sirv_clint.v:620:      time_1 <= 32'h0;
rtl/e203/perips/sirv_clint.v:655:      ipi_0 <= 1'h0;
rtl/e203/perips/sirv_clint.v:657:      ipi_0 <= GEN_8[0];
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:391:      acknum <= 5'h0;
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:405:        dOrig <= 3'b0;
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:418:      r_error <= 1'h0;
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:421:        r_error <= 1'h0;
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:427:      gennum <= 5'h0;
rtl/e203/perips/sirv_qspi_media.v:322:    cs_id     <= 2'b0;
rtl/e203/perips/sirv_qspi_media.v:324:    cs_set    <= 1'b0;
rtl/e203/perips/sirv_qspi_media.v:335:        cs_dflt_0 <= T_213_0;
rtl/e203/perips/sirv_qspi_media.v:339:            cs_dflt_0 <= io_ctrl_cs_dflt_0;
rtl/e203/perips/sirv_qspi_media.v:343:                cs_dflt_0 <= cs_active_0;
rtl/e203/perips/sirv_qspi_media.v:352:          cs_dflt_0 <= io_ctrl_cs_dflt_0;
rtl/e203/perips/sirv_qspi_media.v:356:              cs_dflt_0 <= cs_active_0;
rtl/e203/perips/sirv_qspi_media.v:374:      clear <= 1'h0;
rtl/e203/perips/sirv_qspi_media.v:377:        clear <= 1'h0;
rtl/e203/perips/sirv_qspi_media.v:385:      cs_assert <= 1'h0;
rtl/e203/perips/sirv_qspi_media.v:388:        cs_assert <= 1'h0;
rtl/e203/perips/sirv_qspi_media.v:402:      state <= 2'h0;
rtl/e203/perips/sirv_qspi_media.v:406:          state <= 2'h0;
rtl/e203/perips/sirv_qspi_media.v:410:              state <= 2'h0;
rtl/e203/perips/sirv_qspi_media.v:461:            state <= 2'h0;
rtl/e203/perips/sirv_rtc.v:147:      scale <= 4'b0;
rtl/e203/perips/sirv_rtc.v:149:      T_145 <= 6'b0;
rtl/e203/perips/sirv_rtc.v:150:      T_148 <= 42'b0;
rtl/e203/perips/sirv_rtc.v:151:      ip <= 1'b0;
rtl/e203/perips/sirv_rtc.v:158:      cmp_0 <= io_regs_cmp_0_write_bits;
rtl/e203/perips/sirv_rtc.v:160:    T_145 <= GEN_5[5:0];
rtl/e203/perips/sirv_rtc.v:161:    T_148 <= GEN_6[41:0];
rtl/e203/perips/sirv_rtc.v:162:    ip <= elapsed_0;
rtl/e203/perips/sirv_qspi_physical.v:462:    ctrl_sck_div <= 12'b0;
rtl/e203/perips/sirv_qspi_physical.v:463:    ctrl_sck_pol <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:464:    ctrl_sck_pha <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:465:    ctrl_fmt_proto <= 2'b0;
rtl/e203/perips/sirv_qspi_physical.v:466:    ctrl_fmt_endian <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:467:    ctrl_fmt_iodir <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:468:    setup_d <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:469:    tcnt <= 12'b0;
rtl/e203/perips/sirv_qspi_physical.v:470:    sck <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:471:    buffer <= 8'b0;
rtl/e203/perips/sirv_qspi_physical.v:472:    xfr <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:658:      txd <= 4'h0;
rtl/e203/perips/sirv_qspi_physical.v:688:      T_119 <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:695:      T_120 <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:702:      sample_d <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:709:      T_122 <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:716:      T_123 <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:723:      last_d <= 1'h0;
rtl/e203/perips/sirv_qspi_physical.v:730:      scnt <= 8'h0;
rtl/e203/perips/sirv_qspi_physical.v:732:      scnt <= GEN_53[7:0];
rtl/e203/perips/sirv_wdog.v:321:      scale <= 4'b0;
rtl/e203/perips/sirv_wdog.v:323:      T_154 <= 1'b0;
rtl/e203/perips/sirv_wdog.v:324:      T_155 <= 1'b0;
rtl/e203/perips/sirv_wdog.v:325:      T_164 <= 5'b0;
rtl/e203/perips/sirv_wdog.v:326:      T_167 <= 26'b0;
rtl/e203/perips/sirv_wdog.v:327:      zerocmp <= 1'b0;
rtl/e203/perips/sirv_wdog.v:328:      ip <= 1'b0;
rtl/e203/perips/sirv_wdog.v:335:      cmp_0 <= io_regs_cmp_0_write_bits;
rtl/e203/perips/sirv_wdog.v:339:    T_164 <= GEN_6[4:0];
rtl/e203/perips/sirv_wdog.v:340:    T_167 <= GEN_7[25:0];
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:169:	    sr <= #1 8'h0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:173:	    sr <= #1 {sr[6:0], core_rxd};
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:178:	    dcnt <= #1 3'h0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:195:	        core_txd <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:196:	        shift    <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:197:	        ld       <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:198:	        cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:200:	        ack_out  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:205:	       core_txd <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:206:	       shift    <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:207:	       ld       <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:208:	       cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:210:	       ack_out  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:216:	      shift    <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:217:	      ld       <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:218:	      cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:84:            r_pre  <= 'h0;
rtl/e203/perips/apb_i2c/apb_i2c.v:85:            r_ctrl <= 'h0;
rtl/e203/perips/apb_i2c/apb_i2c.v:86:            r_tx   <= 'h0;
rtl/e203/perips/apb_i2c/apb_i2c.v:87:            r_cmd  <= 'h0;
rtl/e203/perips/apb_i2c/apb_i2c.v:90:                r_cmd[7:4] <= 4'h0;      // clear command bits when done
rtl/e203/perips/apb_i2c/apb_i2c.v:93:            r_cmd[2:1] <= 2'b00;         // reserved bits
rtl/e203/perips/apb_i2c/apb_i2c.v:94:            r_cmd[0]   <= 1'b0;          // clear IRQ_ACK bit
rtl/e203/perips/apb_i2c/apb_i2c.v:97:            	`I2C_REG_CLK_PRESCALER: r_pre  <= PWDATA[15:0];
rtl/e203/perips/apb_i2c/apb_i2c.v:98:            	`I2C_REG_CTRL:          r_ctrl <= PWDATA[7:0];
rtl/e203/perips/apb_i2c/apb_i2c.v:99:            	`I2C_REG_TX:            r_tx   <= PWDATA[7:0];
rtl/e203/perips/apb_i2c/apb_i2c.v:102:            	        r_cmd <= PWDATA[7:0];
rtl/e203/perips/apb_i2c/apb_i2c.v:106:                r_cmd[7:4] <= 4'h0;      // clear command bits when done
rtl/e203/perips/apb_i2c/apb_i2c.v:108:            r_cmd[2:1] <= 2'b00;         // reserved bits
rtl/e203/perips/apb_i2c/apb_i2c.v:109:            r_cmd[0]   <= 1'b0;          // clear IRQ_ACK bit
rtl/e203/perips/apb_i2c/apb_i2c.v:165:            al       <= 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:166:            rxack    <= 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:167:            tip      <= 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:168:            irq_flag <= 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:181:    	    interrupt_o <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:195:      if (!nReset) slave_wait <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:207:          cnt    <= 16'h0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:218:          clk_en <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:223:          clk_en <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:234:          cSCL <= 2'b00;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:235:          cSDA <= 2'b00;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:239:          cSCL <= {cSCL[0],scl_i};
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:240:          cSDA <= {cSDA[0],sda_i};
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:246:      if      (!nReset     ) filter_cnt <= 14'h0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:247:      else if (!ena ) filter_cnt <= 14'h0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:260:          fSCL <= {fSCL[1:0],cSCL[1]};
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:261:          fSDA <= {fSDA[1:0],cSDA[1]};
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:277:          sSCL <= &fSCL[2:1] | &fSCL[1:0] | (fSCL[2] & fSCL[0]);
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:278:          sSDA <= &fSDA[2:1] | &fSDA[1:0] | (fSDA[2] & fSDA[0]);
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:291:          sta_condition <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:292:          sto_condition <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:303:      if      (!nReset) busy <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:314:          cmd_stop <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:320:          al <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:356:          cmd_ack <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:359:          sda_chk <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:364:          cmd_ack <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:367:          sda_chk <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:371:          cmd_ack   <= 1'b0; // default no command acknowledge + assert cmd_ack only 1clk cycle
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:388:                        sda_chk <= 1'b0;    // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:397:                        sda_chk <= 1'b0;    // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:405:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:412:                        sda_oen <= 1'b0; // set SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:413:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:420:                        sda_oen <= 1'b0; // keep SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:421:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:428:                        scl_oen <= 1'b0; // set SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:429:                        sda_oen <= 1'b0; // keep SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:430:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:437:                        scl_oen <= 1'b0; // keep SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:438:                        sda_oen <= 1'b0; // set SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:439:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:446:                        sda_oen <= 1'b0; // keep SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:447:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:454:                        sda_oen <= 1'b0; // keep SDA low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:455:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:464:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:471:                        scl_oen <= 1'b0; // keep SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:473:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:481:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:489:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:496:                        scl_oen <= 1'b0; // set SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:498:                        sda_chk <= 1'b0; // don't check SDA output
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:505:                        scl_oen <= 1'b0; // keep SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:507:                        sda_chk <= 1'b0; // don't check SDA output (SCL low)
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:515:                        sda_chk <= 1'b0; // don't check SDA output yet
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:531:                        scl_oen <= 1'b0; // set SCL low
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:533:                        sda_chk <= 1'b0; // don't check SDA output (SCL low)
rtl/e203/perips/sirv_pmu_core.v:488:          awake <= 1'h0;
rtl/e203/perips/sirv_pmu_core.v:516:      wantSleep <= 1'h0;
rtl/e203/perips/sirv_pmu_core.v:520:          wantSleep <= 1'h0;
rtl/e203/perips/sirv_pmu_core.v:523:            wantSleep <= io_regs_sleep_write_bits[0];
rtl/e203/perips/sirv_pmu_core.v:528:          wantSleep <= io_regs_sleep_write_bits[0];
rtl/e203/perips/sirv_pmu_core.v:535:      pc <= 3'h0;
rtl/e203/perips/sirv_pmu_core.v:537:      pc <= GEN_8[2:0];
rtl/e203/perips/sirv_pmu_core.v:542:      wakeupCause <= 2'h0;
rtl/e203/perips/sirv_pmu_core.v:547:            wakeupCause <= 2'h0;
rtl/e203/perips/sirv_pmu_core.v:565:      T_396 <= 4'b0;
rtl/e203/perips/sirv_pmu_core.v:573:      wakeupProgram_0 <= 9'h1f0;
rtl/e203/perips/sirv_pmu_core.v:575:      wakeupProgram_0 <= GEN_19[8:0];
rtl/e203/perips/sirv_pmu_core.v:582:      wakeupProgram_1 <= GEN_20[8:0];
rtl/e203/perips/sirv_pmu_core.v:589:      wakeupProgram_2 <= GEN_21[8:0];
rtl/e203/perips/sirv_pmu_core.v:596:      wakeupProgram_3 <= GEN_22[8:0];
rtl/e203/perips/sirv_pmu_core.v:603:      wakeupProgram_4 <= GEN_23[8:0];
rtl/e203/perips/sirv_pmu_core.v:610:      wakeupProgram_5 <= GEN_24[8:0];
rtl/e203/perips/sirv_pmu_core.v:617:      wakeupProgram_6 <= GEN_25[8:0];
rtl/e203/perips/sirv_pmu_core.v:624:      wakeupProgram_7 <= GEN_26[8:0];
rtl/e203/perips/sirv_pmu_core.v:629:      sleepProgram_0 <= 9'hf0;
rtl/e203/perips/sirv_pmu_core.v:631:      sleepProgram_0 <= GEN_27[8:0];
rtl/e203/perips/sirv_pmu_core.v:636:      sleepProgram_1 <= 9'h1f0;
rtl/e203/perips/sirv_pmu_core.v:638:      sleepProgram_1 <= GEN_28[8:0];
rtl/e203/perips/sirv_pmu_core.v:643:      sleepProgram_2 <= 9'h1d0;
rtl/e203/perips/sirv_pmu_core.v:645:      sleepProgram_2 <= GEN_29[8:0];
rtl/e203/perips/sirv_pmu_core.v:650:      sleepProgram_3 <= 9'h1c0;
rtl/e203/perips/sirv_pmu_core.v:652:      sleepProgram_3 <= GEN_30[8:0];
rtl/e203/perips/sirv_pmu_core.v:657:      sleepProgram_4 <= 9'h1c0;
rtl/e203/perips/sirv_pmu_core.v:659:      sleepProgram_4 <= GEN_31[8:0];
rtl/e203/perips/sirv_pmu_core.v:664:      sleepProgram_5 <= 9'h1c0;
rtl/e203/perips/sirv_pmu_core.v:666:      sleepProgram_5 <= GEN_32[8:0];
rtl/e203/perips/sirv_pmu_core.v:671:      sleepProgram_6 <= 9'h1c0;
rtl/e203/perips/sirv_pmu_core.v:673:      sleepProgram_6 <= GEN_33[8:0];
rtl/e203/perips/sirv_pmu_core.v:678:      sleepProgram_7 <= 9'h1c0;
rtl/e203/perips/sirv_pmu_core.v:680:      sleepProgram_7 <= GEN_34[8:0];
rtl/e203/perips/sirv_pmu_core.v:685:      count <= 16'h0;
rtl/e203/perips/sirv_pmu_core.v:689:          count <= 16'h0;
rtl/e203/perips/sirv_LevelGateway.v:43:      inFlight <= 1'h0;
rtl/e203/perips/sirv_LevelGateway.v:46:        inFlight <= 1'h0;
rtl/e203/perips/sirv_pmu.v:323:      por_reset_r   <= 1'b0;
rtl/e203/perips/sirv_pmu.v:336:      erst_reset_r   <= 1'b0;
rtl/e203/perips/sirv_pmu.v:349:      wdog_reset_r   <= 1'b0;
rtl/e203/perips/sirv_pmu.v:547:      T_355 <= 1'b0;
rtl/e203/perips/sirv_queue.v:164:      maybe_full <= 1'h0;
rtl/e203/perips/sirv_qspi_fifo.v:211:      rxen <= 1'h0;
rtl/e203/perips/sirv_qspi_fifo.v:217:          rxen <= 1'h0;
rtl/e203/perips/sirv_qspi_fifo.v:224:      cs_mode <= 2'h0;
rtl/e203/perips/sirv_qspi_arbiter.v:219:      sel_0 <= T_335_0;
rtl/e203/perips/sirv_qspi_arbiter.v:222:        sel_0 <= nsel_0;
rtl/e203/debug/sirv_jtag_dtm.v:238:        CAPTURE_IR : shiftReg <= {{(SHIFT_REG_BITS-1){1'b0}}, 1'b1}; //JTAG spec only says must end with 'b01. 
rtl/e203/debug/sirv_jtag_dtm.v:239:        SHIFT_IR   : shiftReg <= {{(SHIFT_REG_BITS-IR_BITS){1'b0}}, jtag_TDI, shiftReg[IR_BITS-1 : 1]};
rtl/e203/debug/sirv_jtag_dtm.v:241:                       REG_BYPASS       : shiftReg <= {(SHIFT_REG_BITS){1'b0}};
rtl/e203/debug/sirv_jtag_dtm.v:242:                       REG_IDCODE       : shiftReg <= {{(SHIFT_REG_BITS-32){1'b0}}, idcode};
rtl/e203/debug/sirv_jtag_dtm.v:243:                       REG_DTM_INFO     : shiftReg <= {{(SHIFT_REG_BITS-32){1'b0}}, dtminfo};
rtl/e203/debug/sirv_jtag_dtm.v:246:                         shiftReg <= {(SHIFT_REG_BITS){1'b0}};
rtl/e203/debug/sirv_jtag_dtm.v:249:                       REG_BYPASS   : shiftReg <= {{(SHIFT_REG_BITS- 1){1'b0}}, jtag_TDI};
rtl/e203/debug/sirv_jtag_dtm.v:250:                       REG_IDCODE   : shiftReg <= {{(SHIFT_REG_BITS-32){1'b0}}, jtag_TDI, shiftReg[31:1]};
rtl/e203/debug/sirv_jtag_dtm.v:251:                       REG_DTM_INFO : shiftReg <= {{(SHIFT_REG_BITS-32){1'b0}}, jtag_TDI, shiftReg[31:1]};
rtl/e203/debug/sirv_jtag_dtm.v:254:                        shiftReg <= {{(SHIFT_REG_BITS- 1){1'b0}} , jtag_TDI};
rtl/e203/debug/sirv_jtag_dtm.v:266:         irReg <= shiftReg[IR_BITS-1:0];
rtl/e203/debug/sirv_jtag_dtm.v:277:         busyReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:281:         busyReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:290:         skipOpReg            <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:291:         downgradeOpReg       <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:292:         stickyBusyReg        <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:293:         stickyNonzeroRespReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:303:              skipOpReg      <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:304:              downgradeOpReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:311:                 stickyNonzeroRespReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:312:                 stickyBusyReg        <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:323:         dbusReg <= {(DBUS_REG_BITS) {1'b0}};
rtl/e203/debug/sirv_jtag_dtm.v:324:         dbusValidReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:330:               dbusReg      <= {(DBUS_REG_BITS){1'b0}}; // NOP has encoding 2'b00.
rtl/e203/debug/sirv_jtag_dtm.v:333:               dbusReg      <= shiftReg[DBUS_REG_BITS-1:0];
rtl/e203/debug/sirv_jtag_dtm.v:338:         dbusValidReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:345:         jtag_TDO     <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:346:         jtag_DRV_TDO <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:348:         jtag_TDO     <= shiftReg[0];
rtl/e203/debug/sirv_jtag_dtm.v:351:         jtag_TDO     <= shiftReg[0];
rtl/e203/debug/sirv_jtag_dtm.v:354:         jtag_TDO     <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:355:         jtag_DRV_TDO <= 1'b0;
rtl/e203/core/e203_reset_ctrl.v:71:           rst_sync_r[RST_SYNC_LEVEL-1:0] <= {RST_SYNC_LEVEL{1'b0}};
rtl/e203/core/e203_reset_ctrl.v:75:           rst_sync_r[RST_SYNC_LEVEL-1:0] <= {rst_sync_r[RST_SYNC_LEVEL-2:0],1'b1};
rtl/e203/general/sirv_gnrl_dffs.v:104:    qout_r <= {DW{1'b0}};
rtl/e203/general/sirv_gnrl_dffs.v:225:    qout_r <= {DW{1'b0}};
tb/tb_top.v:35:        pc_write_to_host_cnt <= 32'b0;
tb/tb_top.v:36:        pc_write_to_host_flag <= 1'b0;
tb/tb_top.v:37:        pc_write_to_host_cycle <= 32'b0;
tb/tb_top.v:51:        cycle_count <= 32'b0;
tb/tb_top.v:64:        valid_ir_cycle <= 32'b0;
