\hypertarget{structALT__GPIO__SWPORTA__DDR__s}{}\section{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+S\+W\+P\+O\+R\+T\+A\+\_\+\+D\+D\+R\+\_\+s Struct Reference}
\label{structALT__GPIO__SWPORTA__DDR__s}\index{ALT\_GPIO\_SWPORTA\_DDR\_s@{ALT\_GPIO\_SWPORTA\_DDR\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__GPIO__SWPORTA__DDR__s_a146b8aae36b5732dbe9b8f9b9266cbc2}\label{structALT__GPIO__SWPORTA__DDR__s_a146b8aae36b5732dbe9b8f9b9266cbc2}} 
uint32\+\_\+t {\bfseries gpio\+\_\+swporta\+\_\+ddr}\+: 29
\item 
\mbox{\Hypertarget{structALT__GPIO__SWPORTA__DDR__s_a8f4a6a224e99fb3ced23f923ce1d8b9b}\label{structALT__GPIO__SWPORTA__DDR__s_a8f4a6a224e99fb3ced23f923ce1d8b9b}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 3
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__gpio_8h}{alt\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
