// Seed: 3992831350
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13
    , id_20,
    input tri1 void id_14
    , id_21,
    input uwire id_15,
    input wand id_16,
    input tri1 id_17,
    output tri1 id_18
);
  wire id_22;
  assign #1 id_7 = {id_9};
  always $display(1, 1 ^ id_15);
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4
);
  always begin
    if (1) id_3 = ((1 == id_2));
    else begin
      $display();
    end
  end
  module_0(
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_0,
      id_4,
      id_1,
      id_2,
      id_3
  );
  wire id_6;
endmodule
