EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 4 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	4650 5550 4650 5625
$Comp
L lpddr4-testbed:GND #PWR01
U 1 1 6041895C
P 4650 5625
F 0 "#PWR01" H 4650 5375 50  0001 C CNN
F 1 "GND" H 4655 5452 50  0000 C CNN
F 2 "" H 4650 5625 50  0001 C CNN
F 3 "" H 4650 5625 50  0001 C CNN
	1    4650 5625
	1    0    0    -1  
$EndComp
Wire Wire Line
	10900 5550 10900 5650
$Comp
L lpddr4-testbed:GND #PWR09
U 1 1 6042116F
P 10900 5650
F 0 "#PWR09" H 10900 5400 50  0001 C CNN
F 1 "GND" H 10905 5477 50  0000 C CNN
F 2 "" H 10900 5650 50  0001 C CNN
F 3 "" H 10900 5650 50  0001 C CNN
	1    10900 5650
	1    0    0    -1  
$EndComp
Text Label 6675 2850 2    50   ~ 0
ODT_CA_A
Text Notes 1075 1025 0    98   ~ 20
LPDDR4
$Comp
L lpddr4-testbed:MT53E256M16D1 U1
U 1 1 602BB4A5
P 4650 4050
F 0 "U1" H 4125 5425 50  0000 C CNN
F 1 "MT53E256M16D1" H 4200 2675 50  0000 C CNN
F 2 "lpddr4-testbed-footprints:BGA-200_10.0x14.5mm_Layout12x22_P0.80x0.65mm" H 4700 2150 50  0001 C CNN
F 3 "" H 4550 2850 50  0001 C CNN
	1    4650 4050
	1    0    0    -1  
$EndComp
Wire Notes Line
	4700 11175 4675 11175
$Comp
L lpddr4-testbed:MT53E256M16D1 U1
U 2 1 602BF408
P 10900 4050
F 0 "U1" H 10350 5425 50  0000 C CNN
F 1 "MT53E256M16D1" H 10450 2675 50  0000 C CNN
F 2 "lpddr4-testbed-footprints:BGA-200_10.0x14.5mm_Layout12x22_P0.80x0.65mm" H 10950 2150 50  0001 C CNN
F 3 "" H 10800 2850 50  0001 C CNN
	2    10900 4050
	1    0    0    -1  
$EndComp
Wire Wire Line
	5450 4750 5725 4750
Text GLabel 5725 4750 2    50   Input ~ 0
DQ11_A
Wire Wire Line
	5450 4650 5725 4650
Text GLabel 5725 4650 2    50   Input ~ 0
DQ10_A
Wire Wire Line
	5450 4550 5725 4550
Text GLabel 5725 4550 2    50   Input ~ 0
DQ09_A
Wire Wire Line
	5450 4450 5725 4450
Text GLabel 5725 4450 2    50   Input ~ 0
DQ08_A
Wire Wire Line
	5450 5250 5725 5250
Text GLabel 5725 5250 2    50   Input ~ 0
DMI_1A
Wire Wire Line
	5450 4350 5725 4350
Text GLabel 5725 4350 2    50   Input ~ 0
DQ_S1_CA
Wire Wire Line
	5450 4250 5725 4250
Text GLabel 5725 4250 2    50   Input ~ 0
DQ_S1_TA
Wire Wire Line
	5450 5150 5725 5150
Text GLabel 5725 5150 2    50   Input ~ 0
DQ15_A
Wire Wire Line
	5450 5050 5725 5050
Text GLabel 5725 5050 2    50   Input ~ 0
DQ14_A
Wire Wire Line
	5450 4950 5725 4950
Text GLabel 5725 4950 2    50   Input ~ 0
DQ13_A
Wire Wire Line
	5450 4850 5725 4850
Text GLabel 5725 4850 2    50   Input ~ 0
DQ12_A
Wire Wire Line
	3850 4850 3550 4850
Text GLabel 3550 4850 0    50   Input ~ 0
DQ04_A
Wire Wire Line
	3850 4950 3550 4950
Text GLabel 3550 4950 0    50   Input ~ 0
DQ05_A
Wire Wire Line
	3850 5050 3550 5050
Text GLabel 3550 5050 0    50   Input ~ 0
DQ06_A
Wire Wire Line
	3850 5250 3550 5250
Text GLabel 3550 5250 0    50   Input ~ 0
DMI_0A
Wire Wire Line
	3850 5150 3550 5150
Text GLabel 3550 5150 0    50   Input ~ 0
DQ07_A
Wire Wire Line
	3850 4250 3550 4250
Text GLabel 3550 4250 0    50   Input ~ 0
DQ_S0_TA
Wire Wire Line
	3850 4750 3550 4750
Text GLabel 3550 4750 0    50   Input ~ 0
DQ03_A
Wire Wire Line
	3850 4650 3550 4650
Text GLabel 3550 4650 0    50   Input ~ 0
DQ02_A
Wire Wire Line
	3850 4550 3550 4550
Text GLabel 3550 4550 0    50   Input ~ 0
DQ01_A
Wire Wire Line
	3850 4450 3550 4450
Text GLabel 3550 4450 0    50   Input ~ 0
DQ00_A
Text GLabel 3550 3850 0    50   Input ~ 0
CA5_A
Wire Wire Line
	3850 3850 3550 3850
Text GLabel 3550 3750 0    50   Input ~ 0
CA4_A
Wire Wire Line
	3850 3750 3550 3750
Text GLabel 3550 3650 0    50   Input ~ 0
CA3_A
Wire Wire Line
	3850 3650 3550 3650
Text GLabel 3550 3550 0    50   Input ~ 0
CA2_A
Wire Wire Line
	3850 3550 3550 3550
Text GLabel 3175 2950 0    50   Input ~ 0
CK_CA
Wire Wire Line
	3850 2950 3175 2950
Text GLabel 3175 2850 0    50   Input ~ 0
CK_TA
Wire Wire Line
	3850 2850 3175 2850
Text GLabel 3175 3050 0    50   Input ~ 0
CS0_A
Wire Wire Line
	3850 3050 3175 3050
Text GLabel 3550 3950 0    50   Input ~ 0
CKE0_A
Wire Wire Line
	3850 3950 3550 3950
Text GLabel 3550 3350 0    50   Input ~ 0
CA_0A
Wire Wire Line
	3850 3350 3550 3350
Text GLabel 3550 3450 0    50   Input ~ 0
CA_1A
Wire Wire Line
	3850 3450 3550 3450
Text GLabel 3550 4350 0    50   Input ~ 0
DQ_S0_CA
Wire Wire Line
	3850 4350 3550 4350
Wire Wire Line
	4550 2550 4550 2300
Text GLabel 4550 2300 1    50   Input ~ 0
VDD1
Text GLabel 4750 2300 1    50   Input ~ 0
VDDQ
Wire Wire Line
	4750 2550 4750 2300
Wire Wire Line
	4650 2550 4650 2300
Text GLabel 4650 2300 1    50   Input ~ 0
VDD2
Wire Wire Line
	10800 2550 10800 2300
Text GLabel 10800 2300 1    50   Input ~ 0
VDD1
Text GLabel 11000 2300 1    50   Input ~ 0
VDDQ
Wire Wire Line
	11000 2550 11000 2300
Wire Wire Line
	10900 2550 10900 2300
Text GLabel 10900 2300 1    50   Input ~ 0
VDD2
Text Notes 2025 6625 0    98   ~ 20
TODO\nAdd reset handling\nADD ODT/ZQ control
Text GLabel 9350 3050 0    50   Input ~ 0
CS0_B
Wire Wire Line
	9350 3050 9500 3050
$Comp
L antmicroResistors0402:R_10k_0402 R3
U 1 1 5FD7BAFA
P 9500 3400
F 0 "R3" V 9455 3470 60  0000 L CNN
F 1 "R_10k_0402" H 9500 3250 60  0001 C CNN
F 2 "antmicro-footprints:0402-res" H 9700 3600 60  0001 L CNN
F 3 "" H 9500 3400 50  0001 C CNN
F 4 "VISHAY" H 9700 3800 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 9700 3700 60  0001 L CNN "MPN"
F 6 "10k" V 9553 3470 50  0000 L CNN "Val"
	1    9500 3400
	0    1    1    0   
$EndComp
$Comp
L lpddr4-testbed:GND #PWR03
U 1 1 5FD7DCCA
P 9500 3550
F 0 "#PWR03" H 9500 3300 50  0001 C CNN
F 1 "GND" H 9505 3377 50  0000 C CNN
F 2 "" H 9500 3550 50  0001 C CNN
F 3 "" H 9500 3550 50  0001 C CNN
	1    9500 3550
	1    0    0    -1  
$EndComp
Wire Wire Line
	9500 3250 9500 3050
Connection ~ 9500 3050
Wire Wire Line
	9500 3050 10100 3050
$Comp
L antmicroResistors0402:R_10k_0402 R4
U 1 1 5FD80AED
P 12000 3350
F 0 "R4" V 11955 3420 60  0000 L CNN
F 1 "R_10k_0402" H 12000 3200 60  0001 C CNN
F 2 "antmicro-footprints:0402-res" H 12200 3550 60  0001 L CNN
F 3 "" H 12000 3350 50  0001 C CNN
F 4 "VISHAY" H 12200 3750 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 12200 3650 60  0001 L CNN "MPN"
F 6 "10k" V 12053 3420 50  0000 L CNN "Val"
	1    12000 3350
	0    1    1    0   
$EndComp
$Comp
L antmicroResistors0402:R_10k_0402 R1
U 1 1 5FD814A6
P 5625 2600
F 0 "R1" V 5580 2670 60  0000 L CNN
F 1 "R_10k_0402" H 5625 2450 60  0001 C CNN
F 2 "antmicro-footprints:0402-res" H 5825 2800 60  0001 L CNN
F 3 "" H 5625 2600 50  0001 C CNN
F 4 "VISHAY" H 5825 3000 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 5825 2900 60  0001 L CNN "MPN"
F 6 "10k" V 5678 2670 50  0000 L CNN "Val"
	1    5625 2600
	0    1    1    0   
$EndComp
Wire Wire Line
	5625 2750 5625 2850
Wire Wire Line
	5450 2850 5625 2850
Connection ~ 5625 2850
Wire Wire Line
	5625 2850 5875 2850
Wire Wire Line
	5625 2300 5625 2450
Text GLabel 5625 2300 1    50   Input ~ 0
VDDQ
$Comp
L antmicroResistors0402:R_0R_0402 R2
U 1 1 5FD86989
P 6025 2850
F 0 "R2" H 6025 3063 60  0000 C CNN
F 1 "R_0R_0402" H 6025 2700 60  0001 C CNN
F 2 "antmicro-footprints:0402-res" H 6225 3050 60  0001 L CNN
F 3 "" H 6025 2850 50  0001 C CNN
F 4 "PANASONIC" H 6225 3250 60  0001 L CNN "Manufacturer"
F 5 "ERJ2GE0R00X" H 6225 3150 60  0001 L CNN "MPN"
F 6 "0R" H 6025 2965 50  0000 C CNN "Val"
	1    6025 2850
	1    0    0    -1  
$EndComp
Wire Wire Line
	6175 2850 6675 2850
Text Notes 5750 3075 0    98   ~ 20
TODO: connect to FPGA IO
Text Notes 11900 3000 0    98   ~ 20
TODO: connect to FPGA IO
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C1
U 1 1 5FD86523
P 1200 7900
F 0 "C1" H 1315 7945 60  0000 L CNN
F 1 "C_100n_0201" H 1200 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1400 8100 60  0001 L CNN
F 3 "" H 1200 7900 50  0001 C CNN
F 4 "YAGEO" H 1400 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1400 8200 60  0001 L CNN "MPN"
F 6 "100n" H 1315 7847 50  0000 L CNN "Val"
	1    1200 7900
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR02
U 1 1 5FD86C87
P 1200 8050
F 0 "#PWR02" H 1200 7800 50  0001 C CNN
F 1 "GND" H 1205 7877 50  0000 C CNN
F 2 "" H 1200 8050 50  0001 C CNN
F 3 "" H 1200 8050 50  0001 C CNN
	1    1200 8050
	1    0    0    -1  
$EndComp
Text GLabel 1200 7650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1200 7750 1200 7650
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C3
U 1 1 5FD8C758
P 1650 7900
F 0 "C3" H 1765 7945 60  0000 L CNN
F 1 "C_100n_0201" H 1650 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1850 8100 60  0001 L CNN
F 3 "" H 1650 7900 50  0001 C CNN
F 4 "YAGEO" H 1850 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1850 8200 60  0001 L CNN "MPN"
F 6 "100n" H 1765 7847 50  0000 L CNN "Val"
	1    1650 7900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C5
U 1 1 5FD8CF69
P 2075 7900
F 0 "C5" H 2190 7945 60  0000 L CNN
F 1 "C_100n_0201" H 2075 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2275 8100 60  0001 L CNN
F 3 "" H 2075 7900 50  0001 C CNN
F 4 "YAGEO" H 2275 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2275 8200 60  0001 L CNN "MPN"
F 6 "100n" H 2190 7847 50  0000 L CNN "Val"
	1    2075 7900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C7
U 1 1 5FD8D1A2
P 2475 7900
F 0 "C7" H 2590 7945 60  0000 L CNN
F 1 "C_100n_0201" H 2475 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2675 8100 60  0001 L CNN
F 3 "" H 2475 7900 50  0001 C CNN
F 4 "YAGEO" H 2675 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2675 8200 60  0001 L CNN "MPN"
F 6 "100n" H 2590 7847 50  0000 L CNN "Val"
	1    2475 7900
	1    0    0    -1  
$EndComp
Text GLabel 1650 7650 1    50   Input ~ 0
VDDQ
$Comp
L lpddr4-testbed:GND #PWR05
U 1 1 5FD8DB03
P 1650 8050
F 0 "#PWR05" H 1650 7800 50  0001 C CNN
F 1 "GND" H 1655 7877 50  0000 C CNN
F 2 "" H 1650 8050 50  0001 C CNN
F 3 "" H 1650 8050 50  0001 C CNN
	1    1650 8050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR07
U 1 1 5FD8DD16
P 2075 8050
F 0 "#PWR07" H 2075 7800 50  0001 C CNN
F 1 "GND" H 2080 7877 50  0000 C CNN
F 2 "" H 2075 8050 50  0001 C CNN
F 3 "" H 2075 8050 50  0001 C CNN
	1    2075 8050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR010
U 1 1 5FD8DF9E
P 2475 8050
F 0 "#PWR010" H 2475 7800 50  0001 C CNN
F 1 "GND" H 2480 7877 50  0000 C CNN
F 2 "" H 2475 8050 50  0001 C CNN
F 3 "" H 2475 8050 50  0001 C CNN
	1    2475 8050
	1    0    0    -1  
$EndComp
Text GLabel 2075 7650 1    50   Input ~ 0
VDDQ
Text GLabel 2475 7650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1650 7650 1650 7750
Wire Wire Line
	2075 7650 2075 7750
Wire Wire Line
	2475 7650 2475 7750
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C9
U 1 1 5FD9C652
P 2900 7900
F 0 "C9" H 3015 7945 60  0000 L CNN
F 1 "C_100n_0201" H 2900 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 3100 8100 60  0001 L CNN
F 3 "" H 2900 7900 50  0001 C CNN
F 4 "YAGEO" H 3100 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3100 8200 60  0001 L CNN "MPN"
F 6 "100n" H 3015 7847 50  0000 L CNN "Val"
	1    2900 7900
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR012
U 1 1 5FD9C658
P 2900 8050
F 0 "#PWR012" H 2900 7800 50  0001 C CNN
F 1 "GND" H 2905 7877 50  0000 C CNN
F 2 "" H 2900 8050 50  0001 C CNN
F 3 "" H 2900 8050 50  0001 C CNN
	1    2900 8050
	1    0    0    -1  
$EndComp
Text GLabel 2900 7650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	2900 7750 2900 7650
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C11
U 1 1 5FD9C663
P 3350 7900
F 0 "C11" H 3465 7945 60  0000 L CNN
F 1 "C_100n_0201" H 3350 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 3550 8100 60  0001 L CNN
F 3 "" H 3350 7900 50  0001 C CNN
F 4 "YAGEO" H 3550 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3550 8200 60  0001 L CNN "MPN"
F 6 "100n" H 3465 7847 50  0000 L CNN "Val"
	1    3350 7900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C13
U 1 1 5FD9C66C
P 3775 7900
F 0 "C13" H 3890 7945 60  0000 L CNN
F 1 "C_100n_0201" H 3775 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 3975 8100 60  0001 L CNN
F 3 "" H 3775 7900 50  0001 C CNN
F 4 "YAGEO" H 3975 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3975 8200 60  0001 L CNN "MPN"
F 6 "100n" H 3890 7847 50  0000 L CNN "Val"
	1    3775 7900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C15
U 1 1 5FD9C675
P 4175 7900
F 0 "C15" H 4290 7945 60  0000 L CNN
F 1 "C_100n_0201" H 4175 7750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 4375 8100 60  0001 L CNN
F 3 "" H 4175 7900 50  0001 C CNN
F 4 "YAGEO" H 4375 8300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4375 8200 60  0001 L CNN "MPN"
F 6 "100n" H 4290 7847 50  0000 L CNN "Val"
	1    4175 7900
	1    0    0    -1  
$EndComp
Text GLabel 3350 7650 1    50   Input ~ 0
VDDQ
$Comp
L lpddr4-testbed:GND #PWR014
U 1 1 5FD9C67C
P 3350 8050
F 0 "#PWR014" H 3350 7800 50  0001 C CNN
F 1 "GND" H 3355 7877 50  0000 C CNN
F 2 "" H 3350 8050 50  0001 C CNN
F 3 "" H 3350 8050 50  0001 C CNN
	1    3350 8050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR016
U 1 1 5FD9C682
P 3775 8050
F 0 "#PWR016" H 3775 7800 50  0001 C CNN
F 1 "GND" H 3780 7877 50  0000 C CNN
F 2 "" H 3775 8050 50  0001 C CNN
F 3 "" H 3775 8050 50  0001 C CNN
	1    3775 8050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR018
U 1 1 5FD9C688
P 4175 8050
F 0 "#PWR018" H 4175 7800 50  0001 C CNN
F 1 "GND" H 4180 7877 50  0000 C CNN
F 2 "" H 4175 8050 50  0001 C CNN
F 3 "" H 4175 8050 50  0001 C CNN
	1    4175 8050
	1    0    0    -1  
$EndComp
Text GLabel 3775 7650 1    50   Input ~ 0
VDDQ
Text GLabel 4175 7650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	3350 7650 3350 7750
Wire Wire Line
	3775 7650 3775 7750
Wire Wire Line
	4175 7650 4175 7750
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C2
U 1 1 5FDBC6A9
P 1225 8900
F 0 "C2" H 1340 8945 60  0000 L CNN
F 1 "C_100n_0201" H 1225 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1425 9100 60  0001 L CNN
F 3 "" H 1225 8900 50  0001 C CNN
F 4 "YAGEO" H 1425 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1425 9200 60  0001 L CNN "MPN"
F 6 "100n" H 1340 8847 50  0000 L CNN "Val"
	1    1225 8900
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR04
U 1 1 5FDBC6AF
P 1225 9050
F 0 "#PWR04" H 1225 8800 50  0001 C CNN
F 1 "GND" H 1230 8877 50  0000 C CNN
F 2 "" H 1225 9050 50  0001 C CNN
F 3 "" H 1225 9050 50  0001 C CNN
	1    1225 9050
	1    0    0    -1  
$EndComp
Text GLabel 1225 8650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1225 8750 1225 8650
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C4
U 1 1 5FDBC6BA
P 1675 8900
F 0 "C4" H 1790 8945 60  0000 L CNN
F 1 "C_100n_0201" H 1675 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1875 9100 60  0001 L CNN
F 3 "" H 1675 8900 50  0001 C CNN
F 4 "YAGEO" H 1875 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1875 9200 60  0001 L CNN "MPN"
F 6 "100n" H 1790 8847 50  0000 L CNN "Val"
	1    1675 8900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C6
U 1 1 5FDBC6C3
P 2100 8900
F 0 "C6" H 2215 8945 60  0000 L CNN
F 1 "C_100n_0201" H 2100 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2300 9100 60  0001 L CNN
F 3 "" H 2100 8900 50  0001 C CNN
F 4 "YAGEO" H 2300 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2300 9200 60  0001 L CNN "MPN"
F 6 "100n" H 2215 8847 50  0000 L CNN "Val"
	1    2100 8900
	1    0    0    -1  
$EndComp
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C8
U 1 1 5FDBC6CC
P 2500 8900
F 0 "C8" H 2615 8945 60  0000 L CNN
F 1 "C_100n_0201" H 2500 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2700 9100 60  0001 L CNN
F 3 "" H 2500 8900 50  0001 C CNN
F 4 "YAGEO" H 2700 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2700 9200 60  0001 L CNN "MPN"
F 6 "100n" H 2615 8847 50  0000 L CNN "Val"
	1    2500 8900
	1    0    0    -1  
$EndComp
Text GLabel 1675 8650 1    50   Input ~ 0
VDDQ
$Comp
L lpddr4-testbed:GND #PWR06
U 1 1 5FDBC6D3
P 1675 9050
F 0 "#PWR06" H 1675 8800 50  0001 C CNN
F 1 "GND" H 1680 8877 50  0000 C CNN
F 2 "" H 1675 9050 50  0001 C CNN
F 3 "" H 1675 9050 50  0001 C CNN
	1    1675 9050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR08
U 1 1 5FDBC6D9
P 2100 9050
F 0 "#PWR08" H 2100 8800 50  0001 C CNN
F 1 "GND" H 2105 8877 50  0000 C CNN
F 2 "" H 2100 9050 50  0001 C CNN
F 3 "" H 2100 9050 50  0001 C CNN
	1    2100 9050
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR011
U 1 1 5FDBC6DF
P 2500 9050
F 0 "#PWR011" H 2500 8800 50  0001 C CNN
F 1 "GND" H 2505 8877 50  0000 C CNN
F 2 "" H 2500 9050 50  0001 C CNN
F 3 "" H 2500 9050 50  0001 C CNN
	1    2500 9050
	1    0    0    -1  
$EndComp
Text GLabel 2100 8650 1    50   Input ~ 0
VDDQ
Text GLabel 2500 8650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1675 8650 1675 8750
Wire Wire Line
	2100 8650 2100 8750
Wire Wire Line
	2500 8650 2500 8750
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C10
U 1 1 5FDBC6ED
P 2925 8900
F 0 "C10" H 3040 8945 60  0000 L CNN
F 1 "C_100n_0201" H 2925 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 3125 9100 60  0001 L CNN
F 3 "" H 2925 8900 50  0001 C CNN
F 4 "YAGEO" H 3125 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3125 9200 60  0001 L CNN "MPN"
F 6 "100n" H 3040 8847 50  0000 L CNN "Val"
	1    2925 8900
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR013
U 1 1 5FDBC6F3
P 2925 9050
F 0 "#PWR013" H 2925 8800 50  0001 C CNN
F 1 "GND" H 2930 8877 50  0000 C CNN
F 2 "" H 2925 9050 50  0001 C CNN
F 3 "" H 2925 9050 50  0001 C CNN
	1    2925 9050
	1    0    0    -1  
$EndComp
Text GLabel 2925 8650 1    50   Input ~ 0
VDDQ
Wire Wire Line
	2925 8750 2925 8650
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C12
U 1 1 5FDBC6FE
P 3375 8900
F 0 "C12" H 3490 8945 60  0000 L CNN
F 1 "C_100n_0201" H 3375 8750 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 3575 9100 60  0001 L CNN
F 3 "" H 3375 8900 50  0001 C CNN
F 4 "YAGEO" H 3575 9300 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3575 9200 60  0001 L CNN "MPN"
F 6 "100n" H 3490 8847 50  0000 L CNN "Val"
	1    3375 8900
	1    0    0    -1  
$EndComp
Text GLabel 3375 8650 1    50   Input ~ 0
VDDQ
$Comp
L lpddr4-testbed:GND #PWR015
U 1 1 5FDBC717
P 3375 9050
F 0 "#PWR015" H 3375 8800 50  0001 C CNN
F 1 "GND" H 3380 8877 50  0000 C CNN
F 2 "" H 3375 9050 50  0001 C CNN
F 3 "" H 3375 9050 50  0001 C CNN
	1    3375 9050
	1    0    0    -1  
$EndComp
Wire Wire Line
	3375 8650 3375 8750
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C16
U 1 1 5FE0B8F2
P 1250 9975
F 0 "C16" H 1365 10020 60  0000 L CNN
F 1 "C_100n_0201" H 1250 9825 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1450 10175 60  0001 L CNN
F 3 "" H 1250 9975 50  0001 C CNN
F 4 "YAGEO" H 1450 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1450 10275 60  0001 L CNN "MPN"
F 6 "100n" H 1365 9922 50  0000 L CNN "Val"
	1    1250 9975
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR019
U 1 1 5FE0B8F8
P 1250 10125
F 0 "#PWR019" H 1250 9875 50  0001 C CNN
F 1 "GND" H 1255 9952 50  0000 C CNN
F 2 "" H 1250 10125 50  0001 C CNN
F 3 "" H 1250 10125 50  0001 C CNN
	1    1250 10125
	1    0    0    -1  
$EndComp
Text GLabel 1250 9725 1    50   Input ~ 0
VDD1
Wire Wire Line
	1250 9825 1250 9725
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C17
U 1 1 5FE0E056
P 1650 9975
F 0 "C17" H 1765 10020 60  0000 L CNN
F 1 "C_100n_0201" H 1650 9825 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 1850 10175 60  0001 L CNN
F 3 "" H 1650 9975 50  0001 C CNN
F 4 "YAGEO" H 1850 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1850 10275 60  0001 L CNN "MPN"
F 6 "100n" H 1765 9922 50  0000 L CNN "Val"
	1    1650 9975
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR020
U 1 1 5FE0E05C
P 1650 10125
F 0 "#PWR020" H 1650 9875 50  0001 C CNN
F 1 "GND" H 1655 9952 50  0000 C CNN
F 2 "" H 1650 10125 50  0001 C CNN
F 3 "" H 1650 10125 50  0001 C CNN
	1    1650 10125
	1    0    0    -1  
$EndComp
Text GLabel 1650 9725 1    50   Input ~ 0
VDD1
Wire Wire Line
	1650 9825 1650 9725
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C18
U 1 1 5FE0E067
P 2075 9975
F 0 "C18" H 2190 10020 60  0000 L CNN
F 1 "C_100n_0201" H 2075 9825 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2275 10175 60  0001 L CNN
F 3 "" H 2075 9975 50  0001 C CNN
F 4 "YAGEO" H 2275 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2275 10275 60  0001 L CNN "MPN"
F 6 "100n" H 2190 9922 50  0000 L CNN "Val"
	1    2075 9975
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR021
U 1 1 5FE0E06D
P 2075 10125
F 0 "#PWR021" H 2075 9875 50  0001 C CNN
F 1 "GND" H 2080 9952 50  0000 C CNN
F 2 "" H 2075 10125 50  0001 C CNN
F 3 "" H 2075 10125 50  0001 C CNN
	1    2075 10125
	1    0    0    -1  
$EndComp
Text GLabel 2075 9725 1    50   Input ~ 0
VDD1
Wire Wire Line
	2075 9825 2075 9725
$Comp
L antmicroCapacitorsmisc:C_100n_0201 C22
U 1 1 5FE11700
P 2500 9975
F 0 "C22" H 2615 10020 60  0000 L CNN
F 1 "C_100n_0201" H 2500 9825 60  0001 C CNN
F 2 "antmicro-footprints:0201-res" H 2700 10175 60  0001 L CNN
F 3 "" H 2500 9975 50  0001 C CNN
F 4 "YAGEO" H 2700 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2700 10275 60  0001 L CNN "MPN"
F 6 "100n" H 2615 9922 50  0000 L CNN "Val"
	1    2500 9975
	1    0    0    -1  
$EndComp
$Comp
L lpddr4-testbed:GND #PWR025
U 1 1 5FE11706
P 2500 10125
F 0 "#PWR025" H 2500 9875 50  0001 C CNN
F 1 "GND" H 2505 9952 50  0000 C CNN
F 2 "" H 2500 10125 50  0001 C CNN
F 3 "" H 2500 10125 50  0001 C CNN
	1    2500 10125
	1    0    0    -1  
$EndComp
Text GLabel 2500 9725 1    50   Input ~ 0
VDD1
Wire Wire Line
	2500 9825 2500 9725
$EndSCHEMATC
