Fitter report for UAV
Fri Sep 15 10:04:23 2017
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Output Pin Default Load For Reported TCO
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM
 31. Fitter DSP Block Usage Summary
 32. DSP Block Details
 33. Interconnect Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 15 10:04:23 2017     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; UAV                                       ;
; Top-level Entity Name              ; UAV                                       ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE6E22C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 5,495 / 6,272 ( 88 % )                    ;
;     Total combinational functions  ; 4,930 / 6,272 ( 79 % )                    ;
;     Dedicated logic registers      ; 3,235 / 6,272 ( 52 % )                    ;
; Total registers                    ; 3288                                      ;
; Total pins                         ; 61 / 92 ( 66 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 73,472 / 276,480 ( 27 % )                 ;
; Embedded Multiplier 9-bit elements ; 4 / 30 ( 13 % )                           ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                  ; On                                    ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                 ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  15.4%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; pwm_out1      ; Missing drive strength and slew rate ;
; oDRAM1_CAS_N  ; Missing drive strength and slew rate ;
; oDRAM1_CS_N   ; Missing drive strength and slew rate ;
; oDRAM1_WE_N   ; Missing drive strength and slew rate ;
; oDRAM1_RAS_N  ; Missing drive strength and slew rate ;
; dclk          ; Missing drive strength and slew rate ;
; sce           ; Missing drive strength and slew rate ;
; sdo           ; Missing drive strength and slew rate ;
; cke           ; Missing drive strength and slew rate ;
; sdram_clk     ; Missing drive strength and slew rate ;
; pwm_out2      ; Missing drive strength and slew rate ;
; pwm_out3      ; Missing drive strength and slew rate ;
; pwm_out4      ; Missing drive strength and slew rate ;
; TXD_US100     ; Missing drive strength and slew rate ;
; TXD_HC12      ; Missing drive strength and slew rate ;
; oDRAM1_A[12]  ; Missing drive strength and slew rate ;
; oDRAM1_A[11]  ; Missing drive strength and slew rate ;
; oDRAM1_A[10]  ; Missing drive strength and slew rate ;
; oDRAM1_A[9]   ; Missing drive strength and slew rate ;
; oDRAM1_A[8]   ; Missing drive strength and slew rate ;
; oDRAM1_A[7]   ; Missing drive strength and slew rate ;
; oDRAM1_A[6]   ; Missing drive strength and slew rate ;
; oDRAM1_A[5]   ; Missing drive strength and slew rate ;
; oDRAM1_A[4]   ; Missing drive strength and slew rate ;
; oDRAM1_A[3]   ; Missing drive strength and slew rate ;
; oDRAM1_A[2]   ; Missing drive strength and slew rate ;
; oDRAM1_A[1]   ; Missing drive strength and slew rate ;
; oDRAM1_A[0]   ; Missing drive strength and slew rate ;
; oDRAM1_BA[1]  ; Missing drive strength and slew rate ;
; oDRAM1_BA[0]  ; Missing drive strength and slew rate ;
; oDRAM1_DQM[1] ; Missing drive strength and slew rate ;
; oDRAM1_DQM[0] ; Missing drive strength and slew rate ;
; Height_scl    ; Missing drive strength and slew rate ;
; Height_SDA    ; Missing drive strength and slew rate ;
; SCL_JY901     ; Missing drive strength and slew rate ;
; SDA_JY901     ; Missing drive strength and slew rate ;
; DRAM1_DQ[15]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[14]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[13]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[12]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[11]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[10]  ; Missing drive strength and slew rate ;
; DRAM1_DQ[9]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[8]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[7]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[6]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[5]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[4]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[3]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[2]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[1]   ; Missing drive strength and slew rate ;
; DRAM1_DQ[0]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                            ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[0]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[1]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[2]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[3]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[4]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[5]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[6]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[7]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[8]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[9]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[10]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[11]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[12]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[13]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[14]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[15]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[0]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[0]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[0]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[1]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[1]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[1]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[2]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[2]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[2]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[3]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[3]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[3]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[4]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[4]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[4]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[5]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[5]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[5]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[6]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[6]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[6]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[7]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[7]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[7]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[8]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[8]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[8]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[9]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[9]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[9]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[10]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[10]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[10]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[11]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[11]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[11]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[12]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[12]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[12]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[13]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[13]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[13]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[14]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[14]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[14]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[15]                                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[15]                                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_src2[15]~_Duplicate_1                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; nios2:inst|cpu_0:the_cpu_0|D_bht_data[0]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated|q_b[0]                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2:inst|cpu_0:the_cpu_0|D_bht_data[1]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated|q_b[1]                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[0]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[0]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[1]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[1]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[2]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[2]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[3]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[3]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[4]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[4]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[5]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[5]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[6]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[6]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[7]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[7]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[8]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[8]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[9]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[9]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[10]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[10]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[11]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[11]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[12]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_A[12]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_bank[0]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_BA[0]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_bank[1]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_BA[1]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_WE_N~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_CAS_N~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_RAS_N~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[3]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_CS_N~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[3]                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[0]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[0]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[0]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[0]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[1]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[1]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[1]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[1]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[2]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[2]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[2]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[3]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[3]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[3]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[4]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[4]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[4]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[5]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[5]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[5]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[5]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[6]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[6]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[6]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[7]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[7]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[7]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[8]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[8]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[8]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[9]                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[9]                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[9]~output                                                                                                                                                                                      ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[10]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[10]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[10]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[11]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[11]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[11]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[12]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[12]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[12]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[13]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[13]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[13]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[13]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[14]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[14]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[14]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[15]                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios2:inst|sdram_0:the_sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_data[15]                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; DRAM1_DQ[15]~output                                                                                                                                                                                     ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_dqm[0]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_DQM[0]~output                                                                                                                                                                                    ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|m_dqm[1]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; oDRAM1_DQM[1]~output                                                                                                                                                                                    ; I                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[0]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[0]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[1]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[1]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[2]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[2]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[3]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[3]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[4]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[4]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[5]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[5]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[6]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[6]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[7]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[7]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[8]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[8]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[9]                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[9]~input                                                                                                                                                                                       ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[10]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[10]~input                                                                                                                                                                                      ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[11]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[11]~input                                                                                                                                                                                      ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[12]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[12]~input                                                                                                                                                                                      ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[13]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[13]~input                                                                                                                                                                                      ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[14]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[14]~input                                                                                                                                                                                      ; O                ;                       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[15]                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; DRAM1_DQ[15]~input                                                                                                                                                                                      ; O                ;                       ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                          ;
+-----------------------------+--------------------------------------------+--------------+-------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                             ; Ignored From ; Ignored To                                            ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------------------------------+--------------+-------------------------------------------------------+---------------+----------------------------+
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[0] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[1] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[2] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[3] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[4] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[5] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[6] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; internal_incoming_data_to_and_from_the_cfi_flash_0[7] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[0]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[10]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[11]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[12]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[13]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[14]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[15]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[16]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[17]                        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[1]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[2]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[3]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[4]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[5]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[6]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[7]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[8]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; address_to_the_cfi_flash_0[9]                         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[0]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[1]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[2]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[3]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[4]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[5]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[6]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_outgoing_data_to_and_from_the_cfi_flash_0[7]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; read_n_to_the_cfi_flash_0                             ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; select_n_to_the_cfi_flash_0                           ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; write_n_to_the_cfi_flash_0                            ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; tri_state_bridge_0_avalon_slave_arbitrator ;              ; d1_in_a_write_cycle                                   ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------------------------------+--------------+-------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 8682 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 8682 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 8481    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 198     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Ben/Desktop/final_one/UAV.pin.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Total logic elements                        ; 5,495 / 6,272 ( 88 % )                                                                       ;
;     -- Combinational with no register       ; 2260                                                                                         ;
;     -- Register only                        ; 565                                                                                          ;
;     -- Combinational with a register        ; 2670                                                                                         ;
;                                             ;                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                              ;
;     -- 4 input functions                    ; 2570                                                                                         ;
;     -- 3 input functions                    ; 1618                                                                                         ;
;     -- <=2 input functions                  ; 742                                                                                          ;
;     -- Register only                        ; 565                                                                                          ;
;                                             ;                                                                                              ;
; Logic elements by mode                      ;                                                                                              ;
;     -- normal mode                          ; 4460                                                                                         ;
;     -- arithmetic mode                      ; 470                                                                                          ;
;                                             ;                                                                                              ;
; Total registers*                            ; 3,288 / 6,684 ( 49 % )                                                                       ;
;     -- Dedicated logic registers            ; 3,235 / 6,272 ( 52 % )                                                                       ;
;     -- I/O registers                        ; 53 / 412 ( 13 % )                                                                            ;
;                                             ;                                                                                              ;
; Total LABs:  partially or completely used   ; 391 / 392 ( 100 % )                                                                          ;
; User inserted logic elements                ; 0                                                                                            ;
; Virtual pins                                ; 0                                                                                            ;
; I/O pins                                    ; 61 / 92 ( 66 % )                                                                             ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )                                                                               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                               ;
; Global signals                              ; 4                                                                                            ;
; M9Ks                                        ; 17 / 30 ( 57 % )                                                                             ;
; Total block memory bits                     ; 73,472 / 276,480 ( 27 % )                                                                    ;
; Total block memory implementation bits      ; 156,672 / 276,480 ( 57 % )                                                                   ;
; Embedded Multiplier 9-bit elements          ; 4 / 30 ( 13 % )                                                                              ;
; PLLs                                        ; 1 / 2 ( 50 % )                                                                               ;
; Global clocks                               ; 4 / 10 ( 40 % )                                                                              ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                ;
; Average interconnect usage (total/H/V)      ; 25% / 24% / 25%                                                                              ;
; Peak interconnect usage (total/H/V)         ; 45% / 44% / 47%                                                                              ;
; Maximum fan-out node                        ; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ;
; Maximum fan-out                             ; 3158                                                                                         ;
; Highest non-global fan-out signal           ; nios2:inst|cpu_0:the_cpu_0|A_stall~0                                                         ;
; Highest non-global fan-out                  ; 747                                                                                          ;
; Total fan-out                               ; 29949                                                                                        ;
; Average fan-out                             ; 3.39                                                                                         ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 5365 / 6272 ( 85 % ) ; 130 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 2206                 ; 54                 ; 0                              ;
;     -- Register only                        ; 557                  ; 8                  ; 0                              ;
;     -- Combinational with a register        ; 2602                 ; 68                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 2519                 ; 51                 ; 0                              ;
;     -- 3 input functions                    ; 1572                 ; 46                 ; 0                              ;
;     -- <=2 input functions                  ; 717                  ; 25                 ; 0                              ;
;     -- Register only                        ; 557                  ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 4342                 ; 118                ; 0                              ;
;     -- arithmetic mode                      ; 466                  ; 4                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 3212                 ; 76                 ; 0                              ;
;     -- Dedicated logic registers            ; 3159 / 6272 ( 50 % ) ; 76 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 106                  ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 380 / 392 ( 96 % )   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 61                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 30 ( 13 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 73472                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 156672               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 17 / 30 ( 56 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; Double Data Rate I/O output circuitry       ; 37 / 185 ( 20 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 3448                 ; 117                ; 1                              ;
;     -- Registered Input Connections         ; 3258                 ; 84                 ; 0                              ;
;     -- Output Connections                   ; 232                  ; 175                ; 3159                           ;
;     -- Registered Output Connections        ; 4                    ; 174                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 29547                ; 831                ; 3163                           ;
;     -- Registered Connections               ; 13995                ; 597                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 230                  ; 290                ; 3160                           ;
;     -- sld_hub:auto_hub                     ; 290                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 3160                 ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 49                   ; 22                 ; 1                              ;
;     -- Output Ports                         ; 39                   ; 39                 ; 2                              ;
;     -- Bidir Ports                          ; 20                   ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 9                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 25                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Button[0] ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Button[1] ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Button[2] ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Button[3] ; 83    ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RXD_HC12  ; 121   ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RXD_US100 ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk_0     ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in   ; 13    ; 1        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; reset_n   ; 88    ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; TXD_HC12      ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TXD_US100     ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; cke           ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; dclk          ; 12    ; 1        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[0]   ; 7     ; 1        ; 0            ; 21           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[10]  ; 1     ; 1        ; 0            ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[11]  ; 38    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[12]  ; 39    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[1]   ; 3     ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[2]   ; 11    ; 1        ; 0            ; 18           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[3]   ; 10    ; 1        ; 0            ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[4]   ; 28    ; 2        ; 0            ; 9            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[5]   ; 30    ; 2        ; 0            ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[6]   ; 31    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[7]   ; 32    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[8]   ; 33    ; 2        ; 0            ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_A[9]   ; 34    ; 2        ; 0            ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_BA[0]  ; 143   ; 8        ; 1            ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_BA[1]  ; 2     ; 1        ; 0            ; 23           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_CAS_N  ; 142   ; 8        ; 3            ; 24           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_CS_N   ; 144   ; 8        ; 1            ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_DQM[0] ; 138   ; 8        ; 7            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_DQM[1] ; 44    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_RAS_N  ; 141   ; 8        ; 5            ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; oDRAM1_WE_N   ; 137   ; 8        ; 7            ; 24           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; pwm_out1      ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; pwm_out2      ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; pwm_out3      ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; pwm_out4      ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sce           ; 8     ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdo           ; 6     ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_clk     ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                      ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; DRAM1_DQ[0]  ; 127   ; 7        ; 16           ; 24           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[10] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[11] ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[12] ; 52    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[13] ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[14] ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[15] ; 55    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[1]  ; 126   ; 7        ; 16           ; 24           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[2]  ; 129   ; 8        ; 16           ; 24           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[3]  ; 128   ; 8        ; 16           ; 24           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[4]  ; 133   ; 8        ; 13           ; 24           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[5]  ; 132   ; 8        ; 13           ; 24           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[6]  ; 136   ; 8        ; 9            ; 24           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[7]  ; 135   ; 8        ; 11           ; 24           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[8]  ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; DRAM1_DQ[9]  ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|sdram_0:the_sdram_0|oe (inverted)                                                                                                                                                                              ; -                   ;
; Height_SDA   ; 76    ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted) ; -                   ;
; Height_scl   ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted) ; -                   ;
; SCL_JY901    ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted)    ; -                   ;
; SDA_JY901    ; 125   ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted)    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                              ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO ; sdo                 ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO ; sce                 ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                 ; -                   ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; Use as regular IO ; dclk                ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; Use as regular IO ; data_in             ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                 ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                         ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                         ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                         ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                         ; -                 ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO ; Button[0]           ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                 ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO ; DRAM1_DQ[5]         ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO ; DRAM1_DQ[4]         ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO ; oDRAM1_WE_N         ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO ; oDRAM1_DQM[0]       ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 4 / 14 ( 29 % )   ; 2.5V          ; --           ;
; 5        ; 9 / 13 ( 69 % )   ; 2.5V          ; --           ;
; 6        ; 0 / 10 ( 0 % )    ; 2.5V          ; --           ;
; 7        ; 8 / 13 ( 62 % )   ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; oDRAM1_A[10]        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; oDRAM1_BA[1]        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; oDRAM1_A[1]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; sdo                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; oDRAM1_A[0]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; sce                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; oDRAM1_A[3]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; oDRAM1_A[2]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; dclk                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 13       ; 16         ; 1        ; data_in             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk_0               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; oDRAM1_A[4]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; oDRAM1_A[5]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; oDRAM1_A[6]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; oDRAM1_A[7]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; oDRAM1_A[8]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; oDRAM1_A[9]         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; oDRAM1_A[11]        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; oDRAM1_A[12]        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; cke                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_clk           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; oDRAM1_DQM[1]       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; DRAM1_DQ[8]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; DRAM1_DQ[9]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; DRAM1_DQ[10]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; DRAM1_DQ[11]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; DRAM1_DQ[12]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; DRAM1_DQ[13]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; DRAM1_DQ[14]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; DRAM1_DQ[15]        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 83         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 84         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 90         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ; 93         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 67       ; 94         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 96         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 97         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 99         ; 4        ; pwm_out3            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; pwm_out4            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; pwm_out2            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; pwm_out1            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; Height_scl          ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; Height_SDA          ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 78       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; Button[3]           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; Button[2]           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; Button[1]           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; Button[0]           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 125        ; 5        ; reset_n             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 139        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 158        ; 7        ; TXD_US100           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RXD_US100           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; TXD_HC12            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; RXD_HC12            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; SCL_JY901           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; SDA_JY901           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; DRAM1_DQ[1]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; DRAM1_DQ[0]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; DRAM1_DQ[3]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; DRAM1_DQ[2]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; DRAM1_DQ[5]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; DRAM1_DQ[4]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; DRAM1_DQ[7]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; DRAM1_DQ[6]         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; oDRAM1_WE_N         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; oDRAM1_DQM[0]       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; oDRAM1_RAS_N        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; oDRAM1_CAS_N        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; oDRAM1_BA[0]        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; oDRAM1_CS_N         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------+
; SDC pin name                  ; inst1|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                   ;
; Compensate clock              ; clock0                                                                   ;
; Compensated input/output pins ; --                                                                       ;
; Switchover type               ; --                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                 ;
; Input frequency 1             ; --                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                 ;
; Nominal VCO frequency         ; 599.9 MHz                                                                ;
; VCO post scale                ; 2                                                                        ;
; VCO frequency control         ; Auto                                                                     ;
; VCO phase shift step          ; 208 ps                                                                   ;
; VCO multiply                  ; --                                                                       ;
; VCO divide                    ; --                                                                       ;
; Freq min lock                 ; 25.0 MHz                                                                 ;
; Freq max lock                 ; 54.18 MHz                                                                ;
; M VCO Tap                     ; 4                                                                        ;
; M Initial                     ; 3                                                                        ;
; M value                       ; 12                                                                       ;
; N value                       ; 1                                                                        ;
; Charge pump current           ; setting 1                                                                ;
; Loop filter resistance        ; setting 27                                                               ;
; Loop filter capacitance       ; setting 0                                                                ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                       ;
; Bandwidth type                ; Medium                                                                   ;
; Real time reconfigurable      ; Off                                                                      ;
; Scan chain MIF file           ; --                                                                       ;
; Preserve PLL counter order    ; Off                                                                      ;
; PLL location                  ; PLL_1                                                                    ;
; Inclk0 signal                 ; clk_0                                                                    ;
; Inclk1 signal                 ; --                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                            ;
; Inclk1 signal type            ; --                                                                       ;
+-------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 3       ; 4       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -75 (-4167 ps) ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; inst1|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UAV                                                                                                                      ; 5495 (2)    ; 3235 (0)                  ; 53 (53)       ; 73472       ; 17   ; 4            ; 0       ; 2         ; 61   ; 0            ; 2260 (2)     ; 565 (0)           ; 2670 (0)         ; |UAV                                                                                                                                                                                                                                                           ;              ;
;    |altpll0:inst1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|altpll0:inst1                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|altpll0:inst1|altpll:altpll_component                                                                                                                                                                                                                     ;              ;
;          |altpll0_altpll:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                                                                                       ;              ;
;    |nios2:inst|                                                                                                           ; 5087 (0)    ; 2919 (0)                  ; 0 (0)         ; 73472       ; 17   ; 4            ; 0       ; 2         ; 0    ; 0            ; 2168 (0)     ; 477 (0)           ; 2442 (1)         ; |UAV|nios2:inst                                                                                                                                                                                                                                                ;              ;
;       |HC_12:the_HC_12|                                                                                                   ; 142 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 13 (0)            ; 87 (0)           ; |UAV|nios2:inst|HC_12:the_HC_12                                                                                                                                                                                                                                ;              ;
;          |HC_12_regs:the_HC_12_regs|                                                                                      ; 44 (44)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 9 (9)             ; 27 (27)          ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs                                                                                                                                                                                                      ;              ;
;          |HC_12_rx:the_HC_12_rx|                                                                                          ; 64 (62)     ; 41 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 4 (2)             ; 37 (37)          ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx                                                                                                                                                                                                          ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |HC_12_tx:the_HC_12_tx|                                                                                          ; 41 (41)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 30 (30)          ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx                                                                                                                                                                                                          ;              ;
;       |HC_12_s1_arbitrator:the_HC_12_s1|                                                                                  ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1                                                                                                                                                                                                               ;              ;
;       |US_100_UART:the_US_100_UART|                                                                                       ; 144 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 13 (0)            ; 87 (0)           ; |UAV|nios2:inst|US_100_UART:the_US_100_UART                                                                                                                                                                                                                    ;              ;
;          |US_100_UART_regs:the_US_100_UART_regs|                                                                          ; 43 (43)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 9 (9)             ; 27 (27)          ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs                                                                                                                                                                              ;              ;
;          |US_100_UART_rx:the_US_100_UART_rx|                                                                              ; 65 (63)     ; 41 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 4 (2)             ; 37 (37)          ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx                                                                                                                                                                                  ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ;              ;
;          |US_100_UART_tx:the_US_100_UART_tx|                                                                              ; 43 (43)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 30 (30)          ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx                                                                                                                                                                                  ;              ;
;       |US_100_UART_s1_arbitrator:the_US_100_UART_s1|                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1                                                                                                                                                                                                   ;              ;
;       |addr2:the_addr2|                                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr2:the_addr2                                                                                                                                                                                                                                ;              ;
;       |addr2_s1_arbitrator:the_addr2_s1|                                                                                  ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr2_s1_arbitrator:the_addr2_s1                                                                                                                                                                                                               ;              ;
;       |addr3:the_addr3|                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr3:the_addr3                                                                                                                                                                                                                                ;              ;
;       |addr3_s1_arbitrator:the_addr3_s1|                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr3_s1_arbitrator:the_addr3_s1                                                                                                                                                                                                               ;              ;
;       |addr4:the_addr4|                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr4:the_addr4                                                                                                                                                                                                                                ;              ;
;       |addr4_s1_arbitrator:the_addr4_s1|                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr4_s1_arbitrator:the_addr4_s1                                                                                                                                                                                                               ;              ;
;       |addr:the_addr|                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr:the_addr                                                                                                                                                                                                                                  ;              ;
;       |addr_s1_arbitrator:the_addr_s1|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|addr_s1_arbitrator:the_addr_s1                                                                                                                                                                                                                 ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 2500 (2141) ; 1613 (1424)               ; 0 (0)         ; 64256       ; 14   ; 4            ; 0       ; 2         ; 0    ; 0            ; 887 (716)    ; 302 (259)         ; 1311 (1166)      ; |UAV|nios2:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_qtf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_kdf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_oif1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_3ag1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_mgr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_ogr2:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 281 (26)    ; 188 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (26)      ; 43 (0)            ; 145 (0)          ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 147 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 43 (0)            ; 53 (0)           ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (37)           ; 10 (8)           ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 96 (92)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 4 (0)             ; 43 (43)          ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 56 (56)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 44 (44)          ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_u972:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_qbf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_rbf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add17|                                                                                              ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17                                                                                                                                                                                                              ;              ;
;             |add_sub_qvi:auto_generated|                                                                                  ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                   ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 446 (446)   ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 262 (262)    ; 16 (16)           ; 168 (168)        ; |UAV|nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 144 (144)   ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 16 (16)           ; 67 (67)          ; |UAV|nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 49 (49)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 17 (17)          ; |UAV|nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                               ; 146 (2)     ; 115 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (1)       ; 37 (0)            ; 79 (1)           ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                            ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                             ;              ;
;             |altsyncram_r951:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated                                                                                                                              ;              ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                    ; 144 (144)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 37 (37)           ; 78 (78)          ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                ;              ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                ; 44 (44)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 11 (11)          ; |UAV|nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                             ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 157 (44)    ; 99 (13)                   ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (31)      ; 12 (0)            ; 87 (12)          ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 63 (63)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 12 (12)           ; 35 (35)          ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |UAV|nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch                                                                                                                                                                           ;              ;
;       |opencores_i2c_fbm320:the_opencores_i2c_fbm320|                                                                     ; 263 (0)     ; 129 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (0)      ; 0 (0)             ; 130 (0)          ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320                                                                                                                                                                                                  ;              ;
;          |opencores_i2c:opencores_i2c_fbm320|                                                                             ; 263 (0)     ; 129 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (0)      ; 0 (0)             ; 130 (0)          ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320                                                                                                                                                               ;              ;
;             |i2c_master_top:i2c_master_top_inst|                                                                          ; 263 (84)    ; 129 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (29)     ; 0 (0)             ; 130 (47)         ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst                                                                                                                            ;              ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                     ; 187 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (30)     ; 0 (0)             ; 83 (26)          ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                       ;              ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                    ; 131 (131)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 57 (57)          ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                    ;              ;
;       |opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0|                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |UAV|nios2:inst|opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0                                                                                                                                                         ;              ;
;       |opencores_i2c_jy901:the_opencores_i2c_jy901|                                                                       ; 259 (0)     ; 129 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (0)      ; 0 (0)             ; 139 (0)          ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901                                                                                                                                                                                                    ;              ;
;          |opencores_i2c:opencores_i2c_jy901|                                                                              ; 259 (0)     ; 129 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (0)      ; 0 (0)             ; 139 (0)          ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901                                                                                                                                                                  ;              ;
;             |i2c_master_top:i2c_master_top_inst|                                                                          ; 259 (89)    ; 129 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (25)     ; 0 (0)             ; 139 (47)         ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst                                                                                                                               ;              ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                     ; 187 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (30)      ; 0 (0)             ; 92 (26)          ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                          ;              ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                    ; 131 (131)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 66 (66)          ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                       ;              ;
;       |pio_0:the_pio_0|                                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |UAV|nios2:inst|pio_0:the_pio_0                                                                                                                                                                                                                                ;              ;
;       |pio_0_s1_arbitrator:the_pio_0_s1|                                                                                  ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1                                                                                                                                                                                                               ;              ;
;       |pio_1:the_pio_1|                                                                                                   ; 21 (21)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 20 (20)          ; |UAV|nios2:inst|pio_1:the_pio_1                                                                                                                                                                                                                                ;              ;
;       |pio_1_s1_arbitrator:the_pio_1_s1|                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1                                                                                                                                                                                                               ;              ;
;       |pio_2:the_pio_2|                                                                                                   ; 21 (21)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 20 (20)          ; |UAV|nios2:inst|pio_2:the_pio_2                                                                                                                                                                                                                                ;              ;
;       |pio_2_s1_arbitrator:the_pio_2_s1|                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1                                                                                                                                                                                                               ;              ;
;       |pio_3:the_pio_3|                                                                                                   ; 21 (21)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 20 (20)          ; |UAV|nios2:inst|pio_3:the_pio_3                                                                                                                                                                                                                                ;              ;
;       |pio_3_s1_arbitrator:the_pio_3_s1|                                                                                  ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1                                                                                                                                                                                                               ;              ;
;       |pio_4:the_pio_4|                                                                                                   ; 22 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 20 (20)          ; |UAV|nios2:inst|pio_4:the_pio_4                                                                                                                                                                                                                                ;              ;
;       |pio_4_s1_arbitrator:the_pio_4_s1|                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1                                                                                                                                                                                                               ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 514 (416)   ; 208 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 306 (300)    ; 45 (2)            ; 163 (75)         ; |UAV|nios2:inst|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 139 (139)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 43 (43)           ; 90 (90)          ; |UAV|nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 119 (67)    ; 43 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (29)      ; 2 (0)             ; 68 (38)          ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 34 (34)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 19 (19)          ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 11 (11)          ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|                                                        ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave                                                                                                                                                                                     ;              ;
;       |timer_0:the_timer_0|                                                                                               ; 149 (149)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 21 (21)           ; 99 (99)          ; |UAV|nios2:inst|timer_0:the_timer_0                                                                                                                                                                                                                            ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ;              ;
;       |tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|                                    ; 69 (69)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 37 (37)          ; |UAV|nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave                                                                                                                                                                 ;              ;
;       |wr2:the_wr2|                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr2:the_wr2                                                                                                                                                                                                                                    ;              ;
;       |wr2_s1_arbitrator:the_wr2_s1|                                                                                      ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr2_s1_arbitrator:the_wr2_s1                                                                                                                                                                                                                   ;              ;
;       |wr3:the_wr3|                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr3:the_wr3                                                                                                                                                                                                                                    ;              ;
;       |wr3_s1_arbitrator:the_wr3_s1|                                                                                      ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr3_s1_arbitrator:the_wr3_s1                                                                                                                                                                                                                   ;              ;
;       |wr4:the_wr4|                                                                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr4:the_wr4                                                                                                                                                                                                                                    ;              ;
;       |wr4_s1_arbitrator:the_wr4_s1|                                                                                      ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr4_s1_arbitrator:the_wr4_s1                                                                                                                                                                                                                   ;              ;
;       |wr:the_wr|                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr:the_wr                                                                                                                                                                                                                                      ;              ;
;       |wr_s1_arbitrator:the_wr_s1|                                                                                        ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |UAV|nios2:inst|wr_s1_arbitrator:the_wr_s1                                                                                                                                                                                                                     ;              ;
;    |pwm:inst10|                                                                                                           ; 69 (69)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 20 (20)           ; 40 (40)          ; |UAV|pwm:inst10                                                                                                                                                                                                                                                ;              ;
;    |pwm:inst7|                                                                                                            ; 69 (69)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 20 (20)           ; 40 (40)          ; |UAV|pwm:inst7                                                                                                                                                                                                                                                 ;              ;
;    |pwm:inst8|                                                                                                            ; 69 (69)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 20 (20)           ; 40 (40)          ; |UAV|pwm:inst8                                                                                                                                                                                                                                                 ;              ;
;    |pwm:inst9|                                                                                                            ; 69 (69)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 20 (20)           ; 40 (40)          ; |UAV|pwm:inst9                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 130 (86)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (38)      ; 8 (8)             ; 68 (43)          ; |UAV|sld_hub:auto_hub                                                                                                                                                                                                                                          ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |UAV|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                  ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |UAV|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; pwm_out1      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; oDRAM1_CAS_N  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_CS_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_WE_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_RAS_N  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; dclk          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sce           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdo           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cke           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_clk     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; pwm_out2      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; pwm_out3      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; pwm_out4      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; TXD_US100     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; TXD_HC12      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; oDRAM1_A[12]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_A[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_BA[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_BA[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_DQM[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; oDRAM1_DQM[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; Height_scl    ; Bidir    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; Height_SDA    ; Bidir    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; SCL_JY901     ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --       ; --   ;
; SDA_JY901     ; Bidir    ; --            ; (6) 2587 ps   ; --                    ; --       ; --   ;
; DRAM1_DQ[15]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[14]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[13]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[12]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[11]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[10]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[9]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[8]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[7]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[6]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[5]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[4]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[3]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[2]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[1]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; DRAM1_DQ[0]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --   ;
; clk_0         ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; reset_n       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; Button[3]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; Button[2]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; Button[1]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; Button[0]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --   ;
; data_in       ; Input    ; --            ; (6) 2585 ps   ; --                    ; --       ; --   ;
; RXD_US100     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --       ; --   ;
; RXD_HC12      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --       ; --   ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Height_scl                                                                                                                                                                                                           ;                   ;         ;
;      - nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0 ; 0                 ; 6       ;
; Height_SDA                                                                                                                                                                                                           ;                   ;         ;
;      - nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 0                 ; 6       ;
; SCL_JY901                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0    ; 0                 ; 6       ;
; SDA_JY901                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0    ; 1                 ; 6       ;
; DRAM1_DQ[15]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[14]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[13]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[12]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[11]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[10]                                                                                                                                                                                                         ;                   ;         ;
; DRAM1_DQ[9]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[8]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[7]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[6]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[5]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[4]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[3]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[2]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[1]                                                                                                                                                                                                          ;                   ;         ;
; DRAM1_DQ[0]                                                                                                                                                                                                          ;                   ;         ;
; clk_0                                                                                                                                                                                                                ;                   ;         ;
; reset_n                                                                                                                                                                                                              ;                   ;         ;
; Button[3]                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|pio_0:the_pio_0|read_mux_out[3]                                                                                                                                                                    ; 0                 ; 6       ;
; Button[2]                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|pio_0:the_pio_0|read_mux_out[2]                                                                                                                                                                    ; 0                 ; 6       ;
; Button[1]                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|pio_0:the_pio_0|read_mux_out[1]                                                                                                                                                                    ; 0                 ; 6       ;
; Button[0]                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|pio_0:the_pio_0|read_mux_out[0]                                                                                                                                                                    ; 0                 ; 6       ;
; data_in                                                                                                                                                                                                              ;                   ;         ;
;      - nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|MISO_reg~0                                                                         ; 1                 ; 6       ;
; RXD_US100                                                                                                                                                                                                            ;                   ;         ;
;      - nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder                                                                    ; 0                 ; 6       ;
; RXD_HC12                                                                                                                                                                                                             ;                   ;         ;
;      - nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 159     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                          ; PLL_1              ; 3150    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk_0                                                                                                                                                                                                                         ; PIN_23             ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|control_wr_strobe~1                                                                                                                                                      ; LCCOMB_X29_Y8_N18  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|tx_wr_strobe~0                                                                                                                                                           ; LCCOMB_X29_Y8_N16  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|got_new_char                                                                                                                                                                 ; LCCOMB_X31_Y6_N2   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~0                                                                                                                     ; LCCOMB_X31_Y6_N8   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|process_4~0                                                                                                                                                                  ; LCCOMB_X31_Y7_N24  ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~1                                                                                                              ; LCCOMB_X31_Y8_N4   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|control_wr_strobe~0                                                                                                                              ; LCCOMB_X29_Y8_N24  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|tx_wr_strobe~0                                                                                                                                   ; LCCOMB_X29_Y8_N4   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|got_new_char                                                                                                                                         ; LCCOMB_X29_Y9_N8   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0                                                                                             ; LCCOMB_X29_Y9_N28  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|process_4~0                                                                                                                                          ; LCCOMB_X25_Y10_N20 ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                      ; LCCOMB_X26_Y10_N22 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                              ; LCCOMB_X14_Y13_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]~0                                                                                                                                                                              ; LCCOMB_X13_Y11_N28 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]~1                                                                                                                                                                              ; LCCOMB_X14_Y10_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_en                                                                                                                                                                                         ; LCCOMB_X21_Y11_N0  ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_update_av_writedata                                                                                                                                                                        ; LCCOMB_X14_Y10_N8  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_wr_want_dmaster                                                                                                                                                                            ; LCCOMB_X14_Y10_N30 ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]~1                                                                                                                                                                              ; LCCOMB_X13_Y10_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_starting                                                                                                                                                                         ; FF_X13_Y11_N27     ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_wr_active                                                                                                                                                                                ; FF_X14_Y14_N15     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                               ; LCCOMB_X18_Y13_N10 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_byte1_fill                                                                                                                                                                              ; FF_X12_Y15_N31     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_sh8                                                                                                                                                                                     ; FF_X17_Y11_N31     ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_stall_d3                                                                                                                                                                                     ; FF_X16_Y22_N9      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_slow_inst_result_en~0                                                                                                                                                                            ; LCCOMB_X17_Y11_N26 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_stall~0                                                                                                                                                                                          ; LCCOMB_X13_Y14_N18 ; 747     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                ; FF_X24_Y19_N21     ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|Add8~5                                                                                                                                                                                             ; LCCOMB_X11_Y20_N6  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                             ; FF_X21_Y18_N25     ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                               ; LCCOMB_X21_Y13_N14 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|E_hbreak_req                                                                                                                                                                                       ; LCCOMB_X19_Y14_N10 ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                                            ; FF_X13_Y15_N15     ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; FF_X13_Y15_N19     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                            ; LCCOMB_X26_Y18_N2  ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|M_bht_wr_en_unfiltered                                                                                                                                                                             ; LCCOMB_X25_Y18_N24 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|M_br_cond_taken_history[0]~0                                                                                                                                                                       ; LCCOMB_X25_Y18_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                  ; FF_X18_Y15_N13     ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                       ; FF_X25_Y18_N15     ; 52      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                        ; FF_X11_Y20_N11     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                         ; LCCOMB_X23_Y17_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                    ; FF_X4_Y6_N21       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X6_Y7_N8    ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X7_Y6_N0    ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X6_Y6_N26   ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X6_Y6_N0    ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X4_Y6_N27       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11]~16             ; LCCOMB_X10_Y7_N30  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[28]~87             ; LCCOMB_X9_Y7_N2    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36]~89             ; LCCOMB_X9_Y7_N6    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X8_Y4_N2    ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; LCCOMB_X4_Y6_N24   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; LCCOMB_X10_Y7_N24  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; FF_X7_Y6_N7        ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]~15                                                                                               ; LCCOMB_X7_Y6_N4    ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[12]~23                                                                                              ; LCCOMB_X7_Y7_N12   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|module_input6                                                                                                        ; LCCOMB_X10_Y7_N26  ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[1]~0                                                                                                                                                                        ; LCCOMB_X14_Y10_N4  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_en                                                                                                                                                                                 ; LCCOMB_X14_Y13_N28 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|dc_tag_wr_port_en                                                                                                                                                                                  ; LCCOMB_X14_Y15_N12 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                 ; FF_X17_Y9_N15      ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]~0                                                                                                                                                                             ; LCCOMB_X16_Y9_N4   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                             ; LCCOMB_X22_Y13_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_valid_bits_en                                                                                                                                                                              ; LCCOMB_X21_Y13_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                        ; LCCOMB_X21_Y13_N6  ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_wraddress[3]~5                                                                                                                                                                              ; LCCOMB_X21_Y13_N16 ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_wren                                                                                                                                                                                        ; LCCOMB_X22_Y13_N16 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[10]~32                                                                                                                                                                        ; LCCOMB_X13_Y10_N18 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0:the_cpu_0|process_144~0                                                                                                                                                                                      ; LCCOMB_X13_Y14_N24 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_flush_cpu_0_data_master_readdatavalid                                                                                                                       ; LCCOMB_X17_Y5_N14  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_2~0                                                                                                                                                     ; LCCOMB_X17_Y5_N30  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_5~0                                                                                                                                                     ; LCCOMB_X17_Y5_N6   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_6~0                                                                                                                                                     ; LCCOMB_X17_Y5_N28  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_7~0                                                                                                                                                     ; LCCOMB_X17_Y5_N22  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|pre_flush_cpu_0_instruction_master_readdatavalid                                                                                                  ; LCCOMB_X14_Y9_N14  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_2~0                                                                                                                                       ; LCCOMB_X14_Y9_N20  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_5~0                                                                                                                                       ; LCCOMB_X14_Y9_N10  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_6~0                                                                                                                                       ; LCCOMB_X14_Y9_N6   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_7~1                                                                                                                                       ; LCCOMB_X14_Y9_N8   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0                                                                                                        ; LCCOMB_X23_Y10_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~1                                                                                                                ; LCCOMB_X23_Y10_N22 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|control_wr_strobe                                                                                  ; LCCOMB_X22_Y4_N14  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                         ; LCCOMB_X22_Y4_N2   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_11~0                                                                                       ; LCCOMB_X24_Y5_N26  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_6~0                                                                                        ; LCCOMB_X22_Y3_N0   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[6]~1                                                                                     ; LCCOMB_X24_Y5_N16  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slaveselect_wr_strobe                                                                              ; LCCOMB_X22_Y4_N22  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting~0                                                                                     ; LCCOMB_X24_Y5_N12  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|write_tx_holding                                                                                   ; LCCOMB_X23_Y5_N16  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_counter_enable~0                                                  ; LCCOMB_X23_Y11_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_winner~2                                                          ; LCCOMB_X23_Y11_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                ; LCCOMB_X6_Y5_N28   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write~0                                                                                                                           ; LCCOMB_X7_Y5_N4    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; LCCOMB_X7_Y5_N26   ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; LCCOMB_X7_Y5_N2    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~2                                                                                                                                                                              ; LCCOMB_X11_Y5_N6   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; FF_X17_Y8_N17      ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|ien_AF~0                                                                                                                                                                               ; LCCOMB_X17_Y8_N0   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; LCCOMB_X10_Y5_N6   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; LCCOMB_X21_Y5_N28  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; LCCOMB_X21_Y5_N24  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; LCCOMB_X10_Y5_N4   ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out                                                                                                                                      ; FF_X31_Y11_N17     ; 2369    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out                                                                                                                                      ; FF_X31_Y11_N17     ; 165     ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[1]~9                                                                                        ; LCCOMB_X30_Y10_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[5]~4                                                                                        ; LCCOMB_X28_Y12_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr[6]~0                                                                                       ; LCCOMB_X30_Y10_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~5                                             ; LCCOMB_X28_Y10_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                 ; LCCOMB_X29_Y12_N18 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7              ; LCCOMB_X28_Y15_N26 ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[15]~0                                                                                     ; LCCOMB_X30_Y10_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[6]~1                                                                                      ; LCCOMB_X30_Y10_N20 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|txr[7]~0                                                                                       ; LCCOMB_X30_Y10_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[0]~9                                                                                           ; LCCOMB_X31_Y11_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[5]~4                                                                                           ; LCCOMB_X31_Y10_N0  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|ctr[4]~1                                                                                          ; LCCOMB_X31_Y10_N26 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~5                                                ; LCCOMB_X32_Y12_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                    ; LCCOMB_X32_Y13_N16 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7                 ; LCCOMB_X32_Y17_N2  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[5]~9                                                                                         ; LCCOMB_X31_Y10_N12 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[8]~8                                                                                         ; LCCOMB_X31_Y10_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|txr[2]~0                                                                                          ; LCCOMB_X31_Y10_N14 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|pio_1:the_pio_1|process_0~2                                                                                                                                                                                        ; LCCOMB_X25_Y8_N4   ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|pio_2:the_pio_2|process_0~2                                                                                                                                                                                        ; LCCOMB_X25_Y8_N30  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|pio_3:the_pio_3|process_0~0                                                                                                                                                                                        ; LCCOMB_X24_Y6_N14  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|pio_4:the_pio_4|process_0~3                                                                                                                                                                                        ; LCCOMB_X25_Y4_N0   ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|reset_n_sources~0                                                                                                                                                                                                  ; LCCOMB_X8_Y7_N24   ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|Mux14~0                                                                                                                                                                                        ; LCCOMB_X6_Y17_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|Mux17~0                                                                                                                                                                                        ; LCCOMB_X5_Y19_N20  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|active_addr[8]~3                                                                                                                                                                               ; LCCOMB_X5_Y18_N28  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|active_rnw~4                                                                                                                                                                                   ; LCCOMB_X6_Y18_N30  ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; LCCOMB_X10_Y12_N0  ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[3]~0                                                                                                                                                                                     ; LCCOMB_X6_Y17_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|i_refs[0]~0                                                                                                                                                                                    ; LCCOMB_X6_Y17_N6   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                                     ; FF_X6_Y11_N5       ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|i_state[1]                                                                                                                                                                                     ; FF_X6_Y17_N25      ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[11]~3                                                                                                                                                                                   ; LCCOMB_X5_Y17_N16  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[5]~7                                                                                                                                                                                    ; LCCOMB_X5_Y17_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|m_dqm[0]~1                                                                                                                                                                                     ; LCCOMB_X9_Y20_N26  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                                     ; FF_X6_Y20_N17      ; 34      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                     ; FF_X4_Y18_N1       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|oe                                                                                                                                                                                             ; FF_X8_Y17_N31      ; 16      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[42]~2                                                                                                                        ; LCCOMB_X10_Y12_N26 ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[42]~2                                                                                                                        ; LCCOMB_X10_Y12_N16 ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_0~0                                                                  ; LCCOMB_X8_Y9_N14   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_10~0                                                                 ; LCCOMB_X8_Y9_N10   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_12~0                                                                 ; LCCOMB_X8_Y9_N22   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_15~0                                                                 ; LCCOMB_X8_Y9_N16   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_1~0                                                                  ; LCCOMB_X8_Y9_N20   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_2~0                                                                  ; LCCOMB_X8_Y9_N12   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_4~0                                                                  ; LCCOMB_X8_Y9_N24   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_6~0                                                                  ; LCCOMB_X8_Y9_N4    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_8~0                                                                  ; LCCOMB_X8_Y9_N8    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; LCCOMB_X9_Y10_N14  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~2                                                                                                                                                       ; LCCOMB_X9_Y9_N30   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|control_wr_strobe~2                                                                                                                                                                            ; LCCOMB_X14_Y6_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|period_h_wr_strobe~3                                                                                                                                                                           ; LCCOMB_X14_Y6_N10  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|period_l_wr_strobe~2                                                                                                                                                                           ; LCCOMB_X14_Y6_N12  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|process_0~0                                                                                                                                                                                    ; LCCOMB_X14_Y6_N16  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|process_0~1                                                                                                                                                                                    ; LCCOMB_X14_Y6_N18  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|timer_0:the_timer_0|snap_strobe~2                                                                                                                                                                                  ; LCCOMB_X14_Y6_N30  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_counter_enable~0                                                                                ; LCCOMB_X18_Y8_N18  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_winner~4                                                                                        ; LCCOMB_X19_Y8_N22  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst10|WideNor0                                                                                                                                                                                                           ; LCCOMB_X26_Y4_N0   ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; pwm:inst10|duty[19]~0                                                                                                                                                                                                         ; LCCOMB_X25_Y3_N24  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst10|period[19]~0                                                                                                                                                                                                       ; LCCOMB_X25_Y3_N30  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst7|WideNor0                                                                                                                                                                                                            ; LCCOMB_X30_Y5_N28  ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; pwm:inst7|duty[19]~0                                                                                                                                                                                                          ; LCCOMB_X26_Y7_N0   ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst7|period[19]~0                                                                                                                                                                                                        ; LCCOMB_X26_Y7_N2   ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst8|WideNor0                                                                                                                                                                                                            ; LCCOMB_X28_Y2_N8   ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; pwm:inst8|duty[19]~0                                                                                                                                                                                                          ; LCCOMB_X24_Y7_N20  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst8|period[19]~0                                                                                                                                                                                                        ; LCCOMB_X24_Y7_N28  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst9|WideNor0                                                                                                                                                                                                            ; LCCOMB_X25_Y6_N20  ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; pwm:inst9|duty[19]~0                                                                                                                                                                                                          ; LCCOMB_X24_Y7_N30  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pwm:inst9|period[19]~0                                                                                                                                                                                                        ; LCCOMB_X24_Y7_N14  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                      ; FF_X5_Y5_N25       ; 68      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                              ; LCCOMB_X4_Y5_N20   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                             ; LCCOMB_X4_Y5_N2    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                ; LCCOMB_X4_Y5_N18   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                   ; LCCOMB_X3_Y5_N2    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                       ; LCCOMB_X4_Y5_N26   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                       ; LCCOMB_X4_Y5_N30   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                         ; LCCOMB_X3_Y6_N0    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                   ; LCCOMB_X4_Y6_N28   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                   ; LCCOMB_X4_Y6_N30   ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                           ; FF_X3_Y4_N15       ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                          ; FF_X2_Y4_N3        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; FF_X3_Y4_N17       ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; FF_X5_Y4_N11       ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                           ; FF_X5_Y4_N1        ; 11      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                    ; LCCOMB_X3_Y4_N30   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                          ; FF_X3_Y4_N21       ; 30      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                             ; JTAG_X1_Y12_N0   ; 159     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]     ; PLL_1            ; 3150    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out ; FF_X31_Y11_N17   ; 2369    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; nios2:inst|reset_n_sources~0                                                             ; LCCOMB_X8_Y7_N24 ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2:inst|cpu_0:the_cpu_0|A_stall~0                                                                                                                                                                                          ; 747     ;
; nios2:inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                            ; 175     ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out                                                                                                                                      ; 164     ;
; nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                                          ; 130     ;
; nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[1]                                                                                                                                                                          ; 107     ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_read                                                                                                                                                                                    ; 98      ;
; nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                                          ; 77      ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                        ; 74      ;
; nios2:inst|addr2:the_addr2|Equal0~0                                                                                                                                                                                           ; 70      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                      ; 68      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_select~0                                                                                                                                                  ; 66      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[0]                                                                                                                                                                                     ; 62      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|internal_cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0                        ; 59      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                   ; 55      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[1]                                                                                                                                                                                     ; 55      ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                       ; 52      ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[29]~1                                                                                                                                                                                       ; 48      ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[29]~0                                                                                                                                                                                       ; 48      ;
; nios2:inst|cpu_0:the_cpu_0|D_src2_reg[25]~31                                                                                                                                                                                  ; 48      ;
; nios2:inst|cpu_0:the_cpu_0|D_src2_reg[25]~30                                                                                                                                                                                  ; 48      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[8]                                                                                                                                                                                     ; 47      ;
; nios2:inst|cpu_0:the_cpu_0|F_iw[16]~7                                                                                                                                                                                         ; 44      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                           ; 44      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                ; 43      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[42]~2                                                                                                                        ; 43      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[42]~2                                                                                                                        ; 43      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|internal_cpu_0_data_master_granted_sdram_0_s1~0                                                                                                                               ; 43      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_valid_st_bypass_hit                                                                                                                                                                           ; 42      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; 41      ;
; nios2:inst|timer_0:the_timer_0|Equal6~4                                                                                                                                                                                       ; 41      ;
; nios2:inst|cpu_0:the_cpu_0|A_en_d1                                                                                                                                                                                            ; 41      ;
; nios2:inst|cpu_0:the_cpu_0|A_ctrl_mul_lsw                                                                                                                                                                                     ; 40      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; 40      ;
; nios2:inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                ; 40      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0                                                                                                 ; 39      ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~0                                                                                                                                                                              ; 38      ;
; nios2:inst|timer_0:the_timer_0|Equal6~0                                                                                                                                                                                       ; 38      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; 37      ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~1                                                                                                                                                                              ; 37      ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                                                   ; 37      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                                     ; 37      ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0                                                                                                                ; 36      ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_bypass_pending                                                                                                                                                                               ; 36      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                     ; 35      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                                     ; 35      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1]                                                           ; 34      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_read_data_valid_sdram_0_s1                                                                                                                           ; 34      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; 34      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_alu_subtract                                                                                                                                                                                ; 34      ;
; nios2:inst|sdram_0:the_sdram_0|active_rnw~4                                                                                                                                                                                   ; 34      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0                          ; 34      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                                     ; 34      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                                     ; 34      ;
; nios2:inst|cpu_0:the_cpu_0|E_regnum_a_cmp_D                                                                                                                                                                                   ; 34      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1]                                                                  ; 33      ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                             ; 33      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_logic                                                                                                                                                                                       ; 33      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                          ; 33      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[0]                                                                                                                                                                            ; 33      ;
; nios2:inst|timer_0:the_timer_0|snap_strobe~2                                                                                                                                                                                  ; 32      ;
; nios2:inst|timer_0:the_timer_0|process_0~1                                                                                                                                                                                    ; 32      ;
; nios2:inst|timer_0:the_timer_0|process_0~0                                                                                                                                                                                    ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|M_rot_rn[4]                                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_stall_d3                                                                                                                                                                                     ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_slow_inst_result_en~0                                                                                                                                                                            ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                  ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_mem                                                                                                                                                                                         ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_fill_bit                                                                                                                                                                                     ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_offset_match                                                                                                                                                                     ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[16]~45                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_hi_imm16                                                                                                                                                                                    ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[36]        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|E_logic_op[0]                                                                                                                                                                                      ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|E_logic_op[1]                                                                                                                                                                                      ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|E_alu_result~0                                                                                                                                                                                     ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[10]~32                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_update_av_writedata                                                                                                                                                                        ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                               ; 32      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[0]~1                                                          ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_write                                                                                                                                                                                   ; 32      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[5]                                                                                                                                                                                     ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|Add8~5                                                                                                                                                                                             ; 32      ;
; nios2:inst|cpu_0:the_cpu_0|Add8~3                                                                                                                                                                                             ; 32      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~37                                                                                                                                   ; 31      ;
; nios2:inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                                                       ; 31      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                          ; 30      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]~15                                                                                               ; 30      ;
; nios2:inst|cpu_0:the_cpu_0|E_hbreak_req                                                                                                                                                                                       ; 30      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_read_data_valid_sdram_0_s1                                                                                                                                  ; 28      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~21                                                                                                                                   ; 28      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_exception                                                                                                                                                                                   ; 27      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_crst                                                                                                                                                                                        ; 27      ;
; nios2:inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                      ; 27      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_jmp_indirect                                                                                                                                                                                ; 26      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_break                                                                                                                                                                                       ; 26      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_cond_nxt~1                                                                                                                                                                               ; 26      ;
; nios2:inst|cpu_0:the_cpu_0|E_valid_jmp_indirect                                                                                                                                                                               ; 26      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_retaddr                                                                                                                                                                                     ; 26      ;
; nios2:inst|sdram_0:the_sdram_0|init_done                                                                                                                                                                                      ; 26      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[3]                                                                                                                                                                            ; 26      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~285                                                                                                                                  ; 25      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|wb_dat_o[7]~0                                                                                  ; 25      ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~2                                                                                                           ; 25      ;
; nios2:inst|timer_0:the_timer_0|Equal6~1                                                                                                                                                                                       ; 25      ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_sh16                                                                                                                                                                                    ; 25      ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                                                                                                    ; 25      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_3~0                                                                                                                                                           ; 25      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port~0                                           ; 25      ;
; nios2:inst|sdram_0:the_sdram_0|m_state[7]~6                                                                                                                                                                                   ; 25      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[1]                                                                                                                                                                            ; 25      ;
; nios2:inst|cpu_0:the_cpu_0|d_address_line_field[1]                                                                                                                                                                            ; 25      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                ; 24      ;
; nios2:inst|timer_0:the_timer_0|Equal6~2                                                                                                                                                                                       ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[11]~19                                                                                                                                                                        ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|A_data_ram_ld_align_fill_bit                                                                                                                                                                       ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[12]                                                                                                                                                                                           ; 24      ;
; nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1|cpu_0_data_master_requests_HC_12_s1~1                                                                                                                                             ; 24      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]                                                                                                                       ; 24      ;
; nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1|cpu_0_data_master_granted_pio_1_s1                                                                                                                                                ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[2]                                                                                                                                                                            ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|d_address_line_field[0]                                                                                                                                                                            ; 24      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_starting                                                                                                                                                                         ; 23      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                                                                                                           ; 23      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[4]                                                                                                                                                                            ; 23      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[6]                                                                                                                                                                            ; 23      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                              ; 22      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                 ; 22      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_wr_want_dmaster                                                                                                                                                                            ; 22      ;
; nios2:inst|cpu_0:the_cpu_0|d_address_tag_field_nxt~0                                                                                                                                                                          ; 22      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_3~7                                                                                                                                                           ; 22      ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[5]                                                                                                                                                                                    ; 22      ;
; nios2:inst|sdram_0:the_sdram_0|pending                                                                                                                                                                                        ; 22      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[5]                                                                                                                                                                            ; 22      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[7]                                                                                                                                                                            ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                  ; 21      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[21]                                                                                                                                                                                           ; 21      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                    ; 21      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; 21      ;
; nios2:inst|pio_4:the_pio_4|process_0~3                                                                                                                                                                                        ; 20      ;
; nios2:inst|pio_2:the_pio_2|process_0~2                                                                                                                                                                                        ; 20      ;
; nios2:inst|pio_1:the_pio_1|process_0~2                                                                                                                                                                                        ; 20      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_shift_rot_right                                                                                                                                                                             ; 20      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7                 ; 20      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7              ; 20      ;
; pwm:inst10|period[19]~0                                                                                                                                                                                                       ; 20      ;
; nios2:inst|pio_3:the_pio_3|process_0~0                                                                                                                                                                                        ; 20      ;
; pwm:inst9|period[19]~0                                                                                                                                                                                                        ; 20      ;
; pwm:inst8|period[19]~0                                                                                                                                                                                                        ; 20      ;
; nios2:inst|sdram_0:the_sdram_0|i_state[1]                                                                                                                                                                                     ; 20      ;
; pwm:inst7|period[19]~0                                                                                                                                                                                                        ; 20      ;
; pwm:inst10|duty[19]~0                                                                                                                                                                                                         ; 20      ;
; pwm:inst10|WideNor0                                                                                                                                                                                                           ; 20      ;
; pwm:inst9|duty[19]~0                                                                                                                                                                                                          ; 20      ;
; pwm:inst9|WideNor0                                                                                                                                                                                                            ; 20      ;
; pwm:inst8|duty[19]~0                                                                                                                                                                                                          ; 20      ;
; pwm:inst8|WideNor0                                                                                                                                                                                                            ; 20      ;
; pwm:inst7|duty[19]~0                                                                                                                                                                                                          ; 20      ;
; pwm:inst7|WideNor0                                                                                                                                                                                                            ; 20      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_starting_d1                                                                                                                                                                              ; 19      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[13]                                                                                                                                                                                           ; 19      ;
; nios2:inst|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                                     ; 19      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[2]~2                                                          ; 19      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                  ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[28]~87             ; 18      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                   ; 18      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                 ; 18      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                ; 18      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0              ; 18      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_2~7                                                                                                                                                           ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|A_ctrl_ld_signed                                                                                                                                                                                   ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[16]                                                                                                                                                                                           ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[15]                                                                                                                                                                                           ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                                            ; 18      ;
; nios2:inst|cpu_0:the_cpu_0|E_regnum_b_cmp_D                                                                                                                                                                                   ; 18      ;
; ~GND                                                                                                                                                                                                                          ; 17      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                  ; 17      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; 17      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                 ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|A_slow_ld_data_sign_bit~2                                                                                                                                                                          ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_byte2_byte3_fill                                                                                                                                                                        ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|D_src2_hazard_E                                                                                                                                                                                    ; 17      ;
; nios2:inst|sdram_0:the_sdram_0|m_data[11]~4                                                                                                                                                                                   ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[11]                                                                                                                                                                                           ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|M_valid_from_E                                                                                                                                                                                     ; 17      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_granted_sdram_0_s1~0                                                                                                                                 ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|internal_i_read                                                                                                                                                                                    ; 17      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                        ; 17      ;
; nios2:inst|cpu_0:the_cpu_0|d_address_line_field[5]                                                                                                                                                                            ; 17      ;
; nios2:inst|timer_0:the_timer_0|period_l_wr_strobe~2                                                                                                                                                                           ; 16      ;
; nios2:inst|timer_0:the_timer_0|period_h_wr_strobe~3                                                                                                                                                                           ; 16      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                         ; 16      ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_2~0                                                                                                                                       ; 16      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_2~0                                                                                                                                                     ; 16      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]~1                  ; 16      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]~1               ; 16      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr~22                 ; 16      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; 16      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_3~8                                                                                                                                                           ; 16      ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[11]~18                                                                                                                                                                        ; 16      ;
; nios2:inst|sdram_0:the_sdram_0|m_data[11]~6                                                                                                                                                                                   ; 16      ;
; nios2:inst|cpu_0:the_cpu_0|Equal171~1                                                                                                                                                                                         ; 16      ;
; nios2:inst|sdram_0:the_sdram_0|oe                                                                                                                                                                                             ; 16      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|module_input2~0                                                                                                                                                               ; 16      ;
; nios2:inst|wr3_s1_arbitrator:the_wr3_s1|cpu_0_data_master_requests_wr3_s1~0                                                                                                                                                   ; 16      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slaveselect_wr_strobe                                                                              ; 16      ;
; nios2:inst|sdram_0:the_sdram_0|i_state[2]                                                                                                                                                                                     ; 16      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_6~0                                                                                        ; 16      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[1]~0                                                          ; 16      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                     ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                           ; 15      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|delayed_unxsync_rxdxx1                                                                                                                                                       ; 15      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|delayed_unxsync_rxdxx1                                                                                                                               ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|D_src2[30]~0                                                                                                                                                                                       ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[2]                                                                                                                                                                                            ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                            ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[2]                                                                                                                                                                                            ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                     ; 15      ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[6]                                                                                                                                                                                    ; 15      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|Equal0~3                                                                                                                                                                     ; 14      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|Equal0~3                                                                                                                                             ; 14      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|wb_wacc~0                                                                                         ; 14      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|wb_wacc~0                                                                                      ; 14      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; 14      ;
; nios2:inst|cpu_0:the_cpu_0|D_ic_fill_starting_d1                                                                                                                                                                              ; 14      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[1]                                                                                                                                                                                            ; 14      ;
; nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~1                                                                                                                                       ; 14      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                                       ; 14      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port~0                                    ; 14      ;
; nios2:inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                     ; 14      ;
; nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1|cpu_0_data_master_requests_timer_0_s1~0                                                                                                                                       ; 14      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slowcount[0]                                                                                       ; 14      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                           ; 14      ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|process_4~0                                                                                                                                                                  ; 13      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|process_4~0                                                                                                                                          ; 13      ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|do_load_shifter                                                                                                                                                              ; 13      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|do_load_shifter                                                                                                                                      ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[5]                                                                                                                                                                                            ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[1]                                                                                                                                                                                            ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[6]                                                                                                                                                                                    ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[5]                                                                                                                                                                                    ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11]~16             ; 13      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~0                                                                                                                                                                              ; 13      ;
; nios2:inst|sdram_0:the_sdram_0|Mux17~15                                                                                                                                                                                       ; 13      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                         ; 13      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                           ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[8]                                                                                                                                                                            ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[9]                                                                                                                                                                            ; 13      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[10]                                                                                                                                                                           ; 13      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                  ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                          ; 12      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                           ; 12      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                        ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                           ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[8]                                                                                                                                                                                            ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[0]~1                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[0]~0                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[0]                                                                                                                                                                                            ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                                                                                                            ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[3]                                                                                                                                                                                            ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[5]                                                                                                                                                                                            ; 12      ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0                                                                                          ; 12      ;
; nios2:inst|sdram_0:the_sdram_0|m_count[0]                                                                                                                                                                                     ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[7]                                                                                                                                                                                    ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[8]                                                                                                                                                                                    ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[9]                                                                                                                                                                                    ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[10]                                                                                                                                                                                   ; 12      ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0                                                                                ; 12      ;
; nios2:inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                                     ; 12      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|SCLK_reg                                                                                           ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_src2[4]                                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_src2[1]                                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_src2[2]                                                                                                                                                                                          ; 12      ;
; nios2:inst|cpu_0:the_cpu_0|E_src2[3]                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                           ; 11      ;
; nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1|HC_12_s1_in_a_read_cycle~2                                                                                                                                                        ; 11      ;
; nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1|US_100_UART_s1_in_a_read_cycle~2                                                                                                                                      ; 11      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|do_start_rx                                                                                                                                                                  ; 11      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|do_start_rx                                                                                                                                          ; 11      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                    ; 11      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                 ; 11      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|D_src2_imm[30]~11                                                                                                                                                                                  ; 11      ;
; nios2:inst|opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0|opencores_i2c_fbm320_avalon_slave_0_in_a_read_cycle                                                                         ; 11      ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~22                                                                                                                                   ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|A_ctrl_shift_rot                                                                                                                                                                                   ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                 ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                     ; 11      ;
; nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1|cpu_0_data_master_granted_pio_4_s1                                                                                                                                                ; 11      ;
; nios2:inst|sdram_0:the_sdram_0|Mux40~4                                                                                                                                                                                        ; 11      ;
; nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1|internal_cpu_0_data_master_requests_pio_0_s1~0                                                                                                                                    ; 11      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                               ; 11      ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[8]~4                                                                                                                                                                                    ; 11      ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[11]~3                                                                                                                                                                                   ; 11      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting~0                                                                                     ; 11      ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal1~0                                                                                                                             ; 11      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting                                                                                       ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                           ; 11      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                           ; 11      ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                  ; 10      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_requests_cfi_flash_0_s1~5                                                                                         ; 10      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~0                                                                                                                     ; 10      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0                                                                                             ; 10      ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|got_new_char                                                                                                                                                                 ; 10      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|got_new_char                                                                                                                                         ; 10      ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[3]~0                                                                                   ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_sh8                                                                                                                                                                                     ; 10      ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4                  ; 10      ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4               ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                         ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                         ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|d_readdatavalid_d1                                                                                                                                                                                 ; 10      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_granted_cfi_flash_0_s1~0                                                                                          ; 10      ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|control_wr_strobe~1                                                                                                                                                      ; 10      ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|control_wr_strobe~0                                                                                                                              ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[4]                                                                                                                                                                                    ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[2]                                                                                                                                                                                    ; 10      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_15~0                                                                 ; 10      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_0                                                                      ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|process_144~0                                                                                                                                                                                      ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_starting~0                                                                                                                                                                               ; 10      ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_run                                                                                                                      ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[3]                                                                                                                                                                                    ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_want_fill                                                                                                                                                                                     ; 10      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_qualified_request_cfi_flash_0_s1~1                                                                                ; 10      ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_requests_cfi_flash_0_s1~0                                                                                  ; 10      ;
; nios2:inst|sdram_0:the_sdram_0|Equal0~3                                                                                                                                                                                       ; 10      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~2                                                                                                                              ; 10      ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[8]~5                                                                                                                                                                                    ; 10      ;
; nios2:inst|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                                      ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                           ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[11]                                                                                                                                                                           ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[12]                                                                                                                                                                           ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[13]                                                                                                                                                                           ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[14]                                                                                                                                                                           ; 10      ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[15]                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                  ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                          ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]~0                                                                                                                                                  ; 9       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                              ; 9       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                           ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                         ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|A_ld_align_byte1_fill                                                                                                                                                                              ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                                                                                                    ; 9       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0                  ; 9       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0               ; 9       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~1                                                                                                              ; 9       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                      ; 9       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_granted_cfi_flash_0_s1~0                                                                                   ; 9       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter_next_value[0]~0                                                                   ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[0]                                                                                                                                                                                    ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[1]                                                                                                                                                                                    ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[2]                                                                                                                                                                                    ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[3]                                                                                                                                                                                    ; 9       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_line[4]                                                                                                                                                                                    ; 9       ;
; nios2:inst|sdram_0:the_sdram_0|active_addr[8]~3                                                                                                                                                                               ; 9       ;
; nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|internal_cpu_0_data_master_requests_sysid_0_control_slave~0                                                                                             ; 9       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_qualified_request_cfi_flash_0_s1~0                                                                         ; 9       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_requests_sdram_0_s1~0                                                                                                                                       ; 9       ;
; nios2:inst|pio_4:the_pio_4|process_0~2                                                                                                                                                                                        ; 9       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                  ; 9       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port~1                                 ; 9       ;
; nios2:inst|sdram_0:the_sdram_0|Mux41~1                                                                                                                                                                                        ; 9       ;
; nios2:inst|sdram_0:the_sdram_0|Mux17~1                                                                                                                                                                                        ; 9       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                      ; 8       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_6~0                                                                                                                                       ; 8       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_5~0                                                                                                                                       ; 8       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_7~1                                                                                                                                       ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_6~0                                                                                                                                                     ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_7~0                                                                                                                                                     ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_5~0                                                                                                                                                     ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|txr[2]~0                                                                                          ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[5]~9                                                                                         ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[8]~8                                                                                         ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|txr[7]~0                                                                                       ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[6]~1                                                                                      ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[15]~0                                                                                     ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|M_br_cond_taken_history[0]~0                                                                                                                                                                       ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[4]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[5]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[6]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[7]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[0]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[1]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[2]                                                                               ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[3]                                                                               ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[10]~43                                                                                                                               ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~33                                                                                                                                   ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|ctr[4]~1                                                                                          ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                             ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                             ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                             ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr[6]~0                                                                                       ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                          ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                          ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                          ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write~0                                                                                                                           ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_pass2                                                                                                                                                                                        ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_sel_fill2                                                                                                                                                                                    ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_pass3                                                                                                                                                                                        ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_sel_fill3                                                                                                                                                                                    ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_valid_bits_en                                                                                                                                                                              ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_pass1                                                                                                                                                                                        ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_sel_fill1                                                                                                                                                                                    ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_slow_ld_data_fill_bit                                                                                                                                                                            ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_pass0                                                                                                                                                                                        ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_sel_fill0                                                                                                                                                                                    ; 8       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                               ; 8       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                            ; 8       ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|tx_wr_strobe~0                                                                                                                                                           ; 8       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|tx_wr_strobe~0                                                                                                                                   ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~2                                                                                                                                                                              ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                         ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|Equal276~0                                                                                                                                                                                         ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                               ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                        ; 8       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[0]~4                                                                                                                                  ; 8       ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|control_wr_strobe~0                                                                                                                                                      ; 8       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|write_tx_holding                                                                                   ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_cpu_0_data_master_latency_counter~0                                                                                                                          ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[11]                                                                                                                                                                                   ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_1~4                                                                                                                                                           ; 8       ;
; nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1|cpu_0_data_master_granted_pio_2_s1                                                                                                                                                ; 8       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|Equal2~0                                                                                                                            ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~14                                                                                                                                        ; 8       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0                                                                                       ; 8       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_qualified_request_sdram_0_s1~0                                                                                                                       ; 8       ;
; nios2:inst|sdram_0:the_sdram_0|pending~10                                                                                                                                                                                     ; 8       ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                                                                     ; 8       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[6]~1                                                                                     ; 8       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|control_wr_strobe                                                                                  ; 8       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port~0                                   ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_latency_counter[0]                                                                                                                   ; 8       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_latency_counter[1]                                                                                                                   ; 8       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4                                                                                         ; 8       ;
; nios2:inst|sdram_0:the_sdram_0|m_next[4]                                                                                                                                                                                      ; 8       ;
; nios2:inst|sdram_0:the_sdram_0|Mux17~0                                                                                                                                                                                        ; 8       ;
; nios2:inst|sdram_0:the_sdram_0|f_pop                                                                                                                                                                                          ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[1]                                                                                                 ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[2]                                                                                                 ; 8       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[0]                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                      ; 7       ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                       ; 7       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                               ; 7       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[3]~1                                                                                   ; 7       ;
; nios2:inst|timer_0:the_timer_0|Equal6~3                                                                                                                                                                                       ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                               ; 7       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                              ; 7       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                             ; 7       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                           ; 7       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                          ; 7       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                              ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                     ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                        ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                                                                                                     ; 7       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_1~0                                                                  ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_unsigned_lo_imm16                                                                                                                                                                           ; 7       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_flush_cpu_0_data_master_readdatavalid                                                                                                                       ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[7]                                                                                                                                                                                            ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[1]                                                                                                                                                                                    ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|dc_tag_wr_port_addr~0                                                                                                                                                                              ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[11]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[12]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[13]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[14]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[15]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[16]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[17]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[18]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[19]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[20]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[21]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[22]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[23]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[24]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[25]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[26]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|Equal171~0                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[4]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[5]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[6]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[7]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[8]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[9]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[10]                                                                                                                                                                                         ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[2]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[3]                                                                                                                                                                                          ; 7       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0                                                                                                             ; 7       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_firsttransfer~0                                                                                                                                                    ; 7       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                              ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[13]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[12]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[3]                                                                                                                                                                                ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[26]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[19]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[14]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[15]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[16]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[17]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[18]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[20]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[21]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[22]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[23]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[24]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_alu_result[25]                                                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]~0                                                                                                                                                                             ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                  ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_valid                                                                                                                                                                                            ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                              ; 7       ;
; nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1|cpu_0_data_master_granted_pio_0_s1~0                                                                                                                                              ; 7       ;
; nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0                                                                              ; 7       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                                              ; 7       ;
; nios2:inst|wr3_s1_arbitrator:the_wr3_s1|cpu_0_data_master_requests_wr3_s1~1                                                                                                                                                   ; 7       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module                                                                                                  ; 7       ;
; nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1|internal_cpu_0_data_master_requests_pio_3_s1~0                                                                                                                                    ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[11]~8                                                                                                                                                                                   ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; 7       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port                                            ; 7       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|tx_holding_primed                                                                                  ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|m_next[0]                                                                                                                                                                                      ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|m_next[7]                                                                                                                                                                                      ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[32]~64                                                                                                                                     ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|m_next[3]                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                  ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|Mux5~0                                                                                         ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|D_control_reg_rddata_muxed[2]~0                                                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_shift_rot_left                                                                                                                                                                              ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; 6       ;
; nios2:inst|timer_0:the_timer_0|period_h_wr_strobe~2                                                                                                                                                                           ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|Selector10~0                                                 ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                             ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|WideOr0                                                      ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|Selector10~0                                              ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                          ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]             ; 6       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|pre_flush_cpu_0_instruction_master_readdatavalid                                                                                                  ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_wraddress[3]~5                                                                                                                                                                              ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                        ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_cdr                       ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                      ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                  ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                  ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                   ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                               ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                               ; 6       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1                                                                                                                ; 6       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|internal_tx_ready                                                                                                                                                            ; 6       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|internal_tx_ready                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[1]                                                                                                       ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~39                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~35                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~31                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~27                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~23                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~19                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~15                                                                                                                                                                             ; 6       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                            ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|Equal171~2                                                                                                                                                                                         ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[6]                                                                                                                                                                                            ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]               ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]               ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]               ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]               ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                ; 6       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]            ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]            ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]            ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]            ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]             ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]             ; 6       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]             ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                             ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]             ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                                         ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                               ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|D_issue                                                                                                                                                                                            ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                          ; 6       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_begins_xfer~0                                                                                       ; 6       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0                                                                                              ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[7]                                                                                                                                                                                     ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[8]                                                                                                                                                                                     ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[9]                                                                                                                                                                                     ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[10]                                                                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[6]                                                                                                                                                                                     ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[5]                                                                                                                                                                                     ; 6       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_winner~0                                                          ; 6       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|internal_cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~1                 ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                  ; 6       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~35                                                                                                                                        ; 6       ;
; nios2:inst|opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0|cpu_0_data_master_requests_opencores_i2c_fbm320_avalon_slave_0~0                                                            ; 6       ;
; nios2:inst|addr3_s1_arbitrator:the_addr3_s1|addr3_s1_chipselect                                                                                                                                                               ; 6       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                                       ; 6       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                                       ; 6       ;
; nios2:inst|sdram_0:the_sdram_0|module_input~0                                                                                                                                                                                 ; 6       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                      ; 6       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                                                      ; 6       ;
; nios2:inst|sdram_0:the_sdram_0|Mux44~4                                                                                                                                                                                        ; 6       ;
; nios2:inst|sdram_0:the_sdram_0|Mux121~1                                                                                                                                                                                       ; 6       ;
; nios2:inst|addr_s1_arbitrator:the_addr_s1|addr_s1_chipselect                                                                                                                                                                  ; 6       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_11~0                                                                                       ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                                                                                                                               ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                               ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[13]                                                                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[14]                                                                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                               ; 6       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|state[4]                                                                                           ; 6       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|state[0]                                                                                           ; 6       ;
; nios2:inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                    ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[26]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[23]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[24]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[25]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[27]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[28]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[29]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[30]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[31]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[22]                                                                                                ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                       ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                              ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[16]                                                                                                                                                                           ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[17]                                                                                                                                                                           ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[18]                                                                                                                                                                           ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|d_address_line_field[2]                                                                                                                                                                            ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[19]                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~0                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                      ; 5       ;
; nios2:inst|timer_0:the_timer_0|control_wr_strobe~2                                                                                                                                                                            ; 5       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~283                                                                                                                                  ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_end_xfer~2                                                                                                                                                         ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count~2                                            ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                       ; 5       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[11]~2                                                                                  ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                       ; 5       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|ROE                                                                                                ; 5       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[21]~61                                                                                                                               ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                      ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                   ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                          ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|WideOr0                                                   ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                   ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]             ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|M_iw[6]                                                                                                                                                                                            ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|Equal154~5                                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[0]                                                                                                                                                                             ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                      ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                  ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                   ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                               ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[11]~108                                                                                                                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[12]~105                                                                                                                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[13]~102                                                                                                                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[14]~99                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[15]~96                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[16]~93                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[17]~90                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[18]~87                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[19]~84                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[20]~81                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[21]~78                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[22]~75                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[23]~72                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[24]~69                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[25]~66                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[26]~63                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[27]~60                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[28]~57                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[29]~54                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[30]~51                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[31]~48                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~77                                                                                                                                                                             ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~73                                                                                                                                                                             ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[19]                                                                                                                                                                                           ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[20]                                                                                                                                                                                           ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[18]                                                                                                                                                                                           ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_status_reg_pie                                                                                                                                                                                   ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector~5                                                                                                                                                                              ; 5       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[0]                                                                                                                            ; 5       ;
; nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|cpu_0_data_master_granted_sysid_0_control_slave~0                                                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]~0                                                                                                                                                                              ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[4]~44                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[5]~40                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[6]~36                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[7]~32                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[8]~28                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[9]~25                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[10]~22                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[0]~17                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[1]~13                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[2]~9                                                                                                                                                                          ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[3]~5                                                                                                                                                                          ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]               ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                ; 5       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]            ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]             ; 5       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~1                                                                                                                                                                              ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]             ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]             ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_starting                                                                                                                                                                           ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                       ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[27]                                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[28]                                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[30]                                                                                                                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                               ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                            ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|F_pc[1]                                                                                                                                                                                            ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|av_wr_data_transfer~0                                                                                                                                                                              ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[14]                                                                                                                                                                                           ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_valid~0                                                                                                                                                                                          ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[0]                                                                                                                                                                                          ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|E_src1[1]                                                                                                                                                                                          ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_starting~2                                                                                                                                                                       ; 5       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_end_xfer~0                                                                                          ; 5       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0                                                                                                            ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[35]        ; 5       ;
; nios2:inst|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                                     ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~0                                                                                                                                                       ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]                                                                                                                                               ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                               ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                              ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                             ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_0                                                        ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count~0                                                          ; 5       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_end_xfer~0                                                            ; 5       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_begins_xfer~0                                                         ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_requests_sdram_0_s1~0                                                                                                                                ; 5       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]                                                                                                  ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_stall                                                                                                                                                                                        ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_ctrl_ld_st_bypass                                                                                                                                                                                ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_wr_starting                                                                                                                                                                                ; 5       ;
; nios2:inst|addr2_s1_arbitrator:the_addr2_s1|addr2_s1_chipselect                                                                                                                                                               ; 5       ;
; nios2:inst|addr4_s1_arbitrator:the_addr4_s1|addr4_s1_chipselect                                                                                                                                                               ; 5       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~5                                                                                         ; 5       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[0]                                                                                                      ; 5       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                      ; 5       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                               ; 5       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                               ; 5       ;
; nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal0~0                                                                                                                             ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_byteenable_sdram_0_s1[1]~1                                                                                                                                  ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_byteenable_sdram_0_s1[1]~0                                                                                                                                  ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[0]                      ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2]                      ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1]                      ; 5       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter[0]                                                                                              ; 5       ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter[1]                                                                                              ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                           ; 5       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[0]                                                         ; 5       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[1]                                                         ; 5       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_requests_cfi_flash_0_s1~3                                                                                         ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[6]                                                                                                                                                                                     ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                     ; 5       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable                                                ; 5       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|wr_strobe                                                                                          ; 5       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|Equal9~0                                                                                           ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|A_slow_inst_sel                                                                                                                                                                                    ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                       ; 5       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                            ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|d_address_tag_field[2]                                                                                                                                                                             ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|d_address_tag_field[0]                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~284                                                                                                                              ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~4                 ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~4              ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|m_next~4                                                                                                                                                                                       ; 4       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                       ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr~5                                                                                          ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|txr~2                                                                                             ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr~4                                                                                          ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr~3                                                                                          ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr~2                                                                                          ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr~1                                                                                          ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|status_wr_strobe~0                                                                                                                                                       ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|status_wr_strobe~0                                                                                                                               ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|txr~1                                                                                             ; 4       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|status_wr_strobe                                                                                   ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_rot                                                                                                                                                                                         ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[5]~4                                                                                           ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~7                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~6                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~5                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~4                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~3                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~2                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~1                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer~0                                                                                            ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[5]~4                                                                                        ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|internal_rx_char_ready                                                                                                                                                       ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|framing_error                                                                                                                                                                ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|rx_overrun                                                                                                                                                                   ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|break_detect                                                                                                                                                                 ; 4       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|tx_overrun                                                                                                                                                                   ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|internal_rx_char_ready                                                                                                                               ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|framing_error                                                                                                                                        ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|rx_overrun                                                                                                                                           ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|break_detect                                                                                                                                         ; 4       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|tx_overrun                                                                                                                                           ; 4       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|RRDY                                                                                               ; 4       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|TOE                                                                                                ; 4       ;
; nios2:inst|timer_0:the_timer_0|Equal0~10                                                                                                                                                                                      ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[12]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[4]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[13]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[5]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[14]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[6]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[15]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[7]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[8]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[5]~167                                                                                                                               ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[0]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[9]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[1]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[10]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[2]                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[11]                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|za_data[3]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]~2                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34                                                                                                                               ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                              ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                      ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|ctr~0                                                                                             ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                           ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                   ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_byte_en~2                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_en                                                                                                                                                                                 ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_crst                                                                                                                                                                                        ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                         ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[4]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[5]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[6]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[7]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|d_readdata_d1[31]                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|d_readdata_d1[23]                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[0]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[1]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[2]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[1]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_rot_mask[3]                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dst_regnum_from_M[4]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dst_regnum_from_M[3]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dst_regnum_from_M[2]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dst_regnum_from_M[1]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dst_regnum_from_M[0]                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~0                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                             ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|F_iw[4]~12                                                                                                                                                                                         ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[0]~5                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_iw[17]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[2]~4                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[3]~3                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[4]~2                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[4]~1                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]~1                                                                                                                                                                              ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|Equal154~2                                                                                                                                                                                         ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                                                                      ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|Mux42~0                                                                                                                                                                                        ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0                 ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]               ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~2                 ; 4       ;
; nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0                  ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0              ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]            ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~2              ; 4       ;
; nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0               ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write1                                                                                                                            ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                          ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wb_en                                                                                                                                                                                         ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]~1                                                                                                                                                                              ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                              ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_br_result~0                                                                                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_cond                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_invalidate_i                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_op_rdctl~0                                                                                                                                                                                       ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_shift_right_arith~0                                                                                                                                                                         ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                       ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[3]                                                                                                                                                                                ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[12]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[13]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[15]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[11]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|E_iw[16]                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|M_sel_data_master                                                                                                                                                                                  ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest~0                                                                                                                                                              ; 4       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_firsttransfer~0                                                                                     ; 4       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                                ; 4       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arbitration_holdoff_internal~4                                                                      ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|d_byteenable_nxt[1]~0                                                                                                                                                                              ; 4       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[2]                                                                                                                                               ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                           ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                          ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_pc[2]                                                                                                                                                                                            ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[4]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_pc[0]                                                                                                                                                                                            ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[2]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_st_bypass                                                                                                                                                                                   ; 4       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~36                                                                                                                                        ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|D_pc[1]                                                                                                                                                                                            ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_dc_dcache_management_done_nxt~0                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|A_mem_baddr[3]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|d_address_offset_field_nxt[2]~1                                                                                                                                                                    ; 4       ;
; nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1|d1_reasons_to_wait                                                                                                                                                    ; 4       ;
; nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1|d1_reasons_to_wait                                                                                                                                                                ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                                                                ; 4       ;
; nios2:inst|wr4_s1_arbitrator:the_wr4_s1|cpu_0_data_master_requests_wr4_s1~3                                                                                                                                                   ; 4       ;
; nios2:inst|wr_s1_arbitrator:the_wr_s1|wr_s1_in_a_read_cycle~0                                                                                                                                                                 ; 4       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[1]                                                                                                      ; 4       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_reasons_to_wait                                                                                                                  ; 4       ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_reasons_to_wait                                                                                              ; 4       ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~20                                                                                                                                   ; 4       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0                                                                       ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|m_addr[5]~9                                                                                                                                                                                    ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[3]~0                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|internal_d_byteenable[0]                                                                                                                                                                           ; 4       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                             ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|Mux29~0                                                                                                                                                                                        ; 4       ;
; nios2:inst|wr2_s1_arbitrator:the_wr2_s1|cpu_0_data_master_requests_wr2_s1~0                                                                                                                                                   ; 4       ;
; nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1|cpu_0_data_master_requests_pio_3_s1~0                                                                                                                                             ; 4       ;
; nios2:inst|wr4_s1_arbitrator:the_wr4_s1|cpu_0_data_master_requests_wr4_s1~1                                                                                                                                                   ; 4       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1                                                                                                ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                               ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                        ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                  ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr~12                 ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|m_dqm[0]~1                                                                                                                                                                                     ; 4       ;
; nios2:inst|sdram_0:the_sdram_0|Mux88~0                                                                                                                                                                                        ; 4       ;
; nios2:inst|wr4:the_wr4|data_out                                                                                                                                                                                               ; 4       ;
; nios2:inst|addr4:the_addr4|data_out                                                                                                                                                                                           ; 4       ;
; nios2:inst|wr3:the_wr3|data_out                                                                                                                                                                                               ; 4       ;
; nios2:inst|addr3:the_addr3|data_out                                                                                                                                                                                           ; 4       ;
; nios2:inst|wr2:the_wr2|data_out                                                                                                                                                                                               ; 4       ;
; nios2:inst|addr2:the_addr2|data_out                                                                                                                                                                                           ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[1]                                                                                                                                                                                     ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|ic_fill_tag[2]                                                                                                                                                                                     ; 4       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                        ; Location                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_0_bht_ram.mif                          ; M9K_X27_Y18_N0                                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                       ; M9K_X15_Y13_N0, M9K_X15_Y12_N0                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1    ; cpu_0_dc_tag_ram.mif                       ; M9K_X15_Y15_N0                                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                       ; M9K_X15_Y11_N0                                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                       ; M9K_X27_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y13_N0, M9K_X27_Y17_N0 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944  ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; cpu_0_ic_tag_ram.mif                       ; M9K_X27_Y14_N0                                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif          ; M9K_X15_Y8_N0, M9K_X15_Y7_N0                                   ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                         ; M9K_X15_Y18_N0                                                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                         ; M9K_X15_Y19_N0                                                 ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; epcs_flash_controller_0_boot_rom_synth.hex ; M9K_X15_Y9_N0                                                  ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                       ; M9K_X15_Y5_N0                                                  ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                       ; M9K_X27_Y5_N0                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100101000000110) (45006) (18950) (4A06)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001101100000110) (15406) (6918) (1B06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001100000000110) (14006) (6150) (1806)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101000000110) (25006) (10758) (2A06)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000101000000110) (5006) (2566) (A06)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(00000000000000000000011100000110) (3406) (1798) (706)   ;
;32;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)    ;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)   ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;
;40;(00000000000011011000100000111010) (3304072) (886842) (D883A)    ;(00000101000000000000000100000100) (500000404) (83886340) (5000104)   ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;
;48;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)    ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;
;56;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;
;64;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;72;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)    ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)   ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;80;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)    ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;(00000000100000000000000000000100) (40000004) (8388612) (800004)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000001111111100001000000110) (17741006) (4178438) (3FC206)    ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101010100000110) (17752406) (4183302) (3FD506)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;
;96;(00000100000000000000011001000100) (400003104) (67110468) (4000644)    ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011010000000110) (17732006) (4174854) (3FB406)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000001111111100100100000110) (17744406) (4180230) (3FC906)    ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;
;112;(00000000100000000000100001000100) (40004104) (8390724) (800844)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010110100000110) (17726406) (4173062) (3FAD06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010011000000110) (17723006) (4171270) (3FA606)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;
;120;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)    ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(00010011101111111001100000100110) (-1937253250) (331323430) (13BF9826)   ;
;128;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)    ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001110000000110) (17716006) (4168710) (3F9C06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001010100000110) (17712406) (4166918) (3F9506)   ;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X20_Y21_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X20_Y20_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 9,144 / 32,401 ( 28 % ) ;
; C16 interconnects          ; 88 / 1,326 ( 7 % )      ;
; C4 interconnects           ; 5,681 / 21,816 ( 26 % ) ;
; Direct links               ; 1,033 / 32,401 ( 3 % )  ;
; Global clocks              ; 4 / 10 ( 40 % )         ;
; Local interconnects        ; 2,690 / 10,320 ( 26 % ) ;
; R24 interconnects          ; 107 / 1,289 ( 8 % )     ;
; R4 interconnects           ; 7,127 / 28,186 ( 25 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.05) ; Number of LABs  (Total = 391) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 7                             ;
; 3                                           ; 2                             ;
; 4                                           ; 6                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 0                             ;
; 9                                           ; 3                             ;
; 10                                          ; 8                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 8                             ;
; 14                                          ; 7                             ;
; 15                                          ; 16                            ;
; 16                                          ; 293                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.62) ; Number of LABs  (Total = 391) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 285                           ;
; 1 Clock                            ; 361                           ;
; 1 Clock enable                     ; 192                           ;
; 1 Sync. clear                      ; 19                            ;
; 1 Sync. load                       ; 67                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 88                            ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.78) ; Number of LABs  (Total = 391) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 10                            ;
; 3                                            ; 0                             ;
; 4                                            ; 7                             ;
; 5                                            ; 0                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 3                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 16                            ;
; 17                                           ; 11                            ;
; 18                                           ; 12                            ;
; 19                                           ; 10                            ;
; 20                                           ; 25                            ;
; 21                                           ; 28                            ;
; 22                                           ; 26                            ;
; 23                                           ; 32                            ;
; 24                                           ; 32                            ;
; 25                                           ; 26                            ;
; 26                                           ; 25                            ;
; 27                                           ; 19                            ;
; 28                                           ; 21                            ;
; 29                                           ; 16                            ;
; 30                                           ; 13                            ;
; 31                                           ; 10                            ;
; 32                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.88) ; Number of LABs  (Total = 391) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 19                            ;
; 2                                                ; 10                            ;
; 3                                                ; 7                             ;
; 4                                                ; 10                            ;
; 5                                                ; 16                            ;
; 6                                                ; 18                            ;
; 7                                                ; 17                            ;
; 8                                                ; 23                            ;
; 9                                                ; 35                            ;
; 10                                               ; 38                            ;
; 11                                               ; 25                            ;
; 12                                               ; 31                            ;
; 13                                               ; 26                            ;
; 14                                               ; 23                            ;
; 15                                               ; 19                            ;
; 16                                               ; 31                            ;
; 17                                               ; 14                            ;
; 18                                               ; 4                             ;
; 19                                               ; 3                             ;
; 20                                               ; 3                             ;
; 21                                               ; 2                             ;
; 22                                               ; 4                             ;
; 23                                               ; 5                             ;
; 24                                               ; 2                             ;
; 25                                               ; 2                             ;
; 26                                               ; 1                             ;
; 27                                               ; 2                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.35) ; Number of LABs  (Total = 391) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 3                             ;
; 3                                            ; 7                             ;
; 4                                            ; 8                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 11                            ;
; 12                                           ; 15                            ;
; 13                                           ; 10                            ;
; 14                                           ; 8                             ;
; 15                                           ; 11                            ;
; 16                                           ; 16                            ;
; 17                                           ; 3                             ;
; 18                                           ; 21                            ;
; 19                                           ; 15                            ;
; 20                                           ; 24                            ;
; 21                                           ; 15                            ;
; 22                                           ; 12                            ;
; 23                                           ; 18                            ;
; 24                                           ; 15                            ;
; 25                                           ; 16                            ;
; 26                                           ; 14                            ;
; 27                                           ; 14                            ;
; 28                                           ; 13                            ;
; 29                                           ; 10                            ;
; 30                                           ; 10                            ;
; 31                                           ; 15                            ;
; 32                                           ; 22                            ;
; 33                                           ; 13                            ;
; 34                                           ; 27                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 61           ; 37           ; 61           ; 0            ; 0            ; 65        ; 61           ; 0            ; 65        ; 65        ; 0            ; 49           ; 0            ; 4            ; 28           ; 0            ; 49           ; 28           ; 4            ; 0            ; 4            ; 49           ; 0            ; 0            ; 0            ; 0            ; 0            ; 65        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 28           ; 4            ; 65           ; 65           ; 0         ; 4            ; 65           ; 0         ; 0         ; 65           ; 16           ; 65           ; 61           ; 37           ; 65           ; 16           ; 37           ; 61           ; 65           ; 61           ; 16           ; 65           ; 65           ; 65           ; 65           ; 65           ; 0         ; 65           ; 65           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pwm_out1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_CAS_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_CS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_WE_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_RAS_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dclk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sce                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdo                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cke                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_out2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_out3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_out4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TXD_US100           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TXD_HC12            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_A[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_BA[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_BA[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_DQM[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oDRAM1_DQM[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Height_scl          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Height_SDA          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_JY901           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_JY901           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM1_DQ[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Button[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Button[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Button[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Button[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD_US100           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD_HC12            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri Sep 15 10:04:03 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UAV -c UAV
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP4CE6E22C8 for design "UAV"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -75 degrees (-4167 ps) for altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CE10E22C8 is compatible
    Info: Device EP4CE15E22C8 is compatible
    Info: Device EP4CE22E22C8 is compatible
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'cpu_0.sdc'
Warning: Node: clk_0 was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
Info: Automatically promoted node altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al
        Info: Destination node nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop
        Info: Destination node nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en
        Info: Destination node nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition
        Info: Destination node nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]
        Info: Destination node nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[3]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node nios2:inst|reset_n_sources~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Ignoring some wildcard destinations of fast I/O register assignments
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Finished register packing
    Extra Info: Packed 10 registers into blocks of type EC
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 37 registers into blocks of type I/O Output Buffer
    Extra Info: Created 51 register duplicates
Info: Fitter preparation operations ending: elapsed time is 00:00:06
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:03
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 21% of the available device resources
    Info: Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info: Fitter routing operations ending: elapsed time is 00:00:04
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 1 pins must use external clamping diodes.
    Info: Pin data_in uses I/O standard 2.5 V at 13
Info: Generated suppressed messages file C:/Users/Ben/Desktop/final_one/UAV.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Fri Sep 15 10:04:25 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Ben/Desktop/final_one/UAV.fit.smsg.


