--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.835 ns
From           : cho[2]
To             : ALU:inst2|r3[21]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.764 ns
From           : mux4:inst8|ou[26]
To             : oSEG6[2]
From Clock     : s2[2]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.926 ns
From           : s2[0]
To             : mux4:inst8|ou[6]
From Clock     : --
To Clock       : s2[2]
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 8.10 MHz ( period = 123.456 ns )
From           : ALU:inst2|r2[30]~_Duplicate_1
To             : ALU:inst2|r3[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk50M'
Slack          : N/A
Required Time  : None
Actual Time    : 232.83 MHz ( period = 4.295 ns )
From           : clk_1:inst9|counter[0]
To             : clk_1:inst9|counter[24]
From Clock     : clk50M
To Clock       : clk50M
Failed Paths   : 0

Type           : Clock Setup: 'enter'
Slack          : N/A
Required Time  : None
Actual Time    : 261.10 MHz ( period = 3.830 ns )
From           : ALUTest:inst|fout[13]
To             : mux2:inst1|a_1[13]
From Clock     : enter
To Clock       : enter
Failed Paths   : 0

Type           : Clock Setup: 'key'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : ALUTest:inst|serialIn[0]
To             : ALUTest:inst|serialIn[1]
From Clock     : key
To Clock       : key
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

