============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:03:43 pm
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock TX_CLK)                launch                                    0 R 
(constraint.sdc_line_23)      ext delay                     +1000    1000 R 
parity_type                   in port           2  0.6  100    +0    1000 R 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g384__1666/A                                               +0    1000   
    g384__1666/Y              XNOR2X1           1  0.4   28  +212    1212 F 
    g379__2346/B                                               +0    1212   
    g379__2346/Y              XNOR2X1           1  0.4   26  +162    1373 R 
    g374__2883/B                                               +0    1373   
    g374__2883/Y              XNOR2X1           1  0.4   28  +126    1499 F 
    g373__9945/B                                               +0    1499   
    g373__9945/Y              XNOR2X1           1  0.4   26  +162    1661 R 
    g372__9315/B                                               +0    1661   
    g372__9315/Y              XNOR2X1           1  0.4   28  +126    1787 F 
    g371__6161/B                                               +0    1787   
    g371__6161/Y              XNOR2X1           1  0.4   26  +162    1948 R 
    g370__4733/B                                               +0    1948   
    g370__4733/Y              XNOR2X1           1  0.4   28  +126    2074 F 
    g369__7482/B                                               +0    2074   
    g369__7482/Y              XNOR2X1           1  0.4   26  +162    2236 R 
    parity_reg/SI        <<<  SDFFRHQX1                        +0    2236   
    parity_reg/CK             setup                     100  +173    2409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock TX_CLK)                capture                               10000 R 
                              uncertainty                     -10    9990 R 
----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    7581ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

