0.6
2019.1
May 24 2019
15:06:07
E:/Vivado/Coursework_FPGA/Coursework.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sim_1/new/HC_SR04_TB.sv,1704558062,systemVerilog,,,,HC_SR04_TB,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/HC-SR04.sv,1703772809,systemVerilog,,E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/UART_tx.sv,,HC_SR04,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/UART_tx.sv,1704352602,systemVerilog,,E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/bcd.sv,,uart_tx,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/bcd.sv,1703772130,systemVerilog,,E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/top.sv,,BCD,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/top.sv,1703772794,systemVerilog,,E:/Vivado/Coursework_FPGA/Coursework.srcs/sim_1/new/HC_SR04_TB.sv,,top,,,,,,,,
