$date
	Mon Nov 24 04:17:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module conversor_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var parameter 32 % DELAY $end
$var reg 1 & E $end
$var reg 1 ' F $end
$var reg 1 ( G $end
$var reg 1 ) H $end
$scope module CONV_TB $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$scope module sa $end
$var wire 1 $ A $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$upscope $end
$scope module sb $end
$var wire 1 # B $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$upscope $end
$scope module sc $end
$var wire 1 " C $end
$var wire 1 & E $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$upscope $end
$scope module sd $end
$var wire 1 ! D $end
$var wire 1 ( G $end
$var wire 1 ) H $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 %
$end
#0
$dumpvars
0)
0(
0'
0&
0$
0#
0"
0!
$end
#10000
1$
1&
#20000
0$
1#
1'
#30000
1$
1#
1(
0'
0&
#40000
0$
0#
1"
1&
#50000
1$
1'
#60000
0$
1#
1)
0(
0'
#70000
1$
1'
#80000
0#
0"
0$
1!
1(
0'
0&
#90000
1$
1&
#100000
