Return-Path: <kvm-owner@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 27F324A8A74
	for <lists+kvm@lfdr.de>; Thu,  3 Feb 2022 18:43:50 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1353000AbiBCRnk (ORCPT <rfc822;lists+kvm@lfdr.de>);
        Thu, 3 Feb 2022 12:43:40 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47026 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1352965AbiBCRnk (ORCPT <rfc822;kvm@vger.kernel.org>);
        Thu, 3 Feb 2022 12:43:40 -0500
Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D4F22C061714
        for <kvm@vger.kernel.org>; Thu,  3 Feb 2022 09:43:39 -0800 (PST)
Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by dfw.source.kernel.org (Postfix) with ESMTPS id 7407061767
        for <kvm@vger.kernel.org>; Thu,  3 Feb 2022 17:43:39 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id DA546C340E8;
        Thu,  3 Feb 2022 17:43:38 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=k20201202; t=1643910218;
        bh=GXzpfeX2dU4ciuvs0rjklTbN/OCnPy0khj9+uIZBI3k=;
        h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
        b=EQPp34N+iZmTtf3ZIkXXu/JeEyCoYTdXCni8yqMmEGjJSqj7MIrTyq4c1mk2zN4WF
         WlAVg1+dzuxy/bnOUEtBVZDg5UQItBh/Qcb7dhmGWi3lIw0L2UFEOhW1sMZ60lOPDc
         jfLNXDfwP/7nITUgn8brcVv3QJZL4QlEkgdzoNYUnFqlveCK0D5Oxl9Y8Qdg+iQEjK
         8jT28Fz5Yf3zQryvIgAJERqT2ki7KKDInOBL4fLQvCc+PsCU6qVqATYE8TXULyVcxB
         LkrYjFKNdGrQLr+J0YG7WPXVKnsDr+LqvomtcVgn55uGFwC565edZRMnKPRfESLt8x
         cc/vUqPuc2ehA==
Received: from sofa.misterjones.org ([185.219.108.64] helo=billy-the-mountain.misterjones.org)
        by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
        (Exim 4.94.2)
        (envelope-from <maz@kernel.org>)
        id 1nFg8u-005DPW-PU; Thu, 03 Feb 2022 17:43:36 +0000
Date:   Thu, 03 Feb 2022 17:43:36 +0000
Message-ID: <87h79f3kxj.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Alexandru Elisei <alexandru.elisei@arm.com>
Cc:     linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu,
        kvm@vger.kernel.org, Andre Przywara <andre.przywara@arm.com>,
        Christoffer Dall <christoffer.dall@arm.com>,
        Jintack Lim <jintack@cs.columbia.edu>,
        Haibo Xu <haibo.xu@linaro.org>,
        Ganapatrao Kulkarni <gankulkarni@os.amperecomputing.com>,
        Chase Conklin <chase.conklin@arm.com>,
        "Russell King (Oracle)" <linux@armlinux.org.uk>,
        James Morse <james.morse@arm.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>,
        karl.heubaum@oracle.com, mihai.carabas@oracle.com,
        miguel.luis@oracle.com, kernel-team@android.com
Subject: Re: [PATCH v6 09/64] KVM: arm64: nv: Support virtual EL2 exceptions
In-Reply-To: <Yfqh6BocbZA1jexU@monolith.localdoman>
References: <20220128121912.509006-1-maz@kernel.org>
        <20220128121912.509006-10-maz@kernel.org>
        <Yfqh6BocbZA1jexU@monolith.localdoman>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: alexandru.elisei@arm.com, linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, andre.przywara@arm.com, christoffer.dall@arm.com, jintack@cs.columbia.edu, haibo.xu@linaro.org, gankulkarni@os.amperecomputing.com, chase.conklin@arm.com, linux@armlinux.org.uk, james.morse@arm.com, suzuki.poulose@arm.com, karl.heubaum@oracle.com, mihai.carabas@oracle.com, miguel.luis@oracle.com, kernel-team@android.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org

On Wed, 02 Feb 2022 15:23:20 +0000,
Alexandru Elisei <alexandru.elisei@arm.com> wrote:
> 
> Hi,
> 
> On Fri, Jan 28, 2022 at 12:18:17PM +0000, Marc Zyngier wrote:
> > diff --git a/arch/arm64/kvm/emulate-nested.c b/arch/arm64/kvm/emulate-nested.c
> > new file mode 100644
> > index 000000000000..f52cd4458947
> > --- /dev/null
> > +++ b/arch/arm64/kvm/emulate-nested.c
> > @@ -0,0 +1,197 @@
> 
> Looks like this line:
> 
> // SPDX-License-Identifier: GPL-2.0-only
> 
> is missing.

Indeed. I should check all the new files, as they are a bit... off.

> 
> > +/*
> > + * Copyright (C) 2016 - Linaro and Columbia University
> > + * Author: Jintack Lim <jintack.lim@linaro.org>
> > + */
> > +
> > +#include <linux/kvm.h>
> > +#include <linux/kvm_host.h>
> > +
> > +#include <asm/kvm_emulate.h>
> > +#include <asm/kvm_nested.h>
> > +
> > +#include "hyp/include/hyp/adjust_pc.h"
> > +
> > +#include "trace.h"
> > +
> > +static u64 kvm_check_illegal_exception_return(struct kvm_vcpu *vcpu, u64 spsr)
> > +{
> > +	u64 mode = spsr & PSR_MODE_MASK;
> > +
> > +	/*
> > +	 * Possible causes for an Illegal Exception Return from EL2:
> > +	 * - trying to return to EL3
> > +	 * - trying to return to a 32bit EL
> > +	 * - trying to return to EL1 with HCR_EL2.TGE set
> > +	 */
> > +	if (mode == PSR_MODE_EL3t || mode == PSR_MODE_EL3h ||
> > +	    spsr & PSR_MODE32_BIT ||
> 
> I take it KVM will not allow a L1 hypervisor to run EL1 or EL0 in 32
> bit mode?

No, that'd really be a distraction at this stage. I don't expect any
HW supporting NV NV to support AArch32 at EL1, and if someone really
needs EL0 support (the HW support actually exists), they'll have to
revisit this.

>
> > +	    (vcpu_el2_tge_is_set(vcpu) && (mode == PSR_MODE_EL1t ||
> > +					   mode == PSR_MODE_EL1h))) {
> 
> I think these checks should also be added:
> 
> "A return where the value of the saved process state M[4] bit is 0,
> indicating a return to AArch64 state, and one of the following is
> true:
> 
> - The M[1] bit is 1.
> - The M[3:0] bits are 0b0001.

Definitely should add these two, probably in the form of a switch
enumerating all the possible exception levels rather than checking for
discrete bits that are hard to reason about.

> - The Exception level being returned to is using AArch32 state, as
>   programmed by the SCR_EL3.RW or HCR_EL2.RW bits, or as configured
>   from reset."

That's already caught with the SPSR check above.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.
