
STM32F411_LVGL_ILI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009470  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  08009610  08009610  00019610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d90  08009d90  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009d90  08009d90  00019d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d98  08009d98  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d98  08009d98  00019d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d9c  08009d9c  00019d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004478  200001dc  08009f7c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004654  08009f7c  00024654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022067  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051f7  00000000  00000000  000422b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001318  00000000  00000000  000474b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001224  00000000  00000000  000487c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af6d  00000000  00000000  000499ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022fc7  00000000  00000000  00064959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b3d2  00000000  00000000  00087920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004f14  00000000  00000000  00122cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000b63c  00000000  00000000  00127c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00133244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080095f8 	.word	0x080095f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080095f8 	.word	0x080095f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_CRC_Init>:
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001000:	4805      	ldr	r0, [pc, #20]	; (8001018 <MX_CRC_Init+0x18>)
{
 8001002:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <MX_CRC_Init+0x1c>)
 8001006:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001008:	f000 fd28 	bl	8001a5c <HAL_CRC_Init>
 800100c:	b118      	cbz	r0, 8001016 <MX_CRC_Init+0x16>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800100e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001012:	f000 b978 	b.w	8001306 <Error_Handler>
}
 8001016:	bd08      	pop	{r3, pc}
 8001018:	200001f8 	.word	0x200001f8
 800101c:	40023000 	.word	0x40023000

08001020 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8001020:	6802      	ldr	r2, [r0, #0]
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_CRC_MspInit+0x28>)
 8001024:	429a      	cmp	r2, r3
{
 8001026:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8001028:	d10b      	bne.n	8001042 <HAL_CRC_MspInit+0x22>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	4b07      	ldr	r3, [pc, #28]	; (800104c <HAL_CRC_MspInit+0x2c>)
 8001030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001032:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001036:	631a      	str	r2, [r3, #48]	; 0x30
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001042:	b002      	add	sp, #8
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40023000 	.word	0x40023000
 800104c:	40023800 	.word	0x40023800

08001050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001050:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001052:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <MX_DMA_Init+0x30>)
 8001054:	2200      	movs	r2, #0
 8001056:	9201      	str	r2, [sp, #4]
 8001058:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800105a:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 800105e:	6319      	str	r1, [r3, #48]	; 0x30
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001066:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001068:	2105      	movs	r1, #5
 800106a:	2046      	movs	r0, #70	; 0x46
  __HAL_RCC_DMA2_CLK_ENABLE();
 800106c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800106e:	f000 fcb5 	bl	80019dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001072:	2046      	movs	r0, #70	; 0x46

}
 8001074:	b003      	add	sp, #12
 8001076:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800107a:	f000 bce1 	b.w	8001a40 <HAL_NVIC_EnableIRQ>
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800

08001084 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001084:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f002 ffb6 	bl	8003ff8 <osDelay>
	for (;;) {
 800108c:	e7fb      	b.n	8001086 <StartDefaultTask+0x2>
	...

08001090 <StartLCD_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLCD_Task */
void StartLCD_Task(void const * argument)
{
 8001090:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN StartLCD_Task */
	ILI9341_Init(); //initial driver setup to drive ili9341
 8001092:	f002 fc09 	bl	80038a8 <ILI9341_Init>
	osDelay(1000);
 8001096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800109a:	f002 ffad 	bl	8003ff8 <osDelay>
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 800109e:	480e      	ldr	r0, [pc, #56]	; (80010d8 <StartLCD_Task+0x48>)
//		ILI9341_Fill_Screen(RED);
//		HAL_GPIO_TogglePin(LCD_CS_GPIO_Port, LCD_CS_PIN);
//		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_PIN, GPIO_PIN_SET);

		osDelay(1000);
		USART1_Printf("%d : LCD ID:%d\r\n", osKernelSysTick(), ILI9341_RedeID());
 80010a0:	4c0e      	ldr	r4, [pc, #56]	; (80010dc <StartLCD_Task+0x4c>)
	HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010a8:	f000 ff8e 	bl	8001fc8 <HAL_GPIO_WritePin>
		osDelay(1000);
 80010ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b0:	f002 ffa2 	bl	8003ff8 <osDelay>
		PERFORMANCE_TEST();
 80010b4:	f002 fe80 	bl	8003db8 <PERFORMANCE_TEST>
		osDelay(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010bc:	f002 ff9c 	bl	8003ff8 <osDelay>
		USART1_Printf("%d : LCD ID:%d\r\n", osKernelSysTick(), ILI9341_RedeID());
 80010c0:	f002 ff6b 	bl	8003f9a <osKernelSysTick>
 80010c4:	9001      	str	r0, [sp, #4]
 80010c6:	f002 fe51 	bl	8003d6c <ILI9341_RedeID>
 80010ca:	9901      	ldr	r1, [sp, #4]
 80010cc:	4602      	mov	r2, r0
 80010ce:	4620      	mov	r0, r4
 80010d0:	f000 fbda 	bl	8001888 <USART1_Printf>
	for (;;) {
 80010d4:	e7ea      	b.n	80010ac <StartLCD_Task+0x1c>
 80010d6:	bf00      	nop
 80010d8:	40020400 	.word	0x40020400
 80010dc:	08009664 	.word	0x08009664

080010e0 <StartLED_task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED_task */
void StartLED_task(void const * argument)
{
 80010e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartLED_task */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80010e2:	4c05      	ldr	r4, [pc, #20]	; (80010f8 <StartLED_task+0x18>)
 80010e4:	4620      	mov	r0, r4
 80010e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ea:	f000 ff72 	bl	8001fd2 <HAL_GPIO_TogglePin>
		osDelay(1000);
 80010ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f2:	f002 ff81 	bl	8003ff8 <osDelay>
	for (;;) {
 80010f6:	e7f5      	b.n	80010e4 <StartLED_task+0x4>
 80010f8:	40020800 	.word	0x40020800

080010fc <vApplicationGetIdleTaskMemory>:
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010fc:	4b03      	ldr	r3, [pc, #12]	; (800110c <vApplicationGetIdleTaskMemory+0x10>)
 80010fe:	6003      	str	r3, [r0, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001100:	4b03      	ldr	r3, [pc, #12]	; (8001110 <vApplicationGetIdleTaskMemory+0x14>)
 8001102:	600b      	str	r3, [r1, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001104:	2380      	movs	r3, #128	; 0x80
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	2000040c 	.word	0x2000040c
 8001110:	2000020c 	.word	0x2000020c

08001114 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001114:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001116:	4c17      	ldr	r4, [pc, #92]	; (8001174 <MX_FREERTOS_Init+0x60>)
 8001118:	4626      	mov	r6, r4
 800111a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 800111c:	b096      	sub	sp, #88	; 0x58
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800111e:	ad01      	add	r5, sp, #4
 8001120:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001122:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8001126:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800112a:	2100      	movs	r1, #0
 800112c:	a801      	add	r0, sp, #4
 800112e:	f002 ff3b 	bl	8003fa8 <osThreadCreate>
 8001132:	4b11      	ldr	r3, [pc, #68]	; (8001178 <MX_FREERTOS_Init+0x64>)
  osThreadDef(LCD_Task, StartLCD_Task, osPriorityIdle, 0, 512);
 8001134:	f104 061c 	add.w	r6, r4, #28
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001138:	6018      	str	r0, [r3, #0]
  osThreadDef(LCD_Task, StartLCD_Task, osPriorityIdle, 0, 512);
 800113a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800113c:	ad08      	add	r5, sp, #32
 800113e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001140:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8001144:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  LCD_TaskHandle = osThreadCreate(osThread(LCD_Task), NULL);
 8001148:	2100      	movs	r1, #0
 800114a:	a808      	add	r0, sp, #32
 800114c:	f002 ff2c 	bl	8003fa8 <osThreadCreate>
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <MX_FREERTOS_Init+0x68>)
  osThreadDef(LED_Task, StartLED_task, osPriorityIdle, 0, 128);
 8001152:	3438      	adds	r4, #56	; 0x38
  LCD_TaskHandle = osThreadCreate(osThread(LCD_Task), NULL);
 8001154:	6018      	str	r0, [r3, #0]
  osThreadDef(LED_Task, StartLED_task, osPriorityIdle, 0, 128);
 8001156:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001158:	ad0f      	add	r5, sp, #60	; 0x3c
 800115a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800115c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001160:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  LED_TaskHandle = osThreadCreate(osThread(LED_Task), NULL);
 8001164:	2100      	movs	r1, #0
 8001166:	a80f      	add	r0, sp, #60	; 0x3c
 8001168:	f002 ff1e 	bl	8003fa8 <osThreadCreate>
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <MX_FREERTOS_Init+0x6c>)
 800116e:	6018      	str	r0, [r3, #0]
}
 8001170:	b016      	add	sp, #88	; 0x58
 8001172:	bd70      	pop	{r4, r5, r6, pc}
 8001174:	08009610 	.word	0x08009610
 8001178:	20000208 	.word	0x20000208
 800117c:	20000200 	.word	0x20000200
 8001180:	20000204 	.word	0x20000204

08001184 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001186:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	2214      	movs	r2, #20
 800118a:	2100      	movs	r1, #0
 800118c:	a803      	add	r0, sp, #12
 800118e:	f004 fda5 	bl	8005cdc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001192:	2400      	movs	r4, #0
 8001194:	4b26      	ldr	r3, [pc, #152]	; (8001230 <MX_GPIO_Init+0xac>)
 8001196:	9400      	str	r4, [sp, #0]
 8001198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800119a:	4f26      	ldr	r7, [pc, #152]	; (8001234 <MX_GPIO_Init+0xb0>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800119c:	4d26      	ldr	r5, [pc, #152]	; (8001238 <MX_GPIO_Init+0xb4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	f042 0204 	orr.w	r2, r2, #4
 80011a2:	631a      	str	r2, [r3, #48]	; 0x30
 80011a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011a6:	f002 0204 	and.w	r2, r2, #4
 80011aa:	9200      	str	r2, [sp, #0]
 80011ac:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	9401      	str	r4, [sp, #4]
 80011b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b2:	f042 0201 	orr.w	r2, r2, #1
 80011b6:	631a      	str	r2, [r3, #48]	; 0x30
 80011b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011ba:	f002 0201 	and.w	r2, r2, #1
 80011be:	9201      	str	r2, [sp, #4]
 80011c0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	9402      	str	r4, [sp, #8]
 80011c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011c6:	f042 0202 	orr.w	r2, r2, #2
 80011ca:	631a      	str	r2, [r3, #48]	; 0x30
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80011d4:	4622      	mov	r2, r4
 80011d6:	4638      	mov	r0, r7
 80011d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011dc:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80011de:	f000 fef3 	bl	8001fc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 80011e2:	4622      	mov	r2, r4
 80011e4:	4628      	mov	r0, r5
 80011e6:	f241 4106 	movw	r1, #5126	; 0x1406
 80011ea:	f000 feed 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2601      	movs	r6, #1
 80011f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80011f4:	a903      	add	r1, sp, #12
 80011f6:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f8:	e9cd 3603 	strd	r3, r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001200:	f000 fe1a 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_BLK_Pin|LCD_CS_Pin;
 8001204:	f241 4306 	movw	r3, #5126	; 0x1406
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001208:	a903      	add	r1, sp, #12
 800120a:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	e9cd 3603 	strd	r3, r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001214:	f000 fe10 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001218:	2240      	movs	r2, #64	; 0x40
 800121a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 800121e:	a903      	add	r1, sp, #12
 8001220:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001222:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001228:	f000 fe06 	bl	8001e38 <HAL_GPIO_Init>

}
 800122c:	b009      	add	sp, #36	; 0x24
 800122e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001230:	40023800 	.word	0x40023800
 8001234:	40020800 	.word	0x40020800
 8001238:	40020400 	.word	0x40020400

0800123c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800123c:	b500      	push	{lr}
 800123e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001240:	222c      	movs	r2, #44	; 0x2c
 8001242:	2100      	movs	r1, #0
 8001244:	a809      	add	r0, sp, #36	; 0x24
 8001246:	f004 fd49 	bl	8005cdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124a:	2214      	movs	r2, #20
 800124c:	2100      	movs	r1, #0
 800124e:	a803      	add	r0, sp, #12
 8001250:	f004 fd44 	bl	8005cdc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	4a19      	ldr	r2, [pc, #100]	; (80012bc <SystemClock_Config+0x80>)
 8001258:	9301      	str	r3, [sp, #4]
 800125a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800125c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001260:	6411      	str	r1, [r2, #64]	; 0x40
 8001262:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001264:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001268:	9201      	str	r2, [sp, #4]
 800126a:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800126c:	4a14      	ldr	r2, [pc, #80]	; (80012c0 <SystemClock_Config+0x84>)
 800126e:	9302      	str	r3, [sp, #8]
 8001270:	6811      	ldr	r1, [r2, #0]
 8001272:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8001276:	6011      	str	r1, [r2, #0]
 8001278:	6812      	ldr	r2, [r2, #0]
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800127a:	930e      	str	r3, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800127c:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8001280:	9202      	str	r2, [sp, #8]
 8001282:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001284:	2202      	movs	r2, #2
 8001286:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001288:	2001      	movs	r0, #1
 800128a:	2210      	movs	r2, #16
 800128c:	e9cd 020b 	strd	r0, r2, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001290:	a808      	add	r0, sp, #32
 8001292:	f000 fea7 	bl	8001fe4 <HAL_RCC_OscConfig>
 8001296:	4601      	mov	r1, r0
 8001298:	b108      	cbz	r0, 800129e <SystemClock_Config+0x62>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800129a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800129c:	e7fe      	b.n	800129c <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012a0:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a4:	e9cd 0005 	strd	r0, r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a8:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012aa:	a803      	add	r0, sp, #12
 80012ac:	f001 f874 	bl	8002398 <HAL_RCC_ClockConfig>
 80012b0:	b108      	cbz	r0, 80012b6 <SystemClock_Config+0x7a>
 80012b2:	b672      	cpsid	i
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <SystemClock_Config+0x78>
}
 80012b6:	b015      	add	sp, #84	; 0x54
 80012b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40007000 	.word	0x40007000

080012c4 <main>:
{
 80012c4:	b508      	push	{r3, lr}
  HAL_Init();
 80012c6:	f000 fb37 	bl	8001938 <HAL_Init>
  SystemClock_Config();
 80012ca:	f7ff ffb7 	bl	800123c <SystemClock_Config>
  MX_GPIO_Init();
 80012ce:	f7ff ff59 	bl	8001184 <MX_GPIO_Init>
  MX_DMA_Init();
 80012d2:	f7ff febd 	bl	8001050 <MX_DMA_Init>
  MX_CRC_Init();
 80012d6:	f7ff fe93 	bl	8001000 <MX_CRC_Init>
  MX_SPI1_Init();
 80012da:	f000 f817 	bl	800130c <MX_SPI1_Init>
  MX_SPI2_Init();
 80012de:	f000 f837 	bl	8001350 <MX_SPI2_Init>
  MX_TIM1_Init();
 80012e2:	f000 fa09 	bl	80016f8 <MX_TIM1_Init>
  MX_SPI3_Init();
 80012e6:	f000 f855 	bl	8001394 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80012ea:	f000 fa55 	bl	8001798 <MX_USART1_UART_Init>
  MX_FREERTOS_Init();
 80012ee:	f7ff ff11 	bl	8001114 <MX_FREERTOS_Init>
  osKernelStart();
 80012f2:	f002 fe4d 	bl	8003f90 <osKernelStart>
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <main+0x32>

080012f8 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 80012f8:	6803      	ldr	r3, [r0, #0]
 80012fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012fe:	d101      	bne.n	8001304 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001300:	f000 bb34 	b.w	800196c <HAL_IncTick>
}
 8001304:	4770      	bx	lr

08001306 <Error_Handler>:
 8001306:	b672      	cpsid	i
  while (1)
 8001308:	e7fe      	b.n	8001308 <Error_Handler+0x2>
	...

0800130c <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800130c:	480e      	ldr	r0, [pc, #56]	; (8001348 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <MX_SPI1_Init+0x40>)
{
 8001310:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001312:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001316:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800131a:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800131c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001320:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001324:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001328:	f44f 7100 	mov.w	r1, #512	; 0x200
 800132c:	2218      	movs	r2, #24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001330:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001332:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001336:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001338:	f001 f988 	bl	800264c <HAL_SPI_Init>
 800133c:	b118      	cbz	r0, 8001346 <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800133e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001342:	f7ff bfe0 	b.w	8001306 <Error_Handler>
}
 8001346:	bd08      	pop	{r3, pc}
 8001348:	200004ac 	.word	0x200004ac
 800134c:	40013000 	.word	0x40013000

08001350 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001350:	480e      	ldr	r0, [pc, #56]	; (800138c <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001352:	4a0f      	ldr	r2, [pc, #60]	; (8001390 <MX_SPI2_Init+0x40>)
{
 8001354:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001356:	f44f 7382 	mov.w	r3, #260	; 0x104
 800135a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800135e:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001360:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001364:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001368:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800136c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001370:	2218      	movs	r2, #24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001372:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001374:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001376:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 800137a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800137c:	f001 f966 	bl	800264c <HAL_SPI_Init>
 8001380:	b118      	cbz	r0, 800138a <MX_SPI2_Init+0x3a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001382:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001386:	f7ff bfbe 	b.w	8001306 <Error_Handler>
}
 800138a:	bd08      	pop	{r3, pc}
 800138c:	20000504 	.word	0x20000504
 8001390:	40003800 	.word	0x40003800

08001394 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001394:	480e      	ldr	r0, [pc, #56]	; (80013d0 <MX_SPI3_Init+0x3c>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001396:	4a0f      	ldr	r2, [pc, #60]	; (80013d4 <MX_SPI3_Init+0x40>)
{
 8001398:	b508      	push	{r3, lr}
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800139a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800139e:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013a2:	2300      	movs	r3, #0
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013a4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013a8:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b4:	2218      	movs	r2, #24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80013b8:	230a      	movs	r3, #10
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013ba:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 10;
 80013be:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013c0:	f001 f944 	bl	800264c <HAL_SPI_Init>
 80013c4:	b118      	cbz	r0, 80013ce <MX_SPI3_Init+0x3a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013ca:	f7ff bf9c 	b.w	8001306 <Error_Handler>
}
 80013ce:	bd08      	pop	{r3, pc}
 80013d0:	2000055c 	.word	0x2000055c
 80013d4:	40003c00 	.word	0x40003c00

080013d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013da:	4604      	mov	r4, r0
 80013dc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	2214      	movs	r2, #20
 80013e0:	2100      	movs	r1, #0
 80013e2:	a807      	add	r0, sp, #28
 80013e4:	f004 fc7a 	bl	8005cdc <memset>
  if(spiHandle->Instance==SPI1)
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	4a46      	ldr	r2, [pc, #280]	; (8001504 <HAL_SPI_MspInit+0x12c>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d12b      	bne.n	8001448 <HAL_SPI_MspInit+0x70>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013f0:	4b45      	ldr	r3, [pc, #276]	; (8001508 <HAL_SPI_MspInit+0x130>)
 80013f2:	2400      	movs	r4, #0
 80013f4:	9400      	str	r4, [sp, #0]
 80013f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80013fc:	645a      	str	r2, [r3, #68]	; 0x44
 80013fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001400:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001404:	9200      	str	r2, [sp, #0]
 8001406:	9a00      	ldr	r2, [sp, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001408:	9401      	str	r4, [sp, #4]
 800140a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140c:	f042 0201 	orr.w	r2, r2, #1
 8001410:	631a      	str	r2, [r3, #48]	; 0x30
 8001412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	9b01      	ldr	r3, [sp, #4]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	20e0      	movs	r0, #224	; 0xe0
 800141e:	2302      	movs	r3, #2
 8001420:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001424:	2505      	movs	r5, #5
 8001426:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	4838      	ldr	r0, [pc, #224]	; (800150c <HAL_SPI_MspInit+0x134>)
 800142a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800142c:	e9cd 350a 	strd	r3, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f000 fd02 	bl	8001e38 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001434:	2023      	movs	r0, #35	; 0x23
 8001436:	4622      	mov	r2, r4
 8001438:	4629      	mov	r1, r5
 800143a:	f000 facf 	bl	80019dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800143e:	2023      	movs	r0, #35	; 0x23
 8001440:	f000 fafe 	bl	8001a40 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001444:	b00d      	add	sp, #52	; 0x34
 8001446:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(spiHandle->Instance==SPI2)
 8001448:	4a31      	ldr	r2, [pc, #196]	; (8001510 <HAL_SPI_MspInit+0x138>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d123      	bne.n	8001496 <HAL_SPI_MspInit+0xbe>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800144e:	4b2e      	ldr	r3, [pc, #184]	; (8001508 <HAL_SPI_MspInit+0x130>)
 8001450:	2100      	movs	r1, #0
 8001452:	9102      	str	r1, [sp, #8]
 8001454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800145a:	641a      	str	r2, [r3, #64]	; 0x40
 800145c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800145e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001462:	9202      	str	r2, [sp, #8]
 8001464:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001466:	9103      	str	r1, [sp, #12]
 8001468:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800146a:	f042 0202 	orr.w	r2, r2, #2
 800146e:	631a      	str	r2, [r3, #48]	; 0x30
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	9303      	str	r3, [sp, #12]
 8001478:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800147e:	2302      	movs	r3, #2
 8001480:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001484:	2103      	movs	r1, #3
 8001486:	2305      	movs	r3, #5
 8001488:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148c:	4821      	ldr	r0, [pc, #132]	; (8001514 <HAL_SPI_MspInit+0x13c>)
 800148e:	a907      	add	r1, sp, #28
 8001490:	f000 fcd2 	bl	8001e38 <HAL_GPIO_Init>
}
 8001494:	e7d6      	b.n	8001444 <HAL_SPI_MspInit+0x6c>
  else if(spiHandle->Instance==SPI3)
 8001496:	4a20      	ldr	r2, [pc, #128]	; (8001518 <HAL_SPI_MspInit+0x140>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d1d3      	bne.n	8001444 <HAL_SPI_MspInit+0x6c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <HAL_SPI_MspInit+0x130>)
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 800149e:	481b      	ldr	r0, [pc, #108]	; (800150c <HAL_SPI_MspInit+0x134>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014a0:	2400      	movs	r4, #0
 80014a2:	9404      	str	r4, [sp, #16]
 80014a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014aa:	641a      	str	r2, [r3, #64]	; 0x40
 80014ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014ae:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80014b2:	9204      	str	r2, [sp, #16]
 80014b4:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	9405      	str	r4, [sp, #20]
 80014b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ba:	f042 0201 	orr.w	r2, r2, #1
 80014be:	631a      	str	r2, [r3, #48]	; 0x30
 80014c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014c2:	f002 0201 	and.w	r2, r2, #1
 80014c6:	9205      	str	r2, [sp, #20]
 80014c8:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	9406      	str	r4, [sp, #24]
 80014cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ce:	f042 0202 	orr.w	r2, r2, #2
 80014d2:	631a      	str	r2, [r3, #48]	; 0x30
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	9306      	str	r3, [sp, #24]
 80014dc:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2702      	movs	r7, #2
 80014e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014e4:	2603      	movs	r6, #3
 80014e6:	2506      	movs	r5, #6
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014e8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ee:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f000 fca1 	bl	8001e38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_CLK_Pin|TP_MISO_Pin|TP_MOSI_Pin;
 80014f6:	2338      	movs	r3, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fc:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001500:	950b      	str	r5, [sp, #44]	; 0x2c
 8001502:	e7c3      	b.n	800148c <HAL_SPI_MspInit+0xb4>
 8001504:	40013000 	.word	0x40013000
 8001508:	40023800 	.word	0x40023800
 800150c:	40020000 	.word	0x40020000
 8001510:	40003800 	.word	0x40003800
 8001514:	40020400 	.word	0x40020400
 8001518:	40003c00 	.word	0x40003c00

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151e:	4b0e      	ldr	r3, [pc, #56]	; (8001558 <HAL_MspInit+0x3c>)
 8001520:	2200      	movs	r2, #0
 8001522:	9200      	str	r2, [sp, #0]
 8001524:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001526:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800152a:	6459      	str	r1, [r3, #68]	; 0x44
 800152c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800152e:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001532:	9100      	str	r1, [sp, #0]
 8001534:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	9201      	str	r2, [sp, #4]
 8001538:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800153a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800153e:	6419      	str	r1, [r3, #64]	; 0x40
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800154a:	210f      	movs	r1, #15
 800154c:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001550:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001552:	f000 ba43 	b.w	80019dc <HAL_NVIC_SetPriority>
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800

0800155c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800155c:	b570      	push	{r4, r5, r6, lr}
 800155e:	b088      	sub	sp, #32
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001560:	2300      	movs	r3, #0
 8001562:	9302      	str	r3, [sp, #8]
 8001564:	4b20      	ldr	r3, [pc, #128]	; (80015e8 <HAL_InitTick+0x8c>)
 8001566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001568:	f042 0201 	orr.w	r2, r2, #1
 800156c:	641a      	str	r2, [r3, #64]	; 0x40
 800156e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001570:	f003 0301 	and.w	r3, r3, #1
 8001574:	9302      	str	r3, [sp, #8]
{
 8001576:	4605      	mov	r5, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001578:	a901      	add	r1, sp, #4
 800157a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 800157c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800157e:	f000 ffc5 	bl	800250c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001582:	9b06      	ldr	r3, [sp, #24]
 8001584:	bb53      	cbnz	r3, 80015dc <HAL_InitTick+0x80>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001586:	f000 ffa1 	bl	80024cc <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800158a:	4e18      	ldr	r6, [pc, #96]	; (80015ec <HAL_InitTick+0x90>)
 800158c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001590:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001592:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001596:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_InitTick+0x94>)
 800159a:	fbb0 f3f3 	udiv	r3, r0, r3
 800159e:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 80015a0:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 80015a2:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015aa:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 80015ac:	f001 fc36 	bl	8002e1c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80015b0:	4604      	mov	r4, r0
 80015b2:	b980      	cbnz	r0, 80015d6 <HAL_InitTick+0x7a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80015b4:	4630      	mov	r0, r6
 80015b6:	f001 fb0b 	bl	8002bd0 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80015ba:	4604      	mov	r4, r0
 80015bc:	b958      	cbnz	r0, 80015d6 <HAL_InitTick+0x7a>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015be:	201c      	movs	r0, #28
 80015c0:	f000 fa3e 	bl	8001a40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c4:	2d0f      	cmp	r5, #15
 80015c6:	d80d      	bhi.n	80015e4 <HAL_InitTick+0x88>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80015c8:	4622      	mov	r2, r4
 80015ca:	4629      	mov	r1, r5
 80015cc:	201c      	movs	r0, #28
 80015ce:	f000 fa05 	bl	80019dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <HAL_InitTick+0x98>)
 80015d4:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 80015d6:	4620      	mov	r0, r4
 80015d8:	b008      	add	sp, #32
 80015da:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015dc:	f000 ff76 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80015e0:	0040      	lsls	r0, r0, #1
 80015e2:	e7d2      	b.n	800158a <HAL_InitTick+0x2e>
        status = HAL_ERROR;
 80015e4:	2401      	movs	r4, #1
 80015e6:	e7f6      	b.n	80015d6 <HAL_InitTick+0x7a>
 80015e8:	40023800 	.word	0x40023800
 80015ec:	200005b4 	.word	0x200005b4
 80015f0:	000f4240 	.word	0x000f4240
 80015f4:	20000008 	.word	0x20000008

080015f8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <NMI_Handler>

080015fa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <HardFault_Handler>

080015fc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <MemManage_Handler>

080015fe <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fe:	e7fe      	b.n	80015fe <BusFault_Handler>

08001600 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <UsageFault_Handler>

08001602 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001602:	4770      	bx	lr

08001604 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001604:	4801      	ldr	r0, [pc, #4]	; (800160c <TIM2_IRQHandler+0x8>)
 8001606:	f001 bb19 	b.w	8002c3c <HAL_TIM_IRQHandler>
 800160a:	bf00      	nop
 800160c:	200005b4 	.word	0x200005b4

08001610 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001610:	4801      	ldr	r0, [pc, #4]	; (8001618 <SPI1_IRQHandler+0x8>)
 8001612:	f001 ba15 	b.w	8002a40 <HAL_SPI_IRQHandler>
 8001616:	bf00      	nop
 8001618:	200004ac 	.word	0x200004ac

0800161c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800161c:	4801      	ldr	r0, [pc, #4]	; (8001624 <USART1_IRQHandler+0x8>)
 800161e:	f001 bebf 	b.w	80033a0 <HAL_UART_IRQHandler>
 8001622:	bf00      	nop
 8001624:	20000770 	.word	0x20000770

08001628 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001628:	4801      	ldr	r0, [pc, #4]	; (8001630 <DMA2_Stream7_IRQHandler+0x8>)
 800162a:	f000 bb47 	b.w	8001cbc <HAL_DMA_IRQHandler>
 800162e:	bf00      	nop
 8001630:	20000710 	.word	0x20000710

08001634 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001634:	2001      	movs	r0, #1
 8001636:	4770      	bx	lr

08001638 <_kill>:

int _kill(int pid, int sig)
{
 8001638:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800163a:	f004 fbf7 	bl	8005e2c <__errno>
 800163e:	2316      	movs	r3, #22
 8001640:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001642:	f04f 30ff 	mov.w	r0, #4294967295
 8001646:	bd08      	pop	{r3, pc}

08001648 <_exit>:

void _exit (int status)
{
 8001648:	b508      	push	{r3, lr}
  errno = EINVAL;
 800164a:	f004 fbef 	bl	8005e2c <__errno>
 800164e:	2316      	movs	r3, #22
 8001650:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001652:	e7fe      	b.n	8001652 <_exit+0xa>

08001654 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001654:	b570      	push	{r4, r5, r6, lr}
 8001656:	460d      	mov	r5, r1
 8001658:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	460e      	mov	r6, r1
 800165c:	1b73      	subs	r3, r6, r5
 800165e:	429c      	cmp	r4, r3
 8001660:	dc01      	bgt.n	8001666 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001662:	4620      	mov	r0, r4
 8001664:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001666:	f3af 8000 	nop.w
 800166a:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166e:	e7f5      	b.n	800165c <_read+0x8>

08001670 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001670:	b570      	push	{r4, r5, r6, lr}
 8001672:	460d      	mov	r5, r1
 8001674:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001676:	460e      	mov	r6, r1
 8001678:	1b73      	subs	r3, r6, r5
 800167a:	429c      	cmp	r4, r3
 800167c:	dc01      	bgt.n	8001682 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800167e:	4620      	mov	r0, r4
 8001680:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8001682:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001686:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168a:	e7f5      	b.n	8001678 <_write+0x8>

0800168c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	4770      	bx	lr

08001692 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001692:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001696:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001698:	2000      	movs	r0, #0
 800169a:	4770      	bx	lr

0800169c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800169c:	2001      	movs	r0, #1
 800169e:	4770      	bx	lr

080016a0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80016a0:	2000      	movs	r0, #0
 80016a2:	4770      	bx	lr

080016a4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a4:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <_sbrk+0x30>)
 80016a6:	6811      	ldr	r1, [r2, #0]
{
 80016a8:	b510      	push	{r4, lr}
 80016aa:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80016ac:	b909      	cbnz	r1, 80016b2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80016ae:	490a      	ldr	r1, [pc, #40]	; (80016d8 <_sbrk+0x34>)
 80016b0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b2:	6810      	ldr	r0, [r2, #0]
 80016b4:	4909      	ldr	r1, [pc, #36]	; (80016dc <_sbrk+0x38>)
 80016b6:	4c0a      	ldr	r4, [pc, #40]	; (80016e0 <_sbrk+0x3c>)
 80016b8:	4403      	add	r3, r0
 80016ba:	1b09      	subs	r1, r1, r4
 80016bc:	428b      	cmp	r3, r1
 80016be:	d906      	bls.n	80016ce <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80016c0:	f004 fbb4 	bl	8005e2c <__errno>
 80016c4:	230c      	movs	r3, #12
 80016c6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80016cc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80016ce:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80016d0:	e7fc      	b.n	80016cc <_sbrk+0x28>
 80016d2:	bf00      	nop
 80016d4:	200005fc 	.word	0x200005fc
 80016d8:	20004658 	.word	0x20004658
 80016dc:	20020000 	.word	0x20020000
 80016e0:	00000400 	.word	0x00000400

080016e4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e4:	4a03      	ldr	r2, [pc, #12]	; (80016f4 <SystemInit+0x10>)
 80016e6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80016ea:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016ee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f2:	4770      	bx	lr
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fa:	2210      	movs	r2, #16
 80016fc:	2100      	movs	r1, #0
 80016fe:	a802      	add	r0, sp, #8
 8001700:	f004 faec 	bl	8005cdc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001704:	4816      	ldr	r0, [pc, #88]	; (8001760 <MX_TIM1_Init+0x68>)
  htim1.Init.Prescaler = 10000;
 8001706:	4917      	ldr	r1, [pc, #92]	; (8001764 <MX_TIM1_Init+0x6c>)
 8001708:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 10000;
 800170e:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001712:	f64f 7cff 	movw	ip, #65535	; 0xffff
 8001716:	f44f 7280 	mov.w	r2, #256	; 0x100
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171a:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800171e:	e9c0 c203 	strd	ip, r2, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001726:	6083      	str	r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001728:	f001 fb78 	bl	8002e1c <HAL_TIM_Base_Init>
 800172c:	b108      	cbz	r0, 8001732 <MX_TIM1_Init+0x3a>
  {
    Error_Handler();
 800172e:	f7ff fdea 	bl	8001306 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001736:	480a      	ldr	r0, [pc, #40]	; (8001760 <MX_TIM1_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800173a:	a902      	add	r1, sp, #8
 800173c:	f001 fba4 	bl	8002e88 <HAL_TIM_ConfigClockSource>
 8001740:	b108      	cbz	r0, 8001746 <MX_TIM1_Init+0x4e>
  {
    Error_Handler();
 8001742:	f7ff fde0 	bl	8001306 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001746:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001748:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_TIM1_Init+0x68>)
 800174a:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174c:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001750:	f001 fc34 	bl	8002fbc <HAL_TIMEx_MasterConfigSynchronization>
 8001754:	b108      	cbz	r0, 800175a <MX_TIM1_Init+0x62>
  {
    Error_Handler();
 8001756:	f7ff fdd6 	bl	8001306 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800175a:	b007      	add	sp, #28
 800175c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001760:	20000600 	.word	0x20000600
 8001764:	40010000 	.word	0x40010000

08001768 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8001768:	6802      	ldr	r2, [r0, #0]
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <HAL_TIM_Base_MspInit+0x28>)
 800176c:	429a      	cmp	r2, r3
{
 800176e:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 8001770:	d10b      	bne.n	800178a <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	9301      	str	r3, [sp, #4]
 8001776:	4b07      	ldr	r3, [pc, #28]	; (8001794 <HAL_TIM_Base_MspInit+0x2c>)
 8001778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800177a:	f042 0201 	orr.w	r2, r2, #1
 800177e:	645a      	str	r2, [r3, #68]	; 0x44
 8001780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800178a:	b002      	add	sp, #8
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40010000 	.word	0x40010000
 8001794:	40023800 	.word	0x40023800

08001798 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001798:	480b      	ldr	r0, [pc, #44]	; (80017c8 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 800179a:	4a0c      	ldr	r2, [pc, #48]	; (80017cc <MX_USART1_UART_Init+0x34>)
{
 800179c:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 800179e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80017a2:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017a6:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017a8:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017b2:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017b6:	f001 fcc5 	bl	8003144 <HAL_UART_Init>
 80017ba:	b118      	cbz	r0, 80017c4 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80017c0:	f7ff bda1 	b.w	8001306 <Error_Handler>
}
 80017c4:	bd08      	pop	{r3, pc}
 80017c6:	bf00      	nop
 80017c8:	20000770 	.word	0x20000770
 80017cc:	40011000 	.word	0x40011000

080017d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017d0:	b570      	push	{r4, r5, r6, lr}
 80017d2:	4606      	mov	r6, r0
 80017d4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	2214      	movs	r2, #20
 80017d8:	2100      	movs	r1, #0
 80017da:	a803      	add	r0, sp, #12
 80017dc:	f004 fa7e 	bl	8005cdc <memset>
  if(uartHandle->Instance==USART1)
 80017e0:	6832      	ldr	r2, [r6, #0]
 80017e2:	4b25      	ldr	r3, [pc, #148]	; (8001878 <HAL_UART_MspInit+0xa8>)
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d144      	bne.n	8001872 <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e8:	2500      	movs	r5, #0
 80017ea:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80017ee:	9501      	str	r5, [sp, #4]
 80017f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f2:	4822      	ldr	r0, [pc, #136]	; (800187c <HAL_UART_MspInit+0xac>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80017f4:	4c22      	ldr	r4, [pc, #136]	; (8001880 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80017f6:	f042 0210 	orr.w	r2, r2, #16
 80017fa:	645a      	str	r2, [r3, #68]	; 0x44
 80017fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017fe:	f002 0210 	and.w	r2, r2, #16
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	9502      	str	r5, [sp, #8]
 8001808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800180a:	f042 0201 	orr.w	r2, r2, #1
 800180e:	631a      	str	r2, [r3, #48]	; 0x30
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800181e:	2302      	movs	r3, #2
 8001820:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001824:	2103      	movs	r1, #3
 8001826:	2307      	movs	r3, #7
 8001828:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182c:	a903      	add	r1, sp, #12
 800182e:	f000 fb03 	bl	8001e38 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001832:	4814      	ldr	r0, [pc, #80]	; (8001884 <HAL_UART_MspInit+0xb4>)
 8001834:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001838:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800183c:	2340      	movs	r3, #64	; 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800183e:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001842:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001844:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001848:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800184c:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001850:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001854:	f000 f928 	bl	8001aa8 <HAL_DMA_Init>
 8001858:	b108      	cbz	r0, 800185e <HAL_UART_MspInit+0x8e>
    {
      Error_Handler();
 800185a:	f7ff fd54 	bl	8001306 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800185e:	6374      	str	r4, [r6, #52]	; 0x34

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001860:	2025      	movs	r0, #37	; 0x25
 8001862:	2200      	movs	r2, #0
 8001864:	2105      	movs	r1, #5
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001866:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001868:	f000 f8b8 	bl	80019dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800186c:	2025      	movs	r0, #37	; 0x25
 800186e:	f000 f8e7 	bl	8001a40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001872:	b008      	add	sp, #32
 8001874:	bd70      	pop	{r4, r5, r6, pc}
 8001876:	bf00      	nop
 8001878:	40011000 	.word	0x40011000
 800187c:	40020000 	.word	0x40020000
 8001880:	20000710 	.word	0x20000710
 8001884:	400264b8 	.word	0x400264b8

08001888 <USART1_Printf>:
 * @param ... 
 *
 * @return 
 */
int USART1_Printf(const char *format, ...)
{
 8001888:	b40f      	push	{r0, r1, r2, r3}
 800188a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  va_list arg;
  static char SendBuff[200] = {0};
  int rv;
  while (!usart_dma_tx_over); // DMA??
 800188c:	4d0c      	ldr	r5, [pc, #48]	; (80018c0 <USART1_Printf+0x38>)
 800188e:	782b      	ldrb	r3, [r5, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0fc      	beq.n	800188e <USART1_Printf+0x6>
  //for (volatile uint16_t i = 0; i < 5000 && (!usart_dma_tx_over); i++);  // DMA??

  // ?
  va_start(arg, format);
 8001894:	ab07      	add	r3, sp, #28
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 8001896:	9a06      	ldr	r2, [sp, #24]
 8001898:	480a      	ldr	r0, [pc, #40]	; (80018c4 <USART1_Printf+0x3c>)
  va_start(arg, format);
 800189a:	9301      	str	r3, [sp, #4]
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 800189c:	21c8      	movs	r1, #200	; 0xc8
 800189e:	f004 fa0f 	bl	8005cc0 <vsniprintf>
  va_end(arg);

  usart_dma_tx_over = 0;                                   // ?0?1
 80018a2:	2300      	movs	r3, #0
  rv = vsnprintf((char *)SendBuff, sizeof(SendBuff), (char *)format, arg);
 80018a4:	4604      	mov	r4, r0
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)SendBuff, rv); // DMA??
 80018a6:	b282      	uxth	r2, r0
 80018a8:	4906      	ldr	r1, [pc, #24]	; (80018c4 <USART1_Printf+0x3c>)
 80018aa:	4807      	ldr	r0, [pc, #28]	; (80018c8 <USART1_Printf+0x40>)
  usart_dma_tx_over = 0;                                   // ?0?1
 80018ac:	702b      	strb	r3, [r5, #0]
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)SendBuff, rv); // DMA??
 80018ae:	f001 fc77 	bl	80031a0 <HAL_UART_Transmit_DMA>

  return rv;
}
 80018b2:	4620      	mov	r0, r4
 80018b4:	b003      	add	sp, #12
 80018b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80018ba:	b004      	add	sp, #16
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000004 	.word	0x20000004
 80018c4:	20000648 	.word	0x20000648
 80018c8:	20000770 	.word	0x20000770

080018cc <HAL_UART_TxCpltCallback>:
 * @param huart UART
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  // ?UART
  if (huart->Instance == USART1)
 80018cc:	6802      	ldr	r2, [r0, #0]
 80018ce:	4b03      	ldr	r3, [pc, #12]	; (80018dc <HAL_UART_TxCpltCallback+0x10>)
 80018d0:	429a      	cmp	r2, r3
  {
    usart_dma_tx_over = 1;
 80018d2:	bf02      	ittt	eq
 80018d4:	4b02      	ldreq	r3, [pc, #8]	; (80018e0 <HAL_UART_TxCpltCallback+0x14>)
 80018d6:	2201      	moveq	r2, #1
 80018d8:	701a      	strbeq	r2, [r3, #0]
  }
}
 80018da:	4770      	bx	lr
 80018dc:	40011000 	.word	0x40011000
 80018e0:	20000004 	.word	0x20000004

080018e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800191c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018e8:	480d      	ldr	r0, [pc, #52]	; (8001920 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018ea:	490e      	ldr	r1, [pc, #56]	; (8001924 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018ec:	4a0e      	ldr	r2, [pc, #56]	; (8001928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a0b      	ldr	r2, [pc, #44]	; (800192c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001900:	4c0b      	ldr	r4, [pc, #44]	; (8001930 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800190e:	f7ff fee9 	bl	80016e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001912:	f004 fa91 	bl	8005e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001916:	f7ff fcd5 	bl	80012c4 <main>
  bx  lr    
 800191a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800191c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001924:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001928:	08009da0 	.word	0x08009da0
  ldr r2, =_sbss
 800192c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001930:	20004654 	.word	0x20004654

08001934 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001934:	e7fe      	b.n	8001934 <ADC_IRQHandler>
	...

08001938 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001938:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_Init+0x30>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001942:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800194a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001952:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 f82f 	bl	80019b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195a:	200f      	movs	r0, #15
 800195c:	f7ff fdfe 	bl	800155c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001960:	f7ff fddc 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001964:	2000      	movs	r0, #0
 8001966:	bd08      	pop	{r3, pc}
 8001968:	40023c00 	.word	0x40023c00

0800196c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800196c:	4a03      	ldr	r2, [pc, #12]	; (800197c <HAL_IncTick+0x10>)
 800196e:	4b04      	ldr	r3, [pc, #16]	; (8001980 <HAL_IncTick+0x14>)
 8001970:	6811      	ldr	r1, [r2, #0]
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	440b      	add	r3, r1
 8001976:	6013      	str	r3, [r2, #0]
}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	200007b4 	.word	0x200007b4
 8001980:	20000005 	.word	0x20000005

08001984 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001984:	4b01      	ldr	r3, [pc, #4]	; (800198c <HAL_GetTick+0x8>)
 8001986:	6818      	ldr	r0, [r3, #0]
}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	200007b4 	.word	0x200007b4

08001990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001990:	b538      	push	{r3, r4, r5, lr}
 8001992:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001994:	f7ff fff6 	bl	8001984 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001998:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800199a:	bf1c      	itt	ne
 800199c:	4b05      	ldrne	r3, [pc, #20]	; (80019b4 <HAL_Delay+0x24>)
 800199e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80019a0:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80019a2:	bf18      	it	ne
 80019a4:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019a6:	f7ff ffed 	bl	8001984 <HAL_GetTick>
 80019aa:	1b43      	subs	r3, r0, r5
 80019ac:	42a3      	cmp	r3, r4
 80019ae:	d3fa      	bcc.n	80019a6 <HAL_Delay+0x16>
  {
  }
}
 80019b0:	bd38      	pop	{r3, r4, r5, pc}
 80019b2:	bf00      	nop
 80019b4:	20000005 	.word	0x20000005

080019b8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80019ba:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019bc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80019d4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80019d6:	4770      	bx	lr
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019de:	b530      	push	{r4, r5, lr}
 80019e0:	68dc      	ldr	r4, [r3, #12]
 80019e2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ea:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ec:	2b04      	cmp	r3, #4
 80019ee:	bf28      	it	cs
 80019f0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f8:	bf8c      	ite	hi
 80019fa:	3c03      	subhi	r4, #3
 80019fc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019fe:	fa05 f303 	lsl.w	r3, r5, r3
 8001a02:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a06:	40a5      	lsls	r5, r4
 8001a08:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001a0e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	bfac      	ite	ge
 8001a16:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1a:	4a08      	ldrlt	r2, [pc, #32]	; (8001a3c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a20:	bfb8      	it	lt
 8001a22:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	bfaa      	itet	ge
 8001a2a:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a30:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001a34:	bd30      	pop	{r4, r5, pc}
 8001a36:	bf00      	nop
 8001a38:	e000ed00 	.word	0xe000ed00
 8001a3c:	e000ed14 	.word	0xe000ed14

08001a40 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001a40:	2800      	cmp	r0, #0
 8001a42:	db07      	blt.n	8001a54 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a44:	0941      	lsrs	r1, r0, #5
 8001a46:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <HAL_NVIC_EnableIRQ+0x18>)
 8001a48:	f000 001f 	and.w	r0, r0, #31
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	4083      	lsls	r3, r0
 8001a50:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001a5c:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a5e:	4604      	mov	r4, r0
 8001a60:	b150      	cbz	r0, 8001a78 <HAL_CRC_Init+0x1c>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a62:	7943      	ldrb	r3, [r0, #5]
 8001a64:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a68:	b913      	cbnz	r3, 8001a70 <HAL_CRC_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001a6a:	7102      	strb	r2, [r0, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001a6c:	f7ff fad8 	bl	8001020 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a70:	2301      	movs	r3, #1
 8001a72:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001a74:	2000      	movs	r0, #0
}
 8001a76:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a78:	2001      	movs	r0, #1
 8001a7a:	e7fc      	b.n	8001a76 <HAL_CRC_Init+0x1a>

08001a7c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a7c:	6803      	ldr	r3, [r0, #0]
{
 8001a7e:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a84:	4c07      	ldr	r4, [pc, #28]	; (8001aa4 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001a8a:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8001a8e:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a90:	bf88      	it	hi
 8001a92:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a94:	2118      	movs	r1, #24
 8001a96:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a9a:	5c61      	ldrb	r1, [r4, r1]
 8001a9c:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a9e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd10      	pop	{r4, pc}
 8001aa4:	080096ab 	.word	0x080096ab

08001aa8 <HAL_DMA_Init>:
{
 8001aa8:	b570      	push	{r4, r5, r6, lr}
 8001aaa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001aac:	f7ff ff6a 	bl	8001984 <HAL_GetTick>
 8001ab0:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001ab2:	2c00      	cmp	r4, #0
 8001ab4:	d071      	beq.n	8001b9a <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001abc:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ac4:	6813      	ldr	r3, [r2, #0]
 8001ac6:	f023 0301 	bic.w	r3, r3, #1
 8001aca:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001acc:	6822      	ldr	r2, [r4, #0]
 8001ace:	6813      	ldr	r3, [r2, #0]
 8001ad0:	07d8      	lsls	r0, r3, #31
 8001ad2:	d42e      	bmi.n	8001b32 <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8001ad4:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ad6:	4832      	ldr	r0, [pc, #200]	; (8001ba0 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad8:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ada:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001adc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001ae0:	432b      	orrs	r3, r5
 8001ae2:	68e5      	ldr	r5, [r4, #12]
 8001ae4:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae6:	6925      	ldr	r5, [r4, #16]
 8001ae8:	432b      	orrs	r3, r5
 8001aea:	6965      	ldr	r5, [r4, #20]
 8001aec:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aee:	69e5      	ldr	r5, [r4, #28]
 8001af0:	430b      	orrs	r3, r1
 8001af2:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001af4:	6a25      	ldr	r5, [r4, #32]
 8001af6:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001af8:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001afa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001afc:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001afe:	bf02      	ittt	eq
 8001b00:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8001b04:	4335      	orreq	r5, r6
 8001b06:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001b08:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8001b0a:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b0c:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b0e:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001b12:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b16:	d132      	bne.n	8001b7e <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8001b18:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b1a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001b1c:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b1e:	b375      	cbz	r5, 8001b7e <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b20:	b991      	cbnz	r1, 8001b48 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 8001b22:	2801      	cmp	r0, #1
 8001b24:	d020      	beq.n	8001b68 <HAL_DMA_Init+0xc0>
 8001b26:	f030 0102 	bics.w	r1, r0, #2
 8001b2a:	d128      	bne.n	8001b7e <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b2c:	01e9      	lsls	r1, r5, #7
 8001b2e:	d526      	bpl.n	8001b7e <HAL_DMA_Init+0xd6>
 8001b30:	e01d      	b.n	8001b6e <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b32:	f7ff ff27 	bl	8001984 <HAL_GetTick>
 8001b36:	1b40      	subs	r0, r0, r5
 8001b38:	2805      	cmp	r0, #5
 8001b3a:	d9c7      	bls.n	8001acc <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b3c:	2320      	movs	r3, #32
 8001b3e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b40:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001b42:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001b46:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b48:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8001b4c:	d113      	bne.n	8001b76 <HAL_DMA_Init+0xce>
    switch (tmp)
 8001b4e:	2803      	cmp	r0, #3
 8001b50:	d815      	bhi.n	8001b7e <HAL_DMA_Init+0xd6>
 8001b52:	a101      	add	r1, pc, #4	; (adr r1, 8001b58 <HAL_DMA_Init+0xb0>)
 8001b54:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8001b58:	08001b6f 	.word	0x08001b6f
 8001b5c:	08001b2d 	.word	0x08001b2d
 8001b60:	08001b6f 	.word	0x08001b6f
 8001b64:	08001b69 	.word	0x08001b69
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b68:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001b6c:	d107      	bne.n	8001b7e <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b6e:	2340      	movs	r3, #64	; 0x40
 8001b70:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001b72:	2001      	movs	r0, #1
 8001b74:	e7e5      	b.n	8001b42 <HAL_DMA_Init+0x9a>
    switch (tmp)
 8001b76:	2802      	cmp	r0, #2
 8001b78:	d9f9      	bls.n	8001b6e <HAL_DMA_Init+0xc6>
 8001b7a:	2803      	cmp	r0, #3
 8001b7c:	d0d6      	beq.n	8001b2c <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 8001b7e:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b80:	4620      	mov	r0, r4
 8001b82:	f7ff ff7b 	bl	8001a7c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b86:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b88:	233f      	movs	r3, #63	; 0x3f
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b8e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001b90:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b92:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001b94:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001b98:	e7d5      	b.n	8001b46 <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	e7d3      	b.n	8001b46 <HAL_DMA_Init+0x9e>
 8001b9e:	bf00      	nop
 8001ba0:	f010803f 	.word	0xf010803f

08001ba4 <HAL_DMA_Start_IT>:
{
 8001ba4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001ba6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001baa:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001bac:	2c01      	cmp	r4, #1
 8001bae:	d031      	beq.n	8001c14 <HAL_DMA_Start_IT+0x70>
 8001bb0:	2401      	movs	r4, #1
 8001bb2:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bb6:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8001bba:	2c01      	cmp	r4, #1
 8001bbc:	f04f 0500 	mov.w	r5, #0
 8001bc0:	f04f 0402 	mov.w	r4, #2
 8001bc4:	d124      	bne.n	8001c10 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bc6:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001bca:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bcc:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001bce:	6825      	ldr	r5, [r4, #0]
 8001bd0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001bd4:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001bd6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bd8:	6883      	ldr	r3, [r0, #8]
 8001bda:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001bdc:	bf0e      	itee	eq
 8001bde:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001be0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001be2:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001be4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001be6:	bf08      	it	eq
 8001be8:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bea:	233f      	movs	r3, #63	; 0x3f
 8001bec:	4093      	lsls	r3, r2
 8001bee:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	f043 0316 	orr.w	r3, r3, #22
 8001bf6:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001bf8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001bfa:	b11b      	cbz	r3, 8001c04 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	f043 0308 	orr.w	r3, r3, #8
 8001c02:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001c04:	6823      	ldr	r3, [r4, #0]
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0c:	2000      	movs	r0, #0
}
 8001c0e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001c10:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001c14:	2002      	movs	r0, #2
 8001c16:	e7fa      	b.n	8001c0e <HAL_DMA_Start_IT+0x6a>

08001c18 <HAL_DMA_Abort>:
{
 8001c18:	b570      	push	{r4, r5, r6, lr}
 8001c1a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c1c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001c1e:	f7ff feb1 	bl	8001984 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c22:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001c26:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8001c28:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c2a:	d006      	beq.n	8001c3a <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001c30:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001c32:	2300      	movs	r3, #0
 8001c34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	f022 0216 	bic.w	r2, r2, #22
 8001c42:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c44:	695a      	ldr	r2, [r3, #20]
 8001c46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c4a:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c4c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001c4e:	b90a      	cbnz	r2, 8001c54 <HAL_DMA_Abort+0x3c>
 8001c50:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001c52:	b11a      	cbz	r2, 8001c5c <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	f022 0208 	bic.w	r2, r2, #8
 8001c5a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	f022 0201 	bic.w	r2, r2, #1
 8001c62:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c64:	6823      	ldr	r3, [r4, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f013 0301 	ands.w	r3, r3, #1
 8001c6c:	d108      	bne.n	8001c80 <HAL_DMA_Abort+0x68>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c6e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001c70:	223f      	movs	r2, #63	; 0x3f
 8001c72:	408a      	lsls	r2, r1
 8001c74:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001c76:	2201      	movs	r2, #1
 8001c78:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  return HAL_OK;
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	e7d8      	b.n	8001c32 <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c80:	f7ff fe80 	bl	8001984 <HAL_GetTick>
 8001c84:	1b40      	subs	r0, r0, r5
 8001c86:	2805      	cmp	r0, #5
 8001c88:	d9ec      	bls.n	8001c64 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c8a:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c8c:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c8e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c90:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001c94:	e7cd      	b.n	8001c32 <HAL_DMA_Abort+0x1a>

08001c96 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c96:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d003      	beq.n	8001ca6 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001ca6:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ca8:	2305      	movs	r3, #5
 8001caa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001cae:	6813      	ldr	r3, [r2, #0]
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001cb6:	2000      	movs	r0, #0
}
 8001cb8:	4770      	bx	lr
	...

08001cbc <HAL_DMA_IRQHandler>:
{
 8001cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cc2:	4b5c      	ldr	r3, [pc, #368]	; (8001e34 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cc4:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cc6:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cc8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001cca:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ccc:	2208      	movs	r2, #8
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	4232      	tst	r2, r6
{
 8001cd2:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cd4:	d00c      	beq.n	8001cf0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cd6:	6801      	ldr	r1, [r0, #0]
 8001cd8:	6808      	ldr	r0, [r1, #0]
 8001cda:	0740      	lsls	r0, r0, #29
 8001cdc:	d508      	bpl.n	8001cf0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cde:	6808      	ldr	r0, [r1, #0]
 8001ce0:	f020 0004 	bic.w	r0, r0, #4
 8001ce4:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ce6:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ce8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001cea:	f042 0201 	orr.w	r2, r2, #1
 8001cee:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	4232      	tst	r2, r6
 8001cf6:	d008      	beq.n	8001d0a <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cf8:	6821      	ldr	r1, [r4, #0]
 8001cfa:	6949      	ldr	r1, [r1, #20]
 8001cfc:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cfe:	bf41      	itttt	mi
 8001d00:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d02:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001d04:	f042 0202 	orrmi.w	r2, r2, #2
 8001d08:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	4232      	tst	r2, r6
 8001d10:	d008      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d12:	6821      	ldr	r1, [r4, #0]
 8001d14:	6809      	ldr	r1, [r1, #0]
 8001d16:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d18:	bf41      	itttt	mi
 8001d1a:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d1c:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001d1e:	f042 0204 	orrmi.w	r2, r2, #4
 8001d22:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d24:	2210      	movs	r2, #16
 8001d26:	409a      	lsls	r2, r3
 8001d28:	4232      	tst	r2, r6
 8001d2a:	d010      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	6819      	ldr	r1, [r3, #0]
 8001d30:	0709      	lsls	r1, r1, #28
 8001d32:	d50c      	bpl.n	8001d4e <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d34:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	0350      	lsls	r0, r2, #13
 8001d3a:	d537      	bpl.n	8001dac <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0319      	lsls	r1, r3, #12
 8001d40:	d401      	bmi.n	8001d46 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001d42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d44:	e000      	b.n	8001d48 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d46:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001d48:	b10b      	cbz	r3, 8001d4e <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001d4a:	4620      	mov	r0, r4
 8001d4c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d4e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001d50:	2220      	movs	r2, #32
 8001d52:	408a      	lsls	r2, r1
 8001d54:	4232      	tst	r2, r6
 8001d56:	d03a      	beq.n	8001dce <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	6818      	ldr	r0, [r3, #0]
 8001d5c:	06c6      	lsls	r6, r0, #27
 8001d5e:	d536      	bpl.n	8001dce <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d60:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d62:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001d66:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d68:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d6a:	d127      	bne.n	8001dbc <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d6c:	f022 0216 	bic.w	r2, r2, #22
 8001d70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d78:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d7a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001d7c:	b90a      	cbnz	r2, 8001d82 <HAL_DMA_IRQHandler+0xc6>
 8001d7e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d80:	b11a      	cbz	r2, 8001d8a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	f022 0208 	bic.w	r2, r2, #8
 8001d88:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d8a:	233f      	movs	r3, #63	; 0x3f
 8001d8c:	408b      	lsls	r3, r1
 8001d8e:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001d90:	2301      	movs	r3, #1
 8001d92:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001d96:	2300      	movs	r3, #0
 8001d98:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001d9c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d045      	beq.n	8001e2e <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8001da2:	4620      	mov	r0, r4
}
 8001da4:	b003      	add	sp, #12
 8001da6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8001daa:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001db0:	bf5e      	ittt	pl
 8001db2:	681a      	ldrpl	r2, [r3, #0]
 8001db4:	f022 0208 	bicpl.w	r2, r2, #8
 8001db8:	601a      	strpl	r2, [r3, #0]
 8001dba:	e7c2      	b.n	8001d42 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dbc:	0350      	lsls	r0, r2, #13
 8001dbe:	d527      	bpl.n	8001e10 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	0319      	lsls	r1, r3, #12
 8001dc4:	d431      	bmi.n	8001e2a <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8001dc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001dc8:	b10b      	cbz	r3, 8001dce <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8001dca:	4620      	mov	r0, r4
 8001dcc:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001dd0:	b36b      	cbz	r3, 8001e2e <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001dd4:	07da      	lsls	r2, r3, #31
 8001dd6:	d519      	bpl.n	8001e0c <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 8001dd8:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001dda:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001dde:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de2:	2305      	movs	r3, #5
 8001de4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001de8:	6813      	ldr	r3, [r2, #0]
 8001dea:	f023 0301 	bic.w	r3, r3, #1
 8001dee:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001df0:	9b01      	ldr	r3, [sp, #4]
 8001df2:	3301      	adds	r3, #1
 8001df4:	42bb      	cmp	r3, r7
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	d802      	bhi.n	8001e00 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001dfa:	6813      	ldr	r3, [r2, #0]
 8001dfc:	07db      	lsls	r3, r3, #31
 8001dfe:	d4f7      	bmi.n	8001df0 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 8001e00:	2301      	movs	r3, #1
 8001e02:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8001e06:	2300      	movs	r3, #0
 8001e08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8001e0c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001e0e:	e7c6      	b.n	8001d9e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001e16:	d108      	bne.n	8001e2a <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e18:	6819      	ldr	r1, [r3, #0]
 8001e1a:	f021 0110 	bic.w	r1, r1, #16
 8001e1e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8001e26:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8001e2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001e2c:	e7cc      	b.n	8001dc8 <HAL_DMA_IRQHandler+0x10c>
}
 8001e2e:	b003      	add	sp, #12
 8001e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000000 	.word	0x20000000

08001e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3c:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8001fc4 <HAL_GPIO_Init+0x18c>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e40:	4a5e      	ldr	r2, [pc, #376]	; (8001fbc <HAL_GPIO_Init+0x184>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e42:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e44:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8001e46:	2401      	movs	r4, #1
 8001e48:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e4a:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8001e4e:	43ac      	bics	r4, r5
 8001e50:	f040 80a5 	bne.w	8001f9e <HAL_GPIO_Init+0x166>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e54:	684d      	ldr	r5, [r1, #4]
 8001e56:	f005 0403 	and.w	r4, r5, #3
 8001e5a:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e5e:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e60:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e62:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e66:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e68:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6c:	d834      	bhi.n	8001ed8 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8001e6e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e70:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e74:	68cf      	ldr	r7, [r1, #12]
 8001e76:	fa07 f708 	lsl.w	r7, r7, r8
 8001e7a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001e7e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001e80:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e82:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e86:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001e8a:	409f      	lsls	r7, r3
 8001e8c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001e90:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001e92:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e94:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e98:	688f      	ldr	r7, [r1, #8]
 8001e9a:	fa07 f708 	lsl.w	r7, r7, r8
 8001e9e:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea2:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8001ea4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea6:	d119      	bne.n	8001edc <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8001ea8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001eac:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001eb0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001eb4:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001eb8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001ebc:	f04f 0e0f 	mov.w	lr, #15
 8001ec0:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001ec4:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ec8:	690f      	ldr	r7, [r1, #16]
 8001eca:	fa07 f70b 	lsl.w	r7, r7, fp
 8001ece:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001ed2:	f8ca 7020 	str.w	r7, [sl, #32]
 8001ed6:	e001      	b.n	8001edc <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ed8:	2c03      	cmp	r4, #3
 8001eda:	d1da      	bne.n	8001e92 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001edc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ede:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ee2:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ee4:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ee6:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001eea:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001eec:	d057      	beq.n	8001f9e <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eee:	f04f 0a00 	mov.w	sl, #0
 8001ef2:	f8cd a004 	str.w	sl, [sp, #4]
 8001ef6:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001efa:	4c31      	ldr	r4, [pc, #196]	; (8001fc0 <HAL_GPIO_Init+0x188>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efc:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001f00:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8001f04:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8001f08:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001f0c:	9601      	str	r6, [sp, #4]
 8001f0e:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f10:	f023 0603 	bic.w	r6, r3, #3
 8001f14:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001f18:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f1c:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f20:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f24:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001f28:	270f      	movs	r7, #15
 8001f2a:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f2e:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f30:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f34:	d03a      	beq.n	8001fac <HAL_GPIO_Init+0x174>
 8001f36:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f3a:	42a0      	cmp	r0, r4
 8001f3c:	d038      	beq.n	8001fb0 <HAL_GPIO_Init+0x178>
 8001f3e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f42:	42a0      	cmp	r0, r4
 8001f44:	d036      	beq.n	8001fb4 <HAL_GPIO_Init+0x17c>
 8001f46:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f4a:	42a0      	cmp	r0, r4
 8001f4c:	d034      	beq.n	8001fb8 <HAL_GPIO_Init+0x180>
 8001f4e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f52:	42a0      	cmp	r0, r4
 8001f54:	bf0c      	ite	eq
 8001f56:	2404      	moveq	r4, #4
 8001f58:	2407      	movne	r4, #7
 8001f5a:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f5e:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f60:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8001f62:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001f64:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f68:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8001f6a:	bf54      	ite	pl
 8001f6c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001f6e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8001f72:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8001f74:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f76:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8001f78:	bf54      	ite	pl
 8001f7a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001f7c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8001f80:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8001f82:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f84:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8001f86:	bf54      	ite	pl
 8001f88:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001f8a:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8001f8e:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f90:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f92:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8001f94:	bf54      	ite	pl
 8001f96:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001f98:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8001f9c:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	f47f af4f 	bne.w	8001e44 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001fa6:	b003      	add	sp, #12
 8001fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fac:	4654      	mov	r4, sl
 8001fae:	e7d4      	b.n	8001f5a <HAL_GPIO_Init+0x122>
 8001fb0:	2401      	movs	r4, #1
 8001fb2:	e7d2      	b.n	8001f5a <HAL_GPIO_Init+0x122>
 8001fb4:	2402      	movs	r4, #2
 8001fb6:	e7d0      	b.n	8001f5a <HAL_GPIO_Init+0x122>
 8001fb8:	2403      	movs	r4, #3
 8001fba:	e7ce      	b.n	8001f5a <HAL_GPIO_Init+0x122>
 8001fbc:	40013c00 	.word	0x40013c00
 8001fc0:	40020000 	.word	0x40020000
 8001fc4:	40023800 	.word	0x40023800

08001fc8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fc8:	b10a      	cbz	r2, 8001fce <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fca:	6181      	str	r1, [r0, #24]
  }
}
 8001fcc:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fce:	0409      	lsls	r1, r1, #16
 8001fd0:	e7fb      	b.n	8001fca <HAL_GPIO_WritePin+0x2>

08001fd2 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fd2:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fd4:	ea01 0203 	and.w	r2, r1, r3
 8001fd8:	ea21 0103 	bic.w	r1, r1, r3
 8001fdc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001fe0:	6181      	str	r1, [r0, #24]
}
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fe8:	4604      	mov	r4, r0
 8001fea:	b340      	cbz	r0, 800203e <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fec:	6803      	ldr	r3, [r0, #0]
 8001fee:	07dd      	lsls	r5, r3, #31
 8001ff0:	d410      	bmi.n	8002014 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff2:	6823      	ldr	r3, [r4, #0]
 8001ff4:	0798      	lsls	r0, r3, #30
 8001ff6:	d45b      	bmi.n	80020b0 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	071a      	lsls	r2, r3, #28
 8001ffc:	f100 809d 	bmi.w	800213a <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002000:	6823      	ldr	r3, [r4, #0]
 8002002:	075b      	lsls	r3, r3, #29
 8002004:	f100 80bd 	bmi.w	8002182 <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002008:	69a0      	ldr	r0, [r4, #24]
 800200a:	2800      	cmp	r0, #0
 800200c:	f040 8124 	bne.w	8002258 <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002010:	2000      	movs	r0, #0
 8002012:	e02c      	b.n	800206e <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002014:	4b8d      	ldr	r3, [pc, #564]	; (800224c <HAL_RCC_OscConfig+0x268>)
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	f002 020c 	and.w	r2, r2, #12
 800201c:	2a04      	cmp	r2, #4
 800201e:	d007      	beq.n	8002030 <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002026:	2a08      	cmp	r2, #8
 8002028:	d10b      	bne.n	8002042 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	0259      	lsls	r1, r3, #9
 800202e:	d508      	bpl.n	8002042 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002030:	4b86      	ldr	r3, [pc, #536]	; (800224c <HAL_RCC_OscConfig+0x268>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	039a      	lsls	r2, r3, #14
 8002036:	d5dc      	bpl.n	8001ff2 <HAL_RCC_OscConfig+0xe>
 8002038:	6863      	ldr	r3, [r4, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1d9      	bne.n	8001ff2 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 800203e:	2001      	movs	r0, #1
 8002040:	e015      	b.n	800206e <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002042:	6863      	ldr	r3, [r4, #4]
 8002044:	4d81      	ldr	r5, [pc, #516]	; (800224c <HAL_RCC_OscConfig+0x268>)
 8002046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800204a:	d113      	bne.n	8002074 <HAL_RCC_OscConfig+0x90>
 800204c:	682b      	ldr	r3, [r5, #0]
 800204e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002052:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002054:	f7ff fc96 	bl	8001984 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002058:	4e7c      	ldr	r6, [pc, #496]	; (800224c <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 800205a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800205c:	6833      	ldr	r3, [r6, #0]
 800205e:	039b      	lsls	r3, r3, #14
 8002060:	d4c7      	bmi.n	8001ff2 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002062:	f7ff fc8f 	bl	8001984 <HAL_GetTick>
 8002066:	1b40      	subs	r0, r0, r5
 8002068:	2864      	cmp	r0, #100	; 0x64
 800206a:	d9f7      	bls.n	800205c <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 800206c:	2003      	movs	r0, #3
}
 800206e:	b002      	add	sp, #8
 8002070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002078:	d104      	bne.n	8002084 <HAL_RCC_OscConfig+0xa0>
 800207a:	682b      	ldr	r3, [r5, #0]
 800207c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002080:	602b      	str	r3, [r5, #0]
 8002082:	e7e3      	b.n	800204c <HAL_RCC_OscConfig+0x68>
 8002084:	682a      	ldr	r2, [r5, #0]
 8002086:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800208a:	602a      	str	r2, [r5, #0]
 800208c:	682a      	ldr	r2, [r5, #0]
 800208e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002092:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1dd      	bne.n	8002054 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 8002098:	f7ff fc74 	bl	8001984 <HAL_GetTick>
 800209c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	682b      	ldr	r3, [r5, #0]
 80020a0:	039f      	lsls	r7, r3, #14
 80020a2:	d5a6      	bpl.n	8001ff2 <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a4:	f7ff fc6e 	bl	8001984 <HAL_GetTick>
 80020a8:	1b80      	subs	r0, r0, r6
 80020aa:	2864      	cmp	r0, #100	; 0x64
 80020ac:	d9f7      	bls.n	800209e <HAL_RCC_OscConfig+0xba>
 80020ae:	e7dd      	b.n	800206c <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020b0:	4b66      	ldr	r3, [pc, #408]	; (800224c <HAL_RCC_OscConfig+0x268>)
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	f012 0f0c 	tst.w	r2, #12
 80020b8:	d007      	beq.n	80020ca <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020c0:	2a08      	cmp	r2, #8
 80020c2:	d111      	bne.n	80020e8 <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	025e      	lsls	r6, r3, #9
 80020c8:	d40e      	bmi.n	80020e8 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ca:	4a60      	ldr	r2, [pc, #384]	; (800224c <HAL_RCC_OscConfig+0x268>)
 80020cc:	6813      	ldr	r3, [r2, #0]
 80020ce:	079d      	lsls	r5, r3, #30
 80020d0:	d502      	bpl.n	80020d8 <HAL_RCC_OscConfig+0xf4>
 80020d2:	68e3      	ldr	r3, [r4, #12]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d1b2      	bne.n	800203e <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d8:	6813      	ldr	r3, [r2, #0]
 80020da:	6921      	ldr	r1, [r4, #16]
 80020dc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80020e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80020e4:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020e6:	e787      	b.n	8001ff8 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80020e8:	68e2      	ldr	r2, [r4, #12]
 80020ea:	4b59      	ldr	r3, [pc, #356]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020ec:	b1b2      	cbz	r2, 800211c <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 80020ee:	2201      	movs	r2, #1
 80020f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020f2:	f7ff fc47 	bl	8001984 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f6:	4d55      	ldr	r5, [pc, #340]	; (800224c <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80020f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fa:	682b      	ldr	r3, [r5, #0]
 80020fc:	0798      	lsls	r0, r3, #30
 80020fe:	d507      	bpl.n	8002110 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002100:	682b      	ldr	r3, [r5, #0]
 8002102:	6922      	ldr	r2, [r4, #16]
 8002104:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002108:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800210c:	602b      	str	r3, [r5, #0]
 800210e:	e773      	b.n	8001ff8 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002110:	f7ff fc38 	bl	8001984 <HAL_GetTick>
 8002114:	1b80      	subs	r0, r0, r6
 8002116:	2802      	cmp	r0, #2
 8002118:	d9ef      	bls.n	80020fa <HAL_RCC_OscConfig+0x116>
 800211a:	e7a7      	b.n	800206c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 800211c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800211e:	f7ff fc31 	bl	8001984 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002122:	4e4a      	ldr	r6, [pc, #296]	; (800224c <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002124:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002126:	6833      	ldr	r3, [r6, #0]
 8002128:	0799      	lsls	r1, r3, #30
 800212a:	f57f af65 	bpl.w	8001ff8 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800212e:	f7ff fc29 	bl	8001984 <HAL_GetTick>
 8002132:	1b40      	subs	r0, r0, r5
 8002134:	2802      	cmp	r0, #2
 8002136:	d9f6      	bls.n	8002126 <HAL_RCC_OscConfig+0x142>
 8002138:	e798      	b.n	800206c <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800213a:	6962      	ldr	r2, [r4, #20]
 800213c:	4b44      	ldr	r3, [pc, #272]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800213e:	b182      	cbz	r2, 8002162 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002140:	2201      	movs	r2, #1
 8002142:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8002146:	f7ff fc1d 	bl	8001984 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214a:	4e40      	ldr	r6, [pc, #256]	; (800224c <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 800214c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214e:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002150:	079f      	lsls	r7, r3, #30
 8002152:	f53f af55 	bmi.w	8002000 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002156:	f7ff fc15 	bl	8001984 <HAL_GetTick>
 800215a:	1b40      	subs	r0, r0, r5
 800215c:	2802      	cmp	r0, #2
 800215e:	d9f6      	bls.n	800214e <HAL_RCC_OscConfig+0x16a>
 8002160:	e784      	b.n	800206c <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 8002162:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8002166:	f7ff fc0d 	bl	8001984 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800216a:	4e38      	ldr	r6, [pc, #224]	; (800224c <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 800216c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800216e:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002170:	0798      	lsls	r0, r3, #30
 8002172:	f57f af45 	bpl.w	8002000 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002176:	f7ff fc05 	bl	8001984 <HAL_GetTick>
 800217a:	1b40      	subs	r0, r0, r5
 800217c:	2802      	cmp	r0, #2
 800217e:	d9f6      	bls.n	800216e <HAL_RCC_OscConfig+0x18a>
 8002180:	e774      	b.n	800206c <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002182:	4b32      	ldr	r3, [pc, #200]	; (800224c <HAL_RCC_OscConfig+0x268>)
 8002184:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002186:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800218a:	d128      	bne.n	80021de <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	9201      	str	r2, [sp, #4]
 800218e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002190:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002194:	641a      	str	r2, [r3, #64]	; 0x40
 8002196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219c:	9301      	str	r3, [sp, #4]
 800219e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80021a0:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a2:	4d2c      	ldr	r5, [pc, #176]	; (8002254 <HAL_RCC_OscConfig+0x270>)
 80021a4:	682b      	ldr	r3, [r5, #0]
 80021a6:	05d9      	lsls	r1, r3, #23
 80021a8:	d51b      	bpl.n	80021e2 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021aa:	68a3      	ldr	r3, [r4, #8]
 80021ac:	4d27      	ldr	r5, [pc, #156]	; (800224c <HAL_RCC_OscConfig+0x268>)
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d127      	bne.n	8002202 <HAL_RCC_OscConfig+0x21e>
 80021b2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80021ba:	f7ff fbe3 	bl	8001984 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021be:	4e23      	ldr	r6, [pc, #140]	; (800224c <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80021c0:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c6:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80021c8:	079b      	lsls	r3, r3, #30
 80021ca:	d539      	bpl.n	8002240 <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 80021cc:	2f00      	cmp	r7, #0
 80021ce:	f43f af1b 	beq.w	8002008 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021d2:	4a1e      	ldr	r2, [pc, #120]	; (800224c <HAL_RCC_OscConfig+0x268>)
 80021d4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80021d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021da:	6413      	str	r3, [r2, #64]	; 0x40
 80021dc:	e714      	b.n	8002008 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80021de:	2700      	movs	r7, #0
 80021e0:	e7df      	b.n	80021a2 <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021e2:	682b      	ldr	r3, [r5, #0]
 80021e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80021ea:	f7ff fbcb 	bl	8001984 <HAL_GetTick>
 80021ee:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f0:	682b      	ldr	r3, [r5, #0]
 80021f2:	05da      	lsls	r2, r3, #23
 80021f4:	d4d9      	bmi.n	80021aa <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021f6:	f7ff fbc5 	bl	8001984 <HAL_GetTick>
 80021fa:	1b80      	subs	r0, r0, r6
 80021fc:	2802      	cmp	r0, #2
 80021fe:	d9f7      	bls.n	80021f0 <HAL_RCC_OscConfig+0x20c>
 8002200:	e734      	b.n	800206c <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002202:	2b05      	cmp	r3, #5
 8002204:	d104      	bne.n	8002210 <HAL_RCC_OscConfig+0x22c>
 8002206:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002208:	f043 0304 	orr.w	r3, r3, #4
 800220c:	672b      	str	r3, [r5, #112]	; 0x70
 800220e:	e7d0      	b.n	80021b2 <HAL_RCC_OscConfig+0x1ce>
 8002210:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002212:	f022 0201 	bic.w	r2, r2, #1
 8002216:	672a      	str	r2, [r5, #112]	; 0x70
 8002218:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800221a:	f022 0204 	bic.w	r2, r2, #4
 800221e:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ca      	bne.n	80021ba <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8002224:	f7ff fbae 	bl	8001984 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002228:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800222c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800222e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002230:	0798      	lsls	r0, r3, #30
 8002232:	d5cb      	bpl.n	80021cc <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002234:	f7ff fba6 	bl	8001984 <HAL_GetTick>
 8002238:	1b80      	subs	r0, r0, r6
 800223a:	4540      	cmp	r0, r8
 800223c:	d9f7      	bls.n	800222e <HAL_RCC_OscConfig+0x24a>
 800223e:	e715      	b.n	800206c <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002240:	f7ff fba0 	bl	8001984 <HAL_GetTick>
 8002244:	1b40      	subs	r0, r0, r5
 8002246:	4540      	cmp	r0, r8
 8002248:	d9bd      	bls.n	80021c6 <HAL_RCC_OscConfig+0x1e2>
 800224a:	e70f      	b.n	800206c <HAL_RCC_OscConfig+0x88>
 800224c:	40023800 	.word	0x40023800
 8002250:	42470000 	.word	0x42470000
 8002254:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002258:	4d36      	ldr	r5, [pc, #216]	; (8002334 <HAL_RCC_OscConfig+0x350>)
 800225a:	68ab      	ldr	r3, [r5, #8]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b08      	cmp	r3, #8
 8002262:	d03d      	beq.n	80022e0 <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002264:	4b34      	ldr	r3, [pc, #208]	; (8002338 <HAL_RCC_OscConfig+0x354>)
 8002266:	2200      	movs	r2, #0
 8002268:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800226a:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800226c:	d12b      	bne.n	80022c6 <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 800226e:	f7ff fb89 	bl	8001984 <HAL_GetTick>
 8002272:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002274:	682b      	ldr	r3, [r5, #0]
 8002276:	0199      	lsls	r1, r3, #6
 8002278:	d41f      	bmi.n	80022ba <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800227a:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800227e:	4313      	orrs	r3, r2
 8002280:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002282:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002286:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002288:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800228c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800228e:	0852      	lsrs	r2, r2, #1
 8002290:	3a01      	subs	r2, #1
 8002292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002296:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002298:	4b27      	ldr	r3, [pc, #156]	; (8002338 <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4d26      	ldr	r5, [pc, #152]	; (8002334 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 800229c:	2201      	movs	r2, #1
 800229e:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80022a0:	f7ff fb70 	bl	8001984 <HAL_GetTick>
 80022a4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022a6:	682b      	ldr	r3, [r5, #0]
 80022a8:	019a      	lsls	r2, r3, #6
 80022aa:	f53f aeb1 	bmi.w	8002010 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ae:	f7ff fb69 	bl	8001984 <HAL_GetTick>
 80022b2:	1b00      	subs	r0, r0, r4
 80022b4:	2802      	cmp	r0, #2
 80022b6:	d9f6      	bls.n	80022a6 <HAL_RCC_OscConfig+0x2c2>
 80022b8:	e6d8      	b.n	800206c <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ba:	f7ff fb63 	bl	8001984 <HAL_GetTick>
 80022be:	1b80      	subs	r0, r0, r6
 80022c0:	2802      	cmp	r0, #2
 80022c2:	d9d7      	bls.n	8002274 <HAL_RCC_OscConfig+0x290>
 80022c4:	e6d2      	b.n	800206c <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 80022c6:	f7ff fb5d 	bl	8001984 <HAL_GetTick>
 80022ca:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022cc:	682b      	ldr	r3, [r5, #0]
 80022ce:	019b      	lsls	r3, r3, #6
 80022d0:	f57f ae9e 	bpl.w	8002010 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022d4:	f7ff fb56 	bl	8001984 <HAL_GetTick>
 80022d8:	1b00      	subs	r0, r0, r4
 80022da:	2802      	cmp	r0, #2
 80022dc:	d9f6      	bls.n	80022cc <HAL_RCC_OscConfig+0x2e8>
 80022de:	e6c5      	b.n	800206c <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022e0:	2801      	cmp	r0, #1
 80022e2:	f43f aec4 	beq.w	800206e <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 80022e6:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e8:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ea:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ee:	4291      	cmp	r1, r2
 80022f0:	f47f aea5 	bne.w	800203e <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f4:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fa:	428a      	cmp	r2, r1
 80022fc:	f47f ae9f 	bne.w	800203e <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002300:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002302:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002306:	401a      	ands	r2, r3
 8002308:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800230c:	f47f ae97 	bne.w	800203e <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002310:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002312:	0852      	lsrs	r2, r2, #1
 8002314:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002318:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800231a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800231e:	f47f ae8e 	bne.w	800203e <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002322:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002324:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002328:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800232c:	f43f ae70 	beq.w	8002010 <HAL_RCC_OscConfig+0x2c>
 8002330:	e685      	b.n	800203e <HAL_RCC_OscConfig+0x5a>
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800
 8002338:	42470000 	.word	0x42470000

0800233c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800233c:	4913      	ldr	r1, [pc, #76]	; (800238c <HAL_RCC_GetSysClockFreq+0x50>)
{
 800233e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002340:	688b      	ldr	r3, [r1, #8]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b04      	cmp	r3, #4
 8002348:	d01c      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x48>
 800234a:	2b08      	cmp	r3, #8
 800234c:	d11c      	bne.n	8002388 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800234e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002350:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002352:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002354:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002358:	bf14      	ite	ne
 800235a:	480d      	ldrne	r0, [pc, #52]	; (8002390 <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800235c:	480d      	ldreq	r0, [pc, #52]	; (8002394 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800235e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002362:	bf18      	it	ne
 8002364:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002366:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800236a:	fba1 0100 	umull	r0, r1, r1, r0
 800236e:	f7fe fc93 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002372:	4b06      	ldr	r3, [pc, #24]	; (800238c <HAL_RCC_GetSysClockFreq+0x50>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800237a:	3301      	adds	r3, #1
 800237c:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800237e:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002382:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002384:	4802      	ldr	r0, [pc, #8]	; (8002390 <HAL_RCC_GetSysClockFreq+0x54>)
 8002386:	e7fc      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 800238a:	e7fa      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0x46>
 800238c:	40023800 	.word	0x40023800
 8002390:	017d7840 	.word	0x017d7840
 8002394:	00f42400 	.word	0x00f42400

08002398 <HAL_RCC_ClockConfig>:
{
 8002398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800239c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800239e:	4604      	mov	r4, r0
 80023a0:	b910      	cbnz	r0, 80023a8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80023a2:	2001      	movs	r0, #1
}
 80023a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023a8:	4b43      	ldr	r3, [pc, #268]	; (80024b8 <HAL_RCC_ClockConfig+0x120>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	f002 0207 	and.w	r2, r2, #7
 80023b0:	428a      	cmp	r2, r1
 80023b2:	d328      	bcc.n	8002406 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b4:	6821      	ldr	r1, [r4, #0]
 80023b6:	078f      	lsls	r7, r1, #30
 80023b8:	d42d      	bmi.n	8002416 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ba:	07c8      	lsls	r0, r1, #31
 80023bc:	d440      	bmi.n	8002440 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023be:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <HAL_RCC_ClockConfig+0x120>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	f002 0207 	and.w	r2, r2, #7
 80023c6:	42aa      	cmp	r2, r5
 80023c8:	d865      	bhi.n	8002496 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ca:	6822      	ldr	r2, [r4, #0]
 80023cc:	0751      	lsls	r1, r2, #29
 80023ce:	d46b      	bmi.n	80024a8 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d0:	0713      	lsls	r3, r2, #28
 80023d2:	d507      	bpl.n	80023e4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023d4:	4a39      	ldr	r2, [pc, #228]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 80023d6:	6921      	ldr	r1, [r4, #16]
 80023d8:	6893      	ldr	r3, [r2, #8]
 80023da:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80023de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80023e2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023e4:	f7ff ffaa 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80023e8:	4b34      	ldr	r3, [pc, #208]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 80023ea:	4a35      	ldr	r2, [pc, #212]	; (80024c0 <HAL_RCC_ClockConfig+0x128>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80023f2:	5cd3      	ldrb	r3, [r2, r3]
 80023f4:	40d8      	lsrs	r0, r3
 80023f6:	4b33      	ldr	r3, [pc, #204]	; (80024c4 <HAL_RCC_ClockConfig+0x12c>)
 80023f8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80023fa:	4b33      	ldr	r3, [pc, #204]	; (80024c8 <HAL_RCC_ClockConfig+0x130>)
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	f7ff f8ad 	bl	800155c <HAL_InitTick>
  return HAL_OK;
 8002402:	2000      	movs	r0, #0
 8002404:	e7ce      	b.n	80023a4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	b2ca      	uxtb	r2, r1
 8002408:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	428b      	cmp	r3, r1
 8002412:	d1c6      	bne.n	80023a2 <HAL_RCC_ClockConfig+0xa>
 8002414:	e7ce      	b.n	80023b4 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002416:	4b29      	ldr	r3, [pc, #164]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 8002418:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800241c:	bf1e      	ittt	ne
 800241e:	689a      	ldrne	r2, [r3, #8]
 8002420:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002424:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002426:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002428:	bf42      	ittt	mi
 800242a:	689a      	ldrmi	r2, [r3, #8]
 800242c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002430:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	68a0      	ldr	r0, [r4, #8]
 8002436:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800243a:	4302      	orrs	r2, r0
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	e7bc      	b.n	80023ba <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002440:	6862      	ldr	r2, [r4, #4]
 8002442:	4b1e      	ldr	r3, [pc, #120]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 8002444:	2a01      	cmp	r2, #1
 8002446:	d11c      	bne.n	8002482 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244e:	d0a8      	beq.n	80023a2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002450:	4e1a      	ldr	r6, [pc, #104]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 8002452:	68b3      	ldr	r3, [r6, #8]
 8002454:	f023 0303 	bic.w	r3, r3, #3
 8002458:	4313      	orrs	r3, r2
 800245a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800245c:	f7ff fa92 	bl	8001984 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002460:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002464:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002466:	68b3      	ldr	r3, [r6, #8]
 8002468:	6862      	ldr	r2, [r4, #4]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002472:	d0a4      	beq.n	80023be <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002474:	f7ff fa86 	bl	8001984 <HAL_GetTick>
 8002478:	1bc0      	subs	r0, r0, r7
 800247a:	4540      	cmp	r0, r8
 800247c:	d9f3      	bls.n	8002466 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800247e:	2003      	movs	r0, #3
 8002480:	e790      	b.n	80023a4 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002482:	1e91      	subs	r1, r2, #2
 8002484:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002488:	d802      	bhi.n	8002490 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800248e:	e7de      	b.n	800244e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002490:	f013 0f02 	tst.w	r3, #2
 8002494:	e7db      	b.n	800244e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002496:	b2ea      	uxtb	r2, r5
 8002498:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	42ab      	cmp	r3, r5
 80024a2:	f47f af7e 	bne.w	80023a2 <HAL_RCC_ClockConfig+0xa>
 80024a6:	e790      	b.n	80023ca <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a8:	4904      	ldr	r1, [pc, #16]	; (80024bc <HAL_RCC_ClockConfig+0x124>)
 80024aa:	68e0      	ldr	r0, [r4, #12]
 80024ac:	688b      	ldr	r3, [r1, #8]
 80024ae:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80024b2:	4303      	orrs	r3, r0
 80024b4:	608b      	str	r3, [r1, #8]
 80024b6:	e78b      	b.n	80023d0 <HAL_RCC_ClockConfig+0x38>
 80024b8:	40023c00 	.word	0x40023c00
 80024bc:	40023800 	.word	0x40023800
 80024c0:	08009693 	.word	0x08009693
 80024c4:	20000000 	.word	0x20000000
 80024c8:	20000008 	.word	0x20000008

080024cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80024ce:	4a05      	ldr	r2, [pc, #20]	; (80024e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	4a03      	ldr	r2, [pc, #12]	; (80024e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80024da:	6810      	ldr	r0, [r2, #0]
}
 80024dc:	40d8      	lsrs	r0, r3
 80024de:	4770      	bx	lr
 80024e0:	40023800 	.word	0x40023800
 80024e4:	080096a3 	.word	0x080096a3
 80024e8:	20000000 	.word	0x20000000

080024ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <HAL_RCC_GetPCLK2Freq+0x14>)
 80024ee:	4a05      	ldr	r2, [pc, #20]	; (8002504 <HAL_RCC_GetPCLK2Freq+0x18>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80024f6:	5cd3      	ldrb	r3, [r2, r3]
 80024f8:	4a03      	ldr	r2, [pc, #12]	; (8002508 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80024fa:	6810      	ldr	r0, [r2, #0]
}
 80024fc:	40d8      	lsrs	r0, r3
 80024fe:	4770      	bx	lr
 8002500:	40023800 	.word	0x40023800
 8002504:	080096a3 	.word	0x080096a3
 8002508:	20000000 	.word	0x20000000

0800250c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800250c:	230f      	movs	r3, #15
 800250e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002510:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <HAL_RCC_GetClockConfig+0x34>)
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	f002 0203 	and.w	r2, r2, #3
 8002518:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002520:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002528:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	08db      	lsrs	r3, r3, #3
 800252e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002532:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002534:	4b03      	ldr	r3, [pc, #12]	; (8002544 <HAL_RCC_GetClockConfig+0x38>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	600b      	str	r3, [r1, #0]
}
 800253e:	4770      	bx	lr
 8002540:	40023800 	.word	0x40023800
 8002544:	40023c00 	.word	0x40023c00

08002548 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002548:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800254c:	461c      	mov	r4, r3
 800254e:	4616      	mov	r6, r2
 8002550:	460f      	mov	r7, r1
 8002552:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002554:	f7ff fa16 	bl	8001984 <HAL_GetTick>
 8002558:	4434      	add	r4, r6
 800255a:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 800255c:	f7ff fa12 	bl	8001984 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002560:	4b23      	ldr	r3, [pc, #140]	; (80025f0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 8002568:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800256a:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800256c:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 800256e:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002570:	6893      	ldr	r3, [r2, #8]
 8002572:	ea37 0303 	bics.w	r3, r7, r3
 8002576:	d001      	beq.n	800257c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8002578:	2000      	movs	r0, #0
 800257a:	e02e      	b.n	80025da <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 800257c:	1c73      	adds	r3, r6, #1
 800257e:	d0f7      	beq.n	8002570 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002580:	f7ff fa00 	bl	8001984 <HAL_GetTick>
 8002584:	eba0 0008 	sub.w	r0, r0, r8
 8002588:	42a0      	cmp	r0, r4
 800258a:	d329      	bcc.n	80025e0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800258c:	682b      	ldr	r3, [r5, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002594:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002596:	686a      	ldr	r2, [r5, #4]
 8002598:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800259c:	d10a      	bne.n	80025b4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 800259e:	68aa      	ldr	r2, [r5, #8]
 80025a0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80025a4:	d002      	beq.n	80025ac <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025a6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80025aa:	d103      	bne.n	80025b4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025b2:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025b4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80025b6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80025ba:	d107      	bne.n	80025cc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025ca:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80025d2:	2300      	movs	r3, #0
 80025d4:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 80025d8:	2003      	movs	r0, #3
}
 80025da:	b002      	add	sp, #8
 80025dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (count == 0U)
 80025e0:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80025e2:	2b00      	cmp	r3, #0
      count--;
 80025e4:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80025e6:	bf08      	it	eq
 80025e8:	2400      	moveq	r4, #0
      count--;
 80025ea:	3b01      	subs	r3, #1
 80025ec:	e7be      	b.n	800256c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 80025ee:	bf00      	nop
 80025f0:	20000000 	.word	0x20000000

080025f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025f6:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80025f8:	4a12      	ldr	r2, [pc, #72]	; (8002644 <SPI_EndRxTxTransaction+0x50>)
 80025fa:	6815      	ldr	r5, [r2, #0]
 80025fc:	4a12      	ldr	r2, [pc, #72]	; (8002648 <SPI_EndRxTxTransaction+0x54>)
 80025fe:	fbb5 f5f2 	udiv	r5, r5, r2
 8002602:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002606:	4355      	muls	r5, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002608:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800260a:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800260c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002610:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002612:	d10b      	bne.n	800262c <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002614:	460a      	mov	r2, r1
 8002616:	2180      	movs	r1, #128	; 0x80
 8002618:	f7ff ff96 	bl	8002548 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800261c:	b178      	cbz	r0, 800263e <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800261e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002620:	f043 0320 	orr.w	r3, r3, #32
 8002624:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002626:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 8002628:	b003      	add	sp, #12
 800262a:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 800262c:	9b01      	ldr	r3, [sp, #4]
 800262e:	b133      	cbz	r3, 800263e <SPI_EndRxTxTransaction+0x4a>
      count--;
 8002630:	9b01      	ldr	r3, [sp, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	061b      	lsls	r3, r3, #24
 800263c:	d4f6      	bmi.n	800262c <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 800263e:	2000      	movs	r0, #0
 8002640:	e7f2      	b.n	8002628 <SPI_EndRxTxTransaction+0x34>
 8002642:	bf00      	nop
 8002644:	20000000 	.word	0x20000000
 8002648:	016e3600 	.word	0x016e3600

0800264c <HAL_SPI_Init>:
{
 800264c:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800264e:	4604      	mov	r4, r0
 8002650:	2800      	cmp	r0, #0
 8002652:	d055      	beq.n	8002700 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002654:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002656:	2b00      	cmp	r3, #0
 8002658:	d14e      	bne.n	80026f8 <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800265a:	6842      	ldr	r2, [r0, #4]
 800265c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002660:	d000      	beq.n	8002664 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002662:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002664:	2300      	movs	r3, #0
 8002666:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002668:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800266c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002670:	b923      	cbnz	r3, 800267c <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8002672:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002676:	4620      	mov	r0, r4
 8002678:	f7fe feae 	bl	80013d8 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800267c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800267e:	68a0      	ldr	r0, [r4, #8]
 8002680:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002682:	2302      	movs	r3, #2
 8002684:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002688:	680b      	ldr	r3, [r1, #0]
 800268a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800268e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002690:	6863      	ldr	r3, [r4, #4]
 8002692:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8002696:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800269a:	4303      	orrs	r3, r0
 800269c:	68e0      	ldr	r0, [r4, #12]
 800269e:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80026a2:	4303      	orrs	r3, r0
 80026a4:	6920      	ldr	r0, [r4, #16]
 80026a6:	f000 0002 	and.w	r0, r0, #2
 80026aa:	4303      	orrs	r3, r0
 80026ac:	6960      	ldr	r0, [r4, #20]
 80026ae:	f000 0001 	and.w	r0, r0, #1
 80026b2:	4303      	orrs	r3, r0
 80026b4:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80026b8:	4303      	orrs	r3, r0
 80026ba:	69e0      	ldr	r0, [r4, #28]
 80026bc:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80026c0:	4303      	orrs	r3, r0
 80026c2:	6a20      	ldr	r0, [r4, #32]
 80026c4:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80026c8:	4303      	orrs	r3, r0
 80026ca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80026cc:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80026d0:	4303      	orrs	r3, r0
 80026d2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80026d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026d6:	0c12      	lsrs	r2, r2, #16
 80026d8:	f003 0310 	and.w	r3, r3, #16
 80026dc:	f002 0204 	and.w	r2, r2, #4
 80026e0:	431a      	orrs	r2, r3
 80026e2:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026e4:	69cb      	ldr	r3, [r1, #28]
 80026e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026ea:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026ec:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80026ee:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026f0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026f2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 80026f6:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026f8:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80026fe:	e7b1      	b.n	8002664 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002700:	2001      	movs	r0, #1
 8002702:	e7f8      	b.n	80026f6 <HAL_SPI_Init+0xaa>

08002704 <HAL_SPI_Transmit>:
{
 8002704:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002708:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 800270a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800270e:	2b01      	cmp	r3, #1
{
 8002710:	4604      	mov	r4, r0
 8002712:	460d      	mov	r5, r1
 8002714:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002716:	f000 80a0 	beq.w	800285a <HAL_SPI_Transmit+0x156>
 800271a:	2301      	movs	r3, #1
 800271c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002720:	f7ff f930 	bl	8001984 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002724:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002728:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800272a:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800272c:	b2d8      	uxtb	r0, r3
 800272e:	f040 8092 	bne.w	8002856 <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8002732:	2d00      	cmp	r5, #0
 8002734:	d061      	beq.n	80027fa <HAL_SPI_Transmit+0xf6>
 8002736:	f1b8 0f00 	cmp.w	r8, #0
 800273a:	d05e      	beq.n	80027fa <HAL_SPI_Transmit+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800273c:	2303      	movs	r3, #3
 800273e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002742:	2300      	movs	r3, #0
 8002744:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8002746:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800274a:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800274e:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002750:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002752:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002754:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8002756:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002758:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800275a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 800275e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002762:	d107      	bne.n	8002774 <HAL_SPI_Transmit+0x70>
    __HAL_SPI_DISABLE(hspi);
 8002764:	6833      	ldr	r3, [r6, #0]
 8002766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800276a:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 800276c:	6833      	ldr	r3, [r6, #0]
 800276e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002772:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002774:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002776:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002778:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800277a:	bf5e      	ittt	pl
 800277c:	6833      	ldrpl	r3, [r6, #0]
 800277e:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8002782:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002784:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002788:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800278a:	d13f      	bne.n	800280c <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800278c:	b113      	cbz	r3, 8002794 <HAL_SPI_Transmit+0x90>
 800278e:	f1b8 0f01 	cmp.w	r8, #1
 8002792:	d107      	bne.n	80027a4 <HAL_SPI_Transmit+0xa0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002794:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002798:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800279a:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800279c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800279e:	3b01      	subs	r3, #1
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80027a4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	b9a3      	cbnz	r3, 80027d4 <HAL_SPI_Transmit+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027aa:	464a      	mov	r2, r9
 80027ac:	4639      	mov	r1, r7
 80027ae:	4620      	mov	r0, r4
 80027b0:	f7ff ff20 	bl	80025f4 <SPI_EndRxTxTransaction>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d14b      	bne.n	8002850 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027b8:	68a3      	ldr	r3, [r4, #8]
 80027ba:	b933      	cbnz	r3, 80027ca <HAL_SPI_Transmit+0xc6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	6823      	ldr	r3, [r4, #0]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	9201      	str	r2, [sp, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80027cc:	3800      	subs	r0, #0
 80027ce:	bf18      	it	ne
 80027d0:	2001      	movne	r0, #1
error:
 80027d2:	e012      	b.n	80027fa <HAL_SPI_Transmit+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027d4:	6822      	ldr	r2, [r4, #0]
 80027d6:	6893      	ldr	r3, [r2, #8]
 80027d8:	0798      	lsls	r0, r3, #30
 80027da:	d505      	bpl.n	80027e8 <HAL_SPI_Transmit+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80027de:	f833 1b02 	ldrh.w	r1, [r3], #2
 80027e2:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027e4:	6323      	str	r3, [r4, #48]	; 0x30
 80027e6:	e7d9      	b.n	800279c <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027e8:	f7ff f8cc 	bl	8001984 <HAL_GetTick>
 80027ec:	eba0 0009 	sub.w	r0, r0, r9
 80027f0:	42b8      	cmp	r0, r7
 80027f2:	d3d7      	bcc.n	80027a4 <HAL_SPI_Transmit+0xa0>
 80027f4:	1c79      	adds	r1, r7, #1
 80027f6:	d0d5      	beq.n	80027a4 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 80027f8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002800:	2300      	movs	r3, #0
 8002802:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002806:	b003      	add	sp, #12
 8002808:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800280c:	b113      	cbz	r3, 8002814 <HAL_SPI_Transmit+0x110>
 800280e:	f1b8 0f01 	cmp.w	r8, #1
 8002812:	d108      	bne.n	8002826 <HAL_SPI_Transmit+0x122>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002814:	782b      	ldrb	r3, [r5, #0]
 8002816:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002818:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800281a:	3301      	adds	r3, #1
 800281c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800281e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002820:	3b01      	subs	r3, #1
 8002822:	b29b      	uxth	r3, r3
 8002824:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002826:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002828:	b29b      	uxth	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0bd      	beq.n	80027aa <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800282e:	6823      	ldr	r3, [r4, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	0792      	lsls	r2, r2, #30
 8002834:	d503      	bpl.n	800283e <HAL_SPI_Transmit+0x13a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002836:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	731a      	strb	r2, [r3, #12]
 800283c:	e7ec      	b.n	8002818 <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800283e:	f7ff f8a1 	bl	8001984 <HAL_GetTick>
 8002842:	eba0 0009 	sub.w	r0, r0, r9
 8002846:	42b8      	cmp	r0, r7
 8002848:	d3ed      	bcc.n	8002826 <HAL_SPI_Transmit+0x122>
 800284a:	1c7b      	adds	r3, r7, #1
 800284c:	d0eb      	beq.n	8002826 <HAL_SPI_Transmit+0x122>
 800284e:	e7d3      	b.n	80027f8 <HAL_SPI_Transmit+0xf4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002850:	2320      	movs	r3, #32
 8002852:	6563      	str	r3, [r4, #84]	; 0x54
 8002854:	e7b0      	b.n	80027b8 <HAL_SPI_Transmit+0xb4>
    errorcode = HAL_BUSY;
 8002856:	2002      	movs	r0, #2
 8002858:	e7cf      	b.n	80027fa <HAL_SPI_Transmit+0xf6>
  __HAL_LOCK(hspi);
 800285a:	2002      	movs	r0, #2
 800285c:	e7d3      	b.n	8002806 <HAL_SPI_Transmit+0x102>

0800285e <HAL_SPI_TransmitReceive>:
{
 800285e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002862:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002864:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002868:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 800286c:	2b01      	cmp	r3, #1
{
 800286e:	4604      	mov	r4, r0
 8002870:	460d      	mov	r5, r1
 8002872:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8002874:	f000 80e0 	beq.w	8002a38 <HAL_SPI_TransmitReceive+0x1da>
 8002878:	2301      	movs	r3, #1
 800287a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800287e:	f7ff f881 	bl	8001984 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002882:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8002886:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002888:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800288a:	4607      	mov	r7, r0
  tmp_state           = hspi->State;
 800288c:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800288e:	d00a      	beq.n	80028a6 <HAL_SPI_TransmitReceive+0x48>
 8002890:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002894:	f040 80ce 	bne.w	8002a34 <HAL_SPI_TransmitReceive+0x1d6>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002898:	68a3      	ldr	r3, [r4, #8]
 800289a:	2b00      	cmp	r3, #0
 800289c:	f040 80ca 	bne.w	8002a34 <HAL_SPI_TransmitReceive+0x1d6>
 80028a0:	2904      	cmp	r1, #4
 80028a2:	f040 80c7 	bne.w	8002a34 <HAL_SPI_TransmitReceive+0x1d6>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028a6:	2d00      	cmp	r5, #0
 80028a8:	d03f      	beq.n	800292a <HAL_SPI_TransmitReceive+0xcc>
 80028aa:	f1b9 0f00 	cmp.w	r9, #0
 80028ae:	d03c      	beq.n	800292a <HAL_SPI_TransmitReceive+0xcc>
 80028b0:	2e00      	cmp	r6, #0
 80028b2:	d03a      	beq.n	800292a <HAL_SPI_TransmitReceive+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028b4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028b8:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028bc:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028be:	bf1c      	itt	ne
 80028c0:	2305      	movne	r3, #5
 80028c2:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028c6:	2300      	movs	r3, #0
 80028c8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80028ca:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028ce:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80028d0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80028d2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d4:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 80028d6:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d8:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 80028da:	bf58      	it	pl
 80028dc:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80028de:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80028e0:	bf58      	it	pl
 80028e2:	f041 0140 	orrpl.w	r1, r1, #64	; 0x40
  hspi->TxXferSize  = Size;
 80028e6:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80028e8:	bf58      	it	pl
 80028ea:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028ec:	68e1      	ldr	r1, [r4, #12]
 80028ee:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80028f2:	d151      	bne.n	8002998 <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028f4:	b10a      	cbz	r2, 80028fa <HAL_SPI_TransmitReceive+0x9c>
 80028f6:	2e01      	cmp	r6, #1
 80028f8:	d107      	bne.n	800290a <HAL_SPI_TransmitReceive+0xac>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028fa:	f835 2b02 	ldrh.w	r2, [r5], #2
 80028fe:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002900:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002902:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002904:	3b01      	subs	r3, #1
 8002906:	b29b      	uxth	r3, r3
 8002908:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800290a:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800290c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800290e:	b29b      	uxth	r3, r3
 8002910:	b96b      	cbnz	r3, 800292e <HAL_SPI_TransmitReceive+0xd0>
 8002912:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002914:	b29b      	uxth	r3, r3
 8002916:	b953      	cbnz	r3, 800292e <HAL_SPI_TransmitReceive+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002918:	463a      	mov	r2, r7
 800291a:	4641      	mov	r1, r8
 800291c:	4620      	mov	r0, r4
 800291e:	f7ff fe69 	bl	80025f4 <SPI_EndRxTxTransaction>
 8002922:	2800      	cmp	r0, #0
 8002924:	d07b      	beq.n	8002a1e <HAL_SPI_TransmitReceive+0x1c0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002926:	2320      	movs	r3, #32
 8002928:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800292a:	2001      	movs	r0, #1
 800292c:	e02b      	b.n	8002986 <HAL_SPI_TransmitReceive+0x128>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800292e:	6821      	ldr	r1, [r4, #0]
 8002930:	688b      	ldr	r3, [r1, #8]
 8002932:	079a      	lsls	r2, r3, #30
 8002934:	d50d      	bpl.n	8002952 <HAL_SPI_TransmitReceive+0xf4>
 8002936:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002938:	b29b      	uxth	r3, r3
 800293a:	b153      	cbz	r3, 8002952 <HAL_SPI_TransmitReceive+0xf4>
 800293c:	b14d      	cbz	r5, 8002952 <HAL_SPI_TransmitReceive+0xf4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800293e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002940:	f833 2b02 	ldrh.w	r2, [r3], #2
 8002944:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002946:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002948:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800294a:	3b01      	subs	r3, #1
 800294c:	b29b      	uxth	r3, r3
 800294e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8002950:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002952:	688a      	ldr	r2, [r1, #8]
 8002954:	f012 0201 	ands.w	r2, r2, #1
 8002958:	d00c      	beq.n	8002974 <HAL_SPI_TransmitReceive+0x116>
 800295a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800295c:	b29b      	uxth	r3, r3
 800295e:	b14b      	cbz	r3, 8002974 <HAL_SPI_TransmitReceive+0x116>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002960:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002962:	68c9      	ldr	r1, [r1, #12]
 8002964:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002968:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800296a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800296c:	3b01      	subs	r3, #1
 800296e:	b29b      	uxth	r3, r3
 8002970:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002972:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002974:	f7ff f806 	bl	8001984 <HAL_GetTick>
 8002978:	1bc0      	subs	r0, r0, r7
 800297a:	4540      	cmp	r0, r8
 800297c:	d3c6      	bcc.n	800290c <HAL_SPI_TransmitReceive+0xae>
 800297e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002982:	d0c3      	beq.n	800290c <HAL_SPI_TransmitReceive+0xae>
        errorcode = HAL_TIMEOUT;
 8002984:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002986:	2301      	movs	r3, #1
 8002988:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800298c:	2300      	movs	r3, #0
 800298e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002992:	b003      	add	sp, #12
 8002994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002998:	b10a      	cbz	r2, 800299e <HAL_SPI_TransmitReceive+0x140>
 800299a:	2e01      	cmp	r6, #1
 800299c:	d108      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x152>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800299e:	782a      	ldrb	r2, [r5, #0]
 80029a0:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029a4:	3301      	adds	r3, #1
 80029a6:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80029a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80029b0:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	b91b      	cbnz	r3, 80029c0 <HAL_SPI_TransmitReceive+0x162>
 80029b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0ab      	beq.n	8002918 <HAL_SPI_TransmitReceive+0xba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029c0:	6822      	ldr	r2, [r4, #0]
 80029c2:	6893      	ldr	r3, [r2, #8]
 80029c4:	079b      	lsls	r3, r3, #30
 80029c6:	d50e      	bpl.n	80029e6 <HAL_SPI_TransmitReceive+0x188>
 80029c8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	b15b      	cbz	r3, 80029e6 <HAL_SPI_TransmitReceive+0x188>
 80029ce:	b155      	cbz	r5, 80029e6 <HAL_SPI_TransmitReceive+0x188>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80029d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029d8:	3301      	adds	r3, #1
 80029da:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80029dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80029e4:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029e6:	6822      	ldr	r2, [r4, #0]
 80029e8:	6891      	ldr	r1, [r2, #8]
 80029ea:	f011 0101 	ands.w	r1, r1, #1
 80029ee:	d00d      	beq.n	8002a0c <HAL_SPI_TransmitReceive+0x1ae>
 80029f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	b153      	cbz	r3, 8002a0c <HAL_SPI_TransmitReceive+0x1ae>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80029f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029f8:	68d2      	ldr	r2, [r2, #12]
 80029fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80029fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029fe:	3301      	adds	r3, #1
 8002a00:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002a02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002a0a:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a0c:	f7fe ffba 	bl	8001984 <HAL_GetTick>
 8002a10:	1bc0      	subs	r0, r0, r7
 8002a12:	4540      	cmp	r0, r8
 8002a14:	d3cd      	bcc.n	80029b2 <HAL_SPI_TransmitReceive+0x154>
 8002a16:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002a1a:	d0ca      	beq.n	80029b2 <HAL_SPI_TransmitReceive+0x154>
 8002a1c:	e7b2      	b.n	8002984 <HAL_SPI_TransmitReceive+0x126>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a1e:	68a3      	ldr	r3, [r4, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1b0      	bne.n	8002986 <HAL_SPI_TransmitReceive+0x128>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	9001      	str	r0, [sp, #4]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	9201      	str	r2, [sp, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	9b01      	ldr	r3, [sp, #4]
 8002a32:	e7a8      	b.n	8002986 <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 8002a34:	2002      	movs	r0, #2
 8002a36:	e7a6      	b.n	8002986 <HAL_SPI_TransmitReceive+0x128>
  __HAL_LOCK(hspi);
 8002a38:	2002      	movs	r0, #2
 8002a3a:	e7aa      	b.n	8002992 <HAL_SPI_TransmitReceive+0x134>

08002a3c <HAL_SPI_ErrorCallback>:
 8002a3c:	4770      	bx	lr
	...

08002a40 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8002a40:	6803      	ldr	r3, [r0, #0]
{
 8002a42:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002a44:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002a46:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a48:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8002a4c:	2d01      	cmp	r5, #1
{
 8002a4e:	b085      	sub	sp, #20
 8002a50:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a52:	d106      	bne.n	8002a62 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a54:	064d      	lsls	r5, r1, #25
 8002a56:	d504      	bpl.n	8002a62 <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 8002a58:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8002a5a:	b005      	add	sp, #20
 8002a5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 8002a60:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002a62:	0795      	lsls	r5, r2, #30
 8002a64:	d504      	bpl.n	8002a70 <HAL_SPI_IRQHandler+0x30>
 8002a66:	0608      	lsls	r0, r1, #24
 8002a68:	d502      	bpl.n	8002a70 <HAL_SPI_IRQHandler+0x30>
    hspi->TxISR(hspi);
 8002a6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	e7f4      	b.n	8002a5a <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002a70:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8002a74:	d059      	beq.n	8002b2a <HAL_SPI_IRQHandler+0xea>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002a76:	068d      	lsls	r5, r1, #26
 8002a78:	d557      	bpl.n	8002b2a <HAL_SPI_IRQHandler+0xea>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002a7a:	0650      	lsls	r0, r2, #25
 8002a7c:	d50f      	bpl.n	8002a9e <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002a7e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002a82:	2803      	cmp	r0, #3
 8002a84:	f04f 0500 	mov.w	r5, #0
 8002a88:	d049      	beq.n	8002b1e <HAL_SPI_IRQHandler+0xde>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002a8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a8c:	f040 0004 	orr.w	r0, r0, #4
 8002a90:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a92:	9500      	str	r5, [sp, #0]
 8002a94:	68d8      	ldr	r0, [r3, #12]
 8002a96:	9000      	str	r0, [sp, #0]
 8002a98:	6898      	ldr	r0, [r3, #8]
 8002a9a:	9000      	str	r0, [sp, #0]
 8002a9c:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002a9e:	0695      	lsls	r5, r2, #26
 8002aa0:	d50c      	bpl.n	8002abc <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002aa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002aa4:	f040 0001 	orr.w	r0, r0, #1
 8002aa8:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002aaa:	2000      	movs	r0, #0
 8002aac:	9002      	str	r0, [sp, #8]
 8002aae:	6898      	ldr	r0, [r3, #8]
 8002ab0:	9002      	str	r0, [sp, #8]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002ab8:	6018      	str	r0, [r3, #0]
 8002aba:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002abc:	05d0      	lsls	r0, r2, #23
 8002abe:	d508      	bpl.n	8002ad2 <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002ac0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002ac2:	f042 0208 	orr.w	r2, r2, #8
 8002ac6:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	9203      	str	r2, [sp, #12]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	9203      	str	r2, [sp, #12]
 8002ad0:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ad2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002ad4:	b34a      	cbz	r2, 8002b2a <HAL_SPI_IRQHandler+0xea>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002adc:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002ae4:	078a      	lsls	r2, r1, #30
 8002ae6:	d022      	beq.n	8002b2e <HAL_SPI_IRQHandler+0xee>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002ae8:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002aea:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002aec:	f022 0203 	bic.w	r2, r2, #3
 8002af0:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002af2:	b140      	cbz	r0, 8002b06 <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002af4:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <HAL_SPI_IRQHandler+0xf8>)
 8002af6:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002af8:	f7ff f8cd 	bl	8001c96 <HAL_DMA_Abort_IT>
 8002afc:	b118      	cbz	r0, 8002b06 <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002afe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b04:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002b06:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002b08:	b178      	cbz	r0, 8002b2a <HAL_SPI_IRQHandler+0xea>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002b0a:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_SPI_IRQHandler+0xf8>)
 8002b0c:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002b0e:	f7ff f8c2 	bl	8001c96 <HAL_DMA_Abort_IT>
 8002b12:	b150      	cbz	r0, 8002b2a <HAL_SPI_IRQHandler+0xea>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002b14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b1a:	6563      	str	r3, [r4, #84]	; 0x54
 8002b1c:	e005      	b.n	8002b2a <HAL_SPI_IRQHandler+0xea>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b1e:	9501      	str	r5, [sp, #4]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	9201      	str	r2, [sp, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	9b01      	ldr	r3, [sp, #4]
}
 8002b2a:	b005      	add	sp, #20
 8002b2c:	bd30      	pop	{r4, r5, pc}
        HAL_SPI_ErrorCallback(hspi);
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f7ff ff84 	bl	8002a3c <HAL_SPI_ErrorCallback>
 8002b34:	e7f9      	b.n	8002b2a <HAL_SPI_IRQHandler+0xea>
 8002b36:	bf00      	nop
 8002b38:	08002b3d 	.word	0x08002b3d

08002b3c <SPI_DMAAbortOnError>:
{
 8002b3c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b3e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002b44:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002b46:	f7ff ff79 	bl	8002a3c <HAL_SPI_ErrorCallback>
}
 8002b4a:	bd08      	pop	{r3, pc}

08002b4c <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b4c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d124      	bne.n	8002b9e <HAL_TIM_Base_Start+0x52>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b54:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b56:	4a13      	ldr	r2, [pc, #76]	; (8002ba4 <HAL_TIM_Base_Start+0x58>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002b58:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b5c:	6803      	ldr	r3, [r0, #0]
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d012      	beq.n	8002b88 <HAL_TIM_Base_Start+0x3c>
 8002b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b66:	d00f      	beq.n	8002b88 <HAL_TIM_Base_Start+0x3c>
 8002b68:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d00b      	beq.n	8002b88 <HAL_TIM_Base_Start+0x3c>
 8002b70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d007      	beq.n	8002b88 <HAL_TIM_Base_Start+0x3c>
 8002b78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d003      	beq.n	8002b88 <HAL_TIM_Base_Start+0x3c>
 8002b80:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d104      	bne.n	8002b92 <HAL_TIM_Base_Start+0x46>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b8e:	2a06      	cmp	r2, #6
 8002b90:	d003      	beq.n	8002b9a <HAL_TIM_Base_Start+0x4e>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b9a:	2000      	movs	r0, #0
}
 8002b9c:	4770      	bx	lr
    return HAL_ERROR;
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000

08002ba8 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002ba8:	6803      	ldr	r3, [r0, #0]
 8002baa:	6a19      	ldr	r1, [r3, #32]
 8002bac:	f241 1211 	movw	r2, #4369	; 0x1111
 8002bb0:	4211      	tst	r1, r2
 8002bb2:	d108      	bne.n	8002bc6 <HAL_TIM_Base_Stop+0x1e>
 8002bb4:	6a19      	ldr	r1, [r3, #32]
 8002bb6:	f240 4244 	movw	r2, #1092	; 0x444
 8002bba:	4211      	tst	r1, r2
 8002bbc:	bf02      	ittt	eq
 8002bbe:	681a      	ldreq	r2, [r3, #0]
 8002bc0:	f022 0201 	biceq.w	r2, r2, #1
 8002bc4:	601a      	streq	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002bcc:	2000      	movs	r0, #0
 8002bce:	4770      	bx	lr

08002bd0 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bd0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d128      	bne.n	8002c2a <HAL_TIM_Base_Start_IT+0x5a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bde:	6803      	ldr	r3, [r0, #0]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be8:	4a11      	ldr	r2, [pc, #68]	; (8002c30 <HAL_TIM_Base_Start_IT+0x60>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d012      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0x44>
 8002bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf2:	d00f      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0x44>
 8002bf4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d00b      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0x44>
 8002bfc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d007      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0x44>
 8002c04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d003      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0x44>
 8002c0c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d104      	bne.n	8002c1e <HAL_TIM_Base_Start_IT+0x4e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c1a:	2a06      	cmp	r2, #6
 8002c1c:	d003      	beq.n	8002c26 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	f042 0201 	orr.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c26:	2000      	movs	r0, #0
}
 8002c28:	4770      	bx	lr
    return HAL_ERROR;
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40010000 	.word	0x40010000

08002c34 <HAL_TIM_OC_DelayElapsedCallback>:
 8002c34:	4770      	bx	lr

08002c36 <HAL_TIM_IC_CaptureCallback>:
 8002c36:	4770      	bx	lr

08002c38 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002c38:	4770      	bx	lr

08002c3a <HAL_TIM_TriggerCallback>:
 8002c3a:	4770      	bx	lr

08002c3c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c3c:	6803      	ldr	r3, [r0, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	0791      	lsls	r1, r2, #30
{
 8002c42:	b510      	push	{r4, lr}
 8002c44:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c46:	d50e      	bpl.n	8002c66 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	0792      	lsls	r2, r2, #30
 8002c4c:	d50b      	bpl.n	8002c66 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c4e:	f06f 0202 	mvn.w	r2, #2
 8002c52:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c54:	2201      	movs	r2, #1
 8002c56:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	079b      	lsls	r3, r3, #30
 8002c5c:	d077      	beq.n	8002d4e <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c5e:	f7ff ffea 	bl	8002c36 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c62:	2300      	movs	r3, #0
 8002c64:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	691a      	ldr	r2, [r3, #16]
 8002c6a:	0750      	lsls	r0, r2, #29
 8002c6c:	d510      	bpl.n	8002c90 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	0751      	lsls	r1, r2, #29
 8002c72:	d50d      	bpl.n	8002c90 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c74:	f06f 0204 	mvn.w	r2, #4
 8002c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c84:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c86:	d068      	beq.n	8002d5a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c88:	f7ff ffd5 	bl	8002c36 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	691a      	ldr	r2, [r3, #16]
 8002c94:	0712      	lsls	r2, r2, #28
 8002c96:	d50f      	bpl.n	8002cb8 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	0710      	lsls	r0, r2, #28
 8002c9c:	d50c      	bpl.n	8002cb8 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c9e:	f06f 0208 	mvn.w	r2, #8
 8002ca2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cac:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cae:	d05a      	beq.n	8002d66 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cb0:	f7ff ffc1 	bl	8002c36 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	691a      	ldr	r2, [r3, #16]
 8002cbc:	06d2      	lsls	r2, r2, #27
 8002cbe:	d510      	bpl.n	8002ce2 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	06d0      	lsls	r0, r2, #27
 8002cc4:	d50d      	bpl.n	8002ce2 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cc6:	f06f 0210 	mvn.w	r2, #16
 8002cca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ccc:	2208      	movs	r2, #8
 8002cce:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cd8:	d04b      	beq.n	8002d72 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cda:	f7ff ffac 	bl	8002c36 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	07d1      	lsls	r1, r2, #31
 8002ce8:	d508      	bpl.n	8002cfc <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	07d2      	lsls	r2, r2, #31
 8002cee:	d505      	bpl.n	8002cfc <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cf0:	f06f 0201 	mvn.w	r2, #1
 8002cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7fe fafe 	bl	80012f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002cfc:	6823      	ldr	r3, [r4, #0]
 8002cfe:	691a      	ldr	r2, [r3, #16]
 8002d00:	0610      	lsls	r0, r2, #24
 8002d02:	d508      	bpl.n	8002d16 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d04:	68da      	ldr	r2, [r3, #12]
 8002d06:	0611      	lsls	r1, r2, #24
 8002d08:	d505      	bpl.n	8002d16 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d0a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d10:	4620      	mov	r0, r4
 8002d12:	f000 f98a 	bl	800302a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	0652      	lsls	r2, r2, #25
 8002d1c:	d508      	bpl.n	8002d30 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	0650      	lsls	r0, r2, #25
 8002d22:	d505      	bpl.n	8002d30 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f7ff ff85 	bl	8002c3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	691a      	ldr	r2, [r3, #16]
 8002d34:	0691      	lsls	r1, r2, #26
 8002d36:	d522      	bpl.n	8002d7e <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	0692      	lsls	r2, r2, #26
 8002d3c:	d51f      	bpl.n	8002d7e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d3e:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d42:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d44:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002d4a:	f000 b96d 	b.w	8003028 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d4e:	f7ff ff71 	bl	8002c34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d52:	4620      	mov	r0, r4
 8002d54:	f7ff ff70 	bl	8002c38 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d58:	e783      	b.n	8002c62 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5a:	f7ff ff6b 	bl	8002c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f7ff ff6a 	bl	8002c38 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d64:	e792      	b.n	8002c8c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d66:	f7ff ff65 	bl	8002c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	f7ff ff64 	bl	8002c38 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d70:	e7a0      	b.n	8002cb4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d72:	f7ff ff5f 	bl	8002c34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d76:	4620      	mov	r0, r4
 8002d78:	f7ff ff5e 	bl	8002c38 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d7c:	e7af      	b.n	8002cde <HAL_TIM_IRQHandler+0xa2>
}
 8002d7e:	bd10      	pop	{r4, pc}

08002d80 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d80:	4a24      	ldr	r2, [pc, #144]	; (8002e14 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8002d82:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d84:	4290      	cmp	r0, r2
 8002d86:	d00e      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d88:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d8c:	d00b      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d8e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002d92:	4290      	cmp	r0, r2
 8002d94:	d007      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d9a:	4290      	cmp	r0, r2
 8002d9c:	d003      	beq.n	8002da6 <TIM_Base_SetConfig+0x26>
 8002d9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002da2:	4290      	cmp	r0, r2
 8002da4:	d115      	bne.n	8002dd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002da6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002dac:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dae:	4a19      	ldr	r2, [pc, #100]	; (8002e14 <TIM_Base_SetConfig+0x94>)
 8002db0:	4290      	cmp	r0, r2
 8002db2:	d019      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002db4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002db8:	d016      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dba:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002dbe:	4290      	cmp	r0, r2
 8002dc0:	d012      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dc6:	4290      	cmp	r0, r2
 8002dc8:	d00e      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d00a      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dd2:	4a11      	ldr	r2, [pc, #68]	; (8002e18 <TIM_Base_SetConfig+0x98>)
 8002dd4:	4290      	cmp	r0, r2
 8002dd6:	d007      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002dd8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ddc:	4290      	cmp	r0, r2
 8002dde:	d003      	beq.n	8002de8 <TIM_Base_SetConfig+0x68>
 8002de0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002de4:	4290      	cmp	r0, r2
 8002de6:	d103      	bne.n	8002df0 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002de8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dee:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df0:	694a      	ldr	r2, [r1, #20]
 8002df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002df6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002df8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dfa:	688b      	ldr	r3, [r1, #8]
 8002dfc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dfe:	680b      	ldr	r3, [r1, #0]
 8002e00:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e02:	4b04      	ldr	r3, [pc, #16]	; (8002e14 <TIM_Base_SetConfig+0x94>)
 8002e04:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e06:	bf04      	itt	eq
 8002e08:	690b      	ldreq	r3, [r1, #16]
 8002e0a:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	6143      	str	r3, [r0, #20]
}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40010000 	.word	0x40010000
 8002e18:	40014000 	.word	0x40014000

08002e1c <HAL_TIM_Base_Init>:
{
 8002e1c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002e1e:	4604      	mov	r4, r0
 8002e20:	b330      	cbz	r0, 8002e70 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e22:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e2a:	b91b      	cbnz	r3, 8002e34 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e2c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e30:	f7fe fc9a 	bl	8001768 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e34:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e36:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e3c:	1d21      	adds	r1, r4, #4
 8002e3e:	f7ff ff9f 	bl	8002d80 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e42:	2301      	movs	r3, #1
 8002e44:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8002e48:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002e4e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002e52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002e56:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e62:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002e66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002e6a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002e6e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e70:	2001      	movs	r0, #1
 8002e72:	e7fc      	b.n	8002e6e <HAL_TIM_Base_Init+0x52>

08002e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e74:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e76:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e78:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e7a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e7e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002e82:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e84:	6083      	str	r3, [r0, #8]
}
 8002e86:	bd10      	pop	{r4, pc}

08002e88 <HAL_TIM_ConfigClockSource>:
{
 8002e88:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002e8a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002e8e:	2b01      	cmp	r3, #1
{
 8002e90:	4604      	mov	r4, r0
 8002e92:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002e96:	f000 808e 	beq.w	8002fb6 <HAL_TIM_ConfigClockSource+0x12e>
 8002e9a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002e9c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002ea0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002ea4:	6800      	ldr	r0, [r0, #0]
 8002ea6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002eb0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002eb2:	680b      	ldr	r3, [r1, #0]
 8002eb4:	2b60      	cmp	r3, #96	; 0x60
 8002eb6:	d04f      	beq.n	8002f58 <HAL_TIM_ConfigClockSource+0xd0>
 8002eb8:	d832      	bhi.n	8002f20 <HAL_TIM_ConfigClockSource+0x98>
 8002eba:	2b40      	cmp	r3, #64	; 0x40
 8002ebc:	d064      	beq.n	8002f88 <HAL_TIM_ConfigClockSource+0x100>
 8002ebe:	d816      	bhi.n	8002eee <HAL_TIM_ConfigClockSource+0x66>
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d00d      	beq.n	8002ee0 <HAL_TIM_ConfigClockSource+0x58>
 8002ec4:	d80a      	bhi.n	8002edc <HAL_TIM_ConfigClockSource+0x54>
 8002ec6:	f033 0110 	bics.w	r1, r3, #16
 8002eca:	d009      	beq.n	8002ee0 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002ed8:	4610      	mov	r0, r2
 8002eda:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8002edc:	2b30      	cmp	r3, #48	; 0x30
 8002ede:	d1f5      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8002ee0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ee2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f043 0307 	orr.w	r3, r3, #7
 8002eec:	e028      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002eee:	2b50      	cmp	r3, #80	; 0x50
 8002ef0:	d1ec      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ef2:	684a      	ldr	r2, [r1, #4]
 8002ef4:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002ef6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef8:	6a03      	ldr	r3, [r0, #32]
 8002efa:	f023 0301 	bic.w	r3, r3, #1
 8002efe:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f00:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f02:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f0a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002f0e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002f10:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f12:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f14:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f1a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002f1e:	e00f      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8002f20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f24:	d00d      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0xba>
 8002f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f2a:	d00c      	beq.n	8002f46 <HAL_TIM_ConfigClockSource+0xbe>
 8002f2c:	2b70      	cmp	r3, #112	; 0x70
 8002f2e:	d1cd      	bne.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f30:	68cb      	ldr	r3, [r1, #12]
 8002f32:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f36:	f7ff ff9d 	bl	8002e74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f3a:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 8002f40:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f42:	2200      	movs	r2, #0
 8002f44:	e7c2      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8002f46:	68cb      	ldr	r3, [r1, #12]
 8002f48:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002f4c:	f7ff ff92 	bl	8002e74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f50:	6883      	ldr	r3, [r0, #8]
 8002f52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f56:	e7f3      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f58:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f5a:	684d      	ldr	r5, [r1, #4]
 8002f5c:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f5e:	f023 0310 	bic.w	r3, r3, #16
 8002f62:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f64:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002f66:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f68:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f70:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f74:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002f78:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002f7a:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002f7c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f82:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002f86:	e7db      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f88:	684a      	ldr	r2, [r1, #4]
 8002f8a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8002f8c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f8e:	6a03      	ldr	r3, [r0, #32]
 8002f90:	f023 0301 	bic.w	r3, r3, #1
 8002f94:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f96:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f98:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fa0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002fa4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002fa6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fa8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002faa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fb0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002fb4:	e7c4      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	e78e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x50>
	...

08002fbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fbc:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fbe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	f04f 0302 	mov.w	r3, #2
 8002fc8:	d02a      	beq.n	8003020 <HAL_TIMEx_MasterConfigSynchronization+0x64>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fce:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fd0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8002fd2:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002fd4:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fd6:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fda:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fdc:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fde:	4c11      	ldr	r4, [pc, #68]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002fe0:	42a3      	cmp	r3, r4
 8002fe2:	d012      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe8:	d00f      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002fea:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8002fee:	42a3      	cmp	r3, r4
 8002ff0:	d00b      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002ff2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ff6:	42a3      	cmp	r3, r4
 8002ff8:	d007      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002ffa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ffe:	42a3      	cmp	r3, r4
 8003000:	d003      	beq.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003002:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8003006:	42a3      	cmp	r3, r4
 8003008:	d104      	bne.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800300a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800300c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003010:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003014:	2301      	movs	r3, #1
 8003016:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800301a:	2300      	movs	r3, #0
 800301c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003020:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003022:	bd30      	pop	{r4, r5, pc}
 8003024:	40010000 	.word	0x40010000

08003028 <HAL_TIMEx_CommutCallback>:
 8003028:	4770      	bx	lr

0800302a <HAL_TIMEx_BreakCallback>:
 800302a:	4770      	bx	lr

0800302c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800302c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800302e:	f102 030c 	add.w	r3, r2, #12
 8003032:	e853 3f00 	ldrex	r3, [r3]
 8003036:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303a:	320c      	adds	r2, #12
 800303c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003040:	6802      	ldr	r2, [r0, #0]
 8003042:	2900      	cmp	r1, #0
 8003044:	d1f2      	bne.n	800302c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003046:	f102 0314 	add.w	r3, r2, #20
 800304a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003052:	f102 0c14 	add.w	ip, r2, #20
 8003056:	e84c 3100 	strex	r1, r3, [ip]
 800305a:	2900      	cmp	r1, #0
 800305c:	d1f3      	bne.n	8003046 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800305e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003060:	2b01      	cmp	r3, #1
 8003062:	d10b      	bne.n	800307c <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003064:	f102 030c 	add.w	r3, r2, #12
 8003068:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800306c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003070:	f102 0c0c 	add.w	ip, r2, #12
 8003074:	e84c 3100 	strex	r1, r3, [ip]
 8003078:	2900      	cmp	r1, #0
 800307a:	d1f3      	bne.n	8003064 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800307c:	2320      	movs	r3, #32
 800307e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003082:	2300      	movs	r3, #0
 8003084:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003086:	4770      	bx	lr

08003088 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003088:	6802      	ldr	r2, [r0, #0]
 800308a:	68c1      	ldr	r1, [r0, #12]
 800308c:	6913      	ldr	r3, [r2, #16]
 800308e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003092:	430b      	orrs	r3, r1
{
 8003094:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003096:	6113      	str	r3, [r2, #16]
{
 8003098:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800309a:	6883      	ldr	r3, [r0, #8]
 800309c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800309e:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030a0:	4303      	orrs	r3, r0
 80030a2:	6968      	ldr	r0, [r5, #20]
 80030a4:	4303      	orrs	r3, r0
 80030a6:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 80030a8:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80030ac:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030b0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80030b2:	430b      	orrs	r3, r1
 80030b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030b6:	6953      	ldr	r3, [r2, #20]
 80030b8:	69a9      	ldr	r1, [r5, #24]
 80030ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030be:	430b      	orrs	r3, r1
 80030c0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030c2:	4b1f      	ldr	r3, [pc, #124]	; (8003140 <UART_SetConfig+0xb8>)
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d003      	beq.n	80030d0 <UART_SetConfig+0x48>
 80030c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d123      	bne.n	8003118 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030d0:	f7ff fa0c 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d4:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030d6:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030dc:	e9d5 4600 	ldrd	r4, r6, [r5]
 80030e0:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030e4:	d11b      	bne.n	800311e <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030e6:	19b2      	adds	r2, r6, r6
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	415b      	adcs	r3, r3
 80030ee:	f7fd fdd3 	bl	8000c98 <__aeabi_uldivmod>
 80030f2:	2264      	movs	r2, #100	; 0x64
 80030f4:	fbb0 f1f2 	udiv	r1, r0, r2
 80030f8:	fb02 0311 	mls	r3, r2, r1, r0
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	3332      	adds	r3, #50	; 0x32
 8003100:	fbb3 f3f2 	udiv	r3, r3, r2
 8003104:	f003 0207 	and.w	r2, r3, #7
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800310e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003112:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003114:	60a3      	str	r3, [r4, #8]
  }
}
 8003116:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8003118:	f7ff f9d8 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 800311c:	e7da      	b.n	80030d4 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311e:	00b2      	lsls	r2, r6, #2
 8003120:	0fb3      	lsrs	r3, r6, #30
 8003122:	f7fd fdb9 	bl	8000c98 <__aeabi_uldivmod>
 8003126:	2264      	movs	r2, #100	; 0x64
 8003128:	fbb0 f1f2 	udiv	r1, r0, r2
 800312c:	fb02 0311 	mls	r3, r2, r1, r0
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	3332      	adds	r3, #50	; 0x32
 8003134:	fbb3 f3f2 	udiv	r3, r3, r2
 8003138:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800313c:	e7ea      	b.n	8003114 <UART_SetConfig+0x8c>
 800313e:	bf00      	nop
 8003140:	40011000 	.word	0x40011000

08003144 <HAL_UART_Init>:
{
 8003144:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003146:	4604      	mov	r4, r0
 8003148:	b340      	cbz	r0, 800319c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800314a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800314e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003152:	b91b      	cbnz	r3, 800315c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003154:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003158:	f7fe fb3a 	bl	80017d0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800315c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800315e:	2324      	movs	r3, #36	; 0x24
 8003160:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8003164:	68d3      	ldr	r3, [r2, #12]
 8003166:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800316a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800316c:	4620      	mov	r0, r4
 800316e:	f7ff ff8b 	bl	8003088 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	691a      	ldr	r2, [r3, #16]
 8003176:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800317a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003182:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800318a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800318e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003190:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003192:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003196:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800319a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800319c:	2001      	movs	r0, #1
 800319e:	e7fc      	b.n	800319a <HAL_UART_Init+0x56>

080031a0 <HAL_UART_Transmit_DMA>:
{
 80031a0:	b538      	push	{r3, r4, r5, lr}
 80031a2:	4604      	mov	r4, r0
 80031a4:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80031a6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80031aa:	2a20      	cmp	r2, #32
 80031ac:	d132      	bne.n	8003214 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 80031ae:	b379      	cbz	r1, 8003210 <HAL_UART_Transmit_DMA+0x70>
 80031b0:	b373      	cbz	r3, 8003210 <HAL_UART_Transmit_DMA+0x70>
    __HAL_LOCK(huart);
 80031b2:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80031b6:	2a01      	cmp	r2, #1
 80031b8:	d02c      	beq.n	8003214 <HAL_UART_Transmit_DMA+0x74>
 80031ba:	2201      	movs	r2, #1
 80031bc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031c0:	6b60      	ldr	r0, [r4, #52]	; 0x34
    huart->TxXferCount = Size;
 80031c2:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c4:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031c6:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c8:	6425      	str	r5, [r4, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031ca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031ce:	4a12      	ldr	r2, [pc, #72]	; (8003218 <HAL_UART_Transmit_DMA+0x78>)
    huart->TxXferSize = Size;
 80031d0:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80031d2:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031d4:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80031d6:	4a11      	ldr	r2, [pc, #68]	; (800321c <HAL_UART_Transmit_DMA+0x7c>)
 80031d8:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80031da:	4a11      	ldr	r2, [pc, #68]	; (8003220 <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 80031dc:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80031e0:	6822      	ldr	r2, [r4, #0]
 80031e2:	3204      	adds	r2, #4
 80031e4:	f7fe fcde 	bl	8001ba4 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80031e8:	6823      	ldr	r3, [r4, #0]
 80031ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031ee:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f6:	f102 0314 	add.w	r3, r2, #20
 80031fa:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003202:	f102 0114 	add.w	r1, r2, #20
 8003206:	e841 3000 	strex	r0, r3, [r1]
 800320a:	2800      	cmp	r0, #0
 800320c:	d1f3      	bne.n	80031f6 <HAL_UART_Transmit_DMA+0x56>
}
 800320e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8003210:	2001      	movs	r0, #1
 8003212:	e7fc      	b.n	800320e <HAL_UART_Transmit_DMA+0x6e>
    return HAL_BUSY;
 8003214:	2002      	movs	r0, #2
 8003216:	e7fa      	b.n	800320e <HAL_UART_Transmit_DMA+0x6e>
 8003218:	08003225 	.word	0x08003225
 800321c:	08003273 	.word	0x08003273
 8003220:	08003281 	.word	0x08003281

08003224 <UART_DMATransmitCplt>:
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003224:	6802      	ldr	r2, [r0, #0]
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	f412 7280 	ands.w	r2, r2, #256	; 0x100
{
 800322c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800322e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003230:	d11a      	bne.n	8003268 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 8003232:	84da      	strh	r2, [r3, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003234:	6819      	ldr	r1, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003236:	f101 0214 	add.w	r2, r1, #20
 800323a:	e852 2f00 	ldrex	r2, [r2]
 800323e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003242:	3114      	adds	r1, #20
 8003244:	e841 2000 	strex	r0, r2, [r1]
   return(result);
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2800      	cmp	r0, #0
 800324c:	d1f2      	bne.n	8003234 <UART_DMATransmitCplt+0x10>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324e:	f102 030c 	add.w	r3, r2, #12
 8003252:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325a:	f102 000c 	add.w	r0, r2, #12
 800325e:	e840 3100 	strex	r1, r3, [r0]
 8003262:	2900      	cmp	r1, #0
 8003264:	d1f3      	bne.n	800324e <UART_DMATransmitCplt+0x2a>
}
 8003266:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8003268:	4618      	mov	r0, r3
 800326a:	f7fe fb2f 	bl	80018cc <HAL_UART_TxCpltCallback>
}
 800326e:	e7fa      	b.n	8003266 <UART_DMATransmitCplt+0x42>

08003270 <HAL_UART_TxHalfCpltCallback>:
 8003270:	4770      	bx	lr

08003272 <UART_DMATxHalfCplt>:
{
 8003272:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8003274:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003276:	f7ff fffb 	bl	8003270 <HAL_UART_TxHalfCpltCallback>
}
 800327a:	bd08      	pop	{r3, pc}

0800327c <HAL_UART_RxCpltCallback>:
 800327c:	4770      	bx	lr

0800327e <HAL_UART_ErrorCallback>:
 800327e:	4770      	bx	lr

08003280 <UART_DMAError>:
{
 8003280:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003282:	6b80      	ldr	r0, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003284:	6803      	ldr	r3, [r0, #0]
 8003286:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003288:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 800328c:	2921      	cmp	r1, #33	; 0x21
 800328e:	d112      	bne.n	80032b6 <UART_DMAError+0x36>
 8003290:	0612      	lsls	r2, r2, #24
 8003292:	d510      	bpl.n	80032b6 <UART_DMAError+0x36>
    huart->TxXferCount = 0x00U;
 8003294:	2200      	movs	r2, #0
 8003296:	84c2      	strh	r2, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003298:	f103 020c 	add.w	r2, r3, #12
 800329c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032a0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a4:	f103 0c0c 	add.w	ip, r3, #12
 80032a8:	e84c 2100 	strex	r1, r2, [ip]
 80032ac:	2900      	cmp	r1, #0
 80032ae:	d1f3      	bne.n	8003298 <UART_DMAError+0x18>
  huart->gState = HAL_UART_STATE_READY;
 80032b0:	2220      	movs	r2, #32
 80032b2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032b6:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80032b8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80032bc:	2a22      	cmp	r2, #34	; 0x22
 80032be:	d105      	bne.n	80032cc <UART_DMAError+0x4c>
 80032c0:	065b      	lsls	r3, r3, #25
 80032c2:	d503      	bpl.n	80032cc <UART_DMAError+0x4c>
    huart->RxXferCount = 0x00U;
 80032c4:	2300      	movs	r3, #0
 80032c6:	85c3      	strh	r3, [r0, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80032c8:	f7ff feb0 	bl	800302c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80032cc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80032ce:	f043 0310 	orr.w	r3, r3, #16
 80032d2:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80032d4:	f7ff ffd3 	bl	800327e <HAL_UART_ErrorCallback>
}
 80032d8:	bd08      	pop	{r3, pc}

080032da <UART_DMAAbortOnError>:
{
 80032da:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032dc:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80032de:	2300      	movs	r3, #0
 80032e0:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80032e2:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80032e4:	f7ff ffcb 	bl	800327e <HAL_UART_ErrorCallback>
}
 80032e8:	bd08      	pop	{r3, pc}

080032ea <HAL_UARTEx_RxEventCallback>:
}
 80032ea:	4770      	bx	lr

080032ec <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032ec:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80032f0:	2b22      	cmp	r3, #34	; 0x22
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80032f2:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032f4:	d141      	bne.n	800337a <UART_Receive_IT.isra.0+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f6:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80032f8:	6a83      	ldr	r3, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032fa:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032fc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003300:	d13e      	bne.n	8003380 <UART_Receive_IT.isra.0+0x94>
 8003302:	6901      	ldr	r1, [r0, #16]
 8003304:	2900      	cmp	r1, #0
 8003306:	d13e      	bne.n	8003386 <UART_Receive_IT.isra.0+0x9a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003308:	6852      	ldr	r2, [r2, #4]
 800330a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800330e:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8003312:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003314:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003316:	3b01      	subs	r3, #1
 8003318:	b29b      	uxth	r3, r3
 800331a:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800331c:	2b00      	cmp	r3, #0
 800331e:	d12c      	bne.n	800337a <UART_Receive_IT.isra.0+0x8e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003320:	6802      	ldr	r2, [r0, #0]
 8003322:	68d1      	ldr	r1, [r2, #12]
 8003324:	f021 0120 	bic.w	r1, r1, #32
 8003328:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800332a:	68d1      	ldr	r1, [r2, #12]
 800332c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003330:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003332:	6951      	ldr	r1, [r2, #20]
 8003334:	f021 0101 	bic.w	r1, r1, #1
 8003338:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800333a:	2220      	movs	r2, #32
 800333c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003340:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003342:	2a01      	cmp	r2, #1
 8003344:	6802      	ldr	r2, [r0, #0]
 8003346:	d128      	bne.n	800339a <UART_Receive_IT.isra.0+0xae>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003348:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800334a:	f102 030c 	add.w	r3, r2, #12
 800334e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003352:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	f102 0c0c 	add.w	ip, r2, #12
 800335a:	e84c 3100 	strex	r1, r3, [ip]
 800335e:	2900      	cmp	r1, #0
 8003360:	d1f3      	bne.n	800334a <UART_Receive_IT.isra.0+0x5e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003362:	6813      	ldr	r3, [r2, #0]
 8003364:	06db      	lsls	r3, r3, #27
 8003366:	d505      	bpl.n	8003374 <UART_Receive_IT.isra.0+0x88>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003368:	9101      	str	r1, [sp, #4]
 800336a:	6813      	ldr	r3, [r2, #0]
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	6853      	ldr	r3, [r2, #4]
 8003370:	9301      	str	r3, [sp, #4]
 8003372:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003374:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003376:	f7ff ffb8 	bl	80032ea <HAL_UARTEx_RxEventCallback>
}
 800337a:	b003      	add	sp, #12
 800337c:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003380:	b939      	cbnz	r1, 8003392 <UART_Receive_IT.isra.0+0xa6>
 8003382:	6901      	ldr	r1, [r0, #16]
 8003384:	b929      	cbnz	r1, 8003392 <UART_Receive_IT.isra.0+0xa6>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003386:	6852      	ldr	r2, [r2, #4]
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800338c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800338e:	3301      	adds	r3, #1
 8003390:	e7bf      	b.n	8003312 <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003392:	6852      	ldr	r2, [r2, #4]
 8003394:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003398:	e7f7      	b.n	800338a <UART_Receive_IT.isra.0+0x9e>
        HAL_UART_RxCpltCallback(huart);
 800339a:	f7ff ff6f 	bl	800327c <HAL_UART_RxCpltCallback>
 800339e:	e7ec      	b.n	800337a <UART_Receive_IT.isra.0+0x8e>

080033a0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80033a0:	6803      	ldr	r3, [r0, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
{
 80033a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (errorflags == RESET)
 80033a6:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033a8:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033aa:	695d      	ldr	r5, [r3, #20]
{
 80033ac:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80033ae:	d108      	bne.n	80033c2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033b0:	0696      	lsls	r6, r2, #26
 80033b2:	d568      	bpl.n	8003486 <HAL_UART_IRQHandler+0xe6>
 80033b4:	068d      	lsls	r5, r1, #26
 80033b6:	d566      	bpl.n	8003486 <HAL_UART_IRQHandler+0xe6>
}
 80033b8:	b002      	add	sp, #8
 80033ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80033be:	f7ff bf95 	b.w	80032ec <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033c2:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033c6:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80033ca:	4305      	orrs	r5, r0
 80033cc:	d05b      	beq.n	8003486 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033ce:	07d6      	lsls	r6, r2, #31
 80033d0:	d505      	bpl.n	80033de <HAL_UART_IRQHandler+0x3e>
 80033d2:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033d4:	bf42      	ittt	mi
 80033d6:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 80033d8:	f043 0301 	orrmi.w	r3, r3, #1
 80033dc:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033de:	0753      	lsls	r3, r2, #29
 80033e0:	d504      	bpl.n	80033ec <HAL_UART_IRQHandler+0x4c>
 80033e2:	b118      	cbz	r0, 80033ec <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033e6:	f043 0302 	orr.w	r3, r3, #2
 80033ea:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033ec:	0796      	lsls	r6, r2, #30
 80033ee:	d504      	bpl.n	80033fa <HAL_UART_IRQHandler+0x5a>
 80033f0:	b118      	cbz	r0, 80033fa <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033f4:	f043 0304 	orr.w	r3, r3, #4
 80033f8:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033fa:	0715      	lsls	r5, r2, #28
 80033fc:	d507      	bpl.n	800340e <HAL_UART_IRQHandler+0x6e>
 80033fe:	f001 0320 	and.w	r3, r1, #32
 8003402:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003404:	bf1e      	ittt	ne
 8003406:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8003408:	f043 0308 	orrne.w	r3, r3, #8
 800340c:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800340e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003410:	2b00      	cmp	r3, #0
 8003412:	d032      	beq.n	800347a <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003414:	0692      	lsls	r2, r2, #26
 8003416:	d504      	bpl.n	8003422 <HAL_UART_IRQHandler+0x82>
 8003418:	068b      	lsls	r3, r1, #26
 800341a:	d502      	bpl.n	8003422 <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 800341c:	4620      	mov	r0, r4
 800341e:	f7ff ff65 	bl	80032ec <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003422:	6826      	ldr	r6, [r4, #0]
 8003424:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003426:	6c22      	ldr	r2, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003428:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800342c:	f002 0208 	and.w	r2, r2, #8
 8003430:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8003434:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003436:	d022      	beq.n	800347e <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8003438:	f7ff fdf8 	bl	800302c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800343c:	6973      	ldr	r3, [r6, #20]
 800343e:	065e      	lsls	r6, r3, #25
 8003440:	d518      	bpl.n	8003474 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003442:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003444:	f102 0314 	add.w	r3, r2, #20
 8003448:	e853 3f00 	ldrex	r3, [r3]
 800344c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003450:	3214      	adds	r2, #20
 8003452:	e842 3100 	strex	r1, r3, [r2]
 8003456:	2900      	cmp	r1, #0
 8003458:	d1f3      	bne.n	8003442 <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 800345a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800345c:	b150      	cbz	r0, 8003474 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800345e:	4b72      	ldr	r3, [pc, #456]	; (8003628 <HAL_UART_IRQHandler+0x288>)
 8003460:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003462:	f7fe fc18 	bl	8001c96 <HAL_DMA_Abort_IT>
 8003466:	b140      	cbz	r0, 800347a <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003468:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800346a:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 800346c:	b002      	add	sp, #8
 800346e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003472:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff ff02 	bl	800327e <HAL_UART_ErrorCallback>
}
 800347a:	b002      	add	sp, #8
 800347c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800347e:	f7ff fefe 	bl	800327e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003482:	6425      	str	r5, [r4, #64]	; 0x40
 8003484:	e7f9      	b.n	800347a <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003486:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003488:	2801      	cmp	r0, #1
 800348a:	f040 8091 	bne.w	80035b0 <HAL_UART_IRQHandler+0x210>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800348e:	06d5      	lsls	r5, r2, #27
 8003490:	f140 808e 	bpl.w	80035b0 <HAL_UART_IRQHandler+0x210>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003494:	06c8      	lsls	r0, r1, #27
 8003496:	f140 808b 	bpl.w	80035b0 <HAL_UART_IRQHandler+0x210>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800349a:	2200      	movs	r2, #0
 800349c:	9201      	str	r2, [sp, #4]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	9201      	str	r2, [sp, #4]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	9201      	str	r2, [sp, #4]
 80034a6:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a8:	695a      	ldr	r2, [r3, #20]
 80034aa:	0652      	lsls	r2, r2, #25
 80034ac:	d54c      	bpl.n	8003548 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034ae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80034b0:	680a      	ldr	r2, [r1, #0]
 80034b2:	6852      	ldr	r2, [r2, #4]
 80034b4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80034b6:	2a00      	cmp	r2, #0
 80034b8:	d0df      	beq.n	800347a <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034ba:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80034bc:	4290      	cmp	r0, r2
 80034be:	d9dc      	bls.n	800347a <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80034c0:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034c2:	69ca      	ldr	r2, [r1, #28]
 80034c4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80034c8:	d036      	beq.n	8003538 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ca:	f103 020c 	add.w	r2, r3, #12
 80034ce:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d6:	f103 000c 	add.w	r0, r3, #12
 80034da:	e840 2100 	strex	r1, r2, [r0]
 80034de:	2900      	cmp	r1, #0
 80034e0:	d1f3      	bne.n	80034ca <HAL_UART_IRQHandler+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e2:	f103 0214 	add.w	r2, r3, #20
 80034e6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ea:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ee:	f103 0014 	add.w	r0, r3, #20
 80034f2:	e840 2100 	strex	r1, r2, [r0]
 80034f6:	2900      	cmp	r1, #0
 80034f8:	d1f3      	bne.n	80034e2 <HAL_UART_IRQHandler+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	f103 0214 	add.w	r2, r3, #20
 80034fe:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003506:	f103 0014 	add.w	r0, r3, #20
 800350a:	e840 2100 	strex	r1, r2, [r0]
 800350e:	2900      	cmp	r1, #0
 8003510:	d1f3      	bne.n	80034fa <HAL_UART_IRQHandler+0x15a>
          huart->RxState = HAL_UART_STATE_READY;
 8003512:	2220      	movs	r2, #32
 8003514:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003518:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351a:	f103 020c 	add.w	r2, r3, #12
 800351e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003522:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003526:	f103 000c 	add.w	r0, r3, #12
 800352a:	e840 2100 	strex	r1, r2, [r0]
 800352e:	2900      	cmp	r1, #0
 8003530:	d1f3      	bne.n	800351a <HAL_UART_IRQHandler+0x17a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003532:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003534:	f7fe fb70 	bl	8001c18 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003538:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 800353a:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800353c:	1ac9      	subs	r1, r1, r3
 800353e:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003540:	4620      	mov	r0, r4
 8003542:	f7ff fed2 	bl	80032ea <HAL_UARTEx_RxEventCallback>
 8003546:	e798      	b.n	800347a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003548:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 800354a:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800354c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
      if ((huart->RxXferCount > 0U)
 800354e:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003550:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8003552:	2800      	cmp	r0, #0
 8003554:	d091      	beq.n	800347a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003556:	1a89      	subs	r1, r1, r2
 8003558:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800355a:	2900      	cmp	r1, #0
 800355c:	d08d      	beq.n	800347a <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800355e:	f103 020c 	add.w	r2, r3, #12
 8003562:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003566:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356a:	f103 050c 	add.w	r5, r3, #12
 800356e:	e845 2000 	strex	r0, r2, [r5]
 8003572:	2800      	cmp	r0, #0
 8003574:	d1f3      	bne.n	800355e <HAL_UART_IRQHandler+0x1be>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003576:	f103 0214 	add.w	r2, r3, #20
 800357a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003582:	f103 0514 	add.w	r5, r3, #20
 8003586:	e845 2000 	strex	r0, r2, [r5]
 800358a:	2800      	cmp	r0, #0
 800358c:	d1f3      	bne.n	8003576 <HAL_UART_IRQHandler+0x1d6>
        huart->RxState = HAL_UART_STATE_READY;
 800358e:	2220      	movs	r2, #32
 8003590:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003594:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003596:	f103 020c 	add.w	r2, r3, #12
 800359a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800359e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a2:	f103 050c 	add.w	r5, r3, #12
 80035a6:	e845 2000 	strex	r0, r2, [r5]
 80035aa:	2800      	cmp	r0, #0
 80035ac:	d1f3      	bne.n	8003596 <HAL_UART_IRQHandler+0x1f6>
 80035ae:	e7c7      	b.n	8003540 <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035b0:	0616      	lsls	r6, r2, #24
 80035b2:	d528      	bpl.n	8003606 <HAL_UART_IRQHandler+0x266>
 80035b4:	060d      	lsls	r5, r1, #24
 80035b6:	d526      	bpl.n	8003606 <HAL_UART_IRQHandler+0x266>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035b8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80035bc:	2a21      	cmp	r2, #33	; 0x21
 80035be:	f47f af5c 	bne.w	800347a <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035c2:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80035c4:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035c6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80035ca:	d117      	bne.n	80035fc <HAL_UART_IRQHandler+0x25c>
 80035cc:	6921      	ldr	r1, [r4, #16]
 80035ce:	b9a9      	cbnz	r1, 80035fc <HAL_UART_IRQHandler+0x25c>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035d0:	f832 1b02 	ldrh.w	r1, [r2], #2
 80035d4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80035d8:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035da:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80035dc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80035de:	3a01      	subs	r2, #1
 80035e0:	b292      	uxth	r2, r2
 80035e2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80035e4:	2a00      	cmp	r2, #0
 80035e6:	f47f af48 	bne.w	800347a <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035f0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035f8:	60da      	str	r2, [r3, #12]
 80035fa:	e73e      	b.n	800347a <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035fc:	1c51      	adds	r1, r2, #1
 80035fe:	6221      	str	r1, [r4, #32]
 8003600:	7812      	ldrb	r2, [r2, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	e7ea      	b.n	80035dc <HAL_UART_IRQHandler+0x23c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003606:	0650      	lsls	r0, r2, #25
 8003608:	f57f af37 	bpl.w	800347a <HAL_UART_IRQHandler+0xda>
 800360c:	064a      	lsls	r2, r1, #25
 800360e:	f57f af34 	bpl.w	800347a <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003618:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800361a:	2320      	movs	r3, #32
 800361c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8003620:	4620      	mov	r0, r4
 8003622:	f7fe f953 	bl	80018cc <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003626:	e728      	b.n	800347a <HAL_UART_IRQHandler+0xda>
 8003628:	080032db 	.word	0x080032db

0800362c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 800362c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
		
    if (function_char < ' ') {
 8003630:	281f      	cmp	r0, #31
{
 8003632:	b087      	sub	sp, #28
        Character = 0;
    } else {
        function_char -= 32;
 8003634:	bf84      	itt	hi
 8003636:	3820      	subhi	r0, #32
 8003638:	b2c0      	uxtbhi	r0, r0
{
 800363a:	9303      	str	r3, [sp, #12]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
		{
		temp[k] = font[function_char][k];
 800363c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003640:	4b25      	ldr	r3, [pc, #148]	; (80036d8 <ILI9341_Draw_Char+0xac>)
{
 8003642:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
		temp[k] = font[function_char][k];
 8003646:	eb03 0540 	add.w	r5, r3, r0, lsl #1
 800364a:	f853 0010 	ldr.w	r0, [r3, r0, lsl #1]
 800364e:	9004      	str	r0, [sp, #16]
 8003650:	88ab      	ldrh	r3, [r5, #4]
 8003652:	f8ad 3014 	strh.w	r3, [sp, #20]
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8003656:	b296      	uxth	r6, r2
 8003658:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800365c:	b28d      	uxth	r5, r1
 800365e:	00e3      	lsls	r3, r4, #3
 8003660:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 8003664:	9100      	str	r1, [sp, #0]
 8003666:	0052      	lsls	r2, r2, #1
 8003668:	b29b      	uxth	r3, r3
 800366a:	b292      	uxth	r2, r2
 800366c:	4631      	mov	r1, r6
 800366e:	4628      	mov	r0, r5
 8003670:	f000 fb44 	bl	8003cfc <ILI9341_Draw_Rectangle>
 8003674:	46aa      	mov	sl, r5
 8003676:	2700      	movs	r7, #0
    for (j=0; j<CHAR_WIDTH; j++) {
        for (i=0; i<CHAR_HEIGHT; i++) {
            if (temp[j] & (1<<i)) {			
							if(Size == 1)
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003678:	eb05 0b07 	add.w	fp, r5, r7
{
 800367c:	46b1      	mov	r9, r6
 800367e:	f04f 0800 	mov.w	r8, #0
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003682:	fa1f fb8b 	uxth.w	fp, fp
            if (temp[j] & (1<<i)) {			
 8003686:	ab04      	add	r3, sp, #16
 8003688:	5ddb      	ldrb	r3, [r3, r7]
 800368a:	fa43 f308 	asr.w	r3, r3, r8
 800368e:	07db      	lsls	r3, r3, #31
 8003690:	d508      	bpl.n	80036a4 <ILI9341_Draw_Char+0x78>
							if(Size == 1)
 8003692:	2c01      	cmp	r4, #1
 8003694:	d117      	bne.n	80036c6 <ILI9341_Draw_Char+0x9a>
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8003696:	eb06 0108 	add.w	r1, r6, r8
 800369a:	9a03      	ldr	r2, [sp, #12]
 800369c:	b289      	uxth	r1, r1
 800369e:	4658      	mov	r0, fp
 80036a0:	f000 fa7c 	bl	8003b9c <ILI9341_Draw_Pixel>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80036a4:	f108 0801 	add.w	r8, r8, #1
 80036a8:	44a1      	add	r9, r4
 80036aa:	f1b8 0f08 	cmp.w	r8, #8
 80036ae:	fa1f f989 	uxth.w	r9, r9
 80036b2:	d1e8      	bne.n	8003686 <ILI9341_Draw_Char+0x5a>
    for (j=0; j<CHAR_WIDTH; j++) {
 80036b4:	3701      	adds	r7, #1
 80036b6:	44a2      	add	sl, r4
 80036b8:	2f06      	cmp	r7, #6
 80036ba:	fa1f fa8a 	uxth.w	sl, sl
 80036be:	d1db      	bne.n	8003678 <ILI9341_Draw_Char+0x4c>
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
							}
            }						
        }
    }
}
 80036c0:	b007      	add	sp, #28
 80036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80036c6:	9b03      	ldr	r3, [sp, #12]
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	4622      	mov	r2, r4
 80036cc:	4623      	mov	r3, r4
 80036ce:	4649      	mov	r1, r9
 80036d0:	4650      	mov	r0, sl
 80036d2:	f000 fb13 	bl	8003cfc <ILI9341_Draw_Rectangle>
 80036d6:	e7e5      	b.n	80036a4 <ILI9341_Draw_Char+0x78>
 80036d8:	080096b3 	.word	0x080096b3

080036dc <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80036dc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80036e0:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 80036e4:	f8bd 902c 	ldrh.w	r9, [sp, #44]	; 0x2c
    while (*Text) {
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
        X += CHAR_WIDTH*Size;
 80036e8:	eb08 0548 	add.w	r5, r8, r8, lsl #1
 80036ec:	006d      	lsls	r5, r5, #1
{
 80036ee:	460c      	mov	r4, r1
 80036f0:	4617      	mov	r7, r2
 80036f2:	469a      	mov	sl, r3
        X += CHAR_WIDTH*Size;
 80036f4:	b2ed      	uxtb	r5, r5
 80036f6:	1e46      	subs	r6, r0, #1
    while (*Text) {
 80036f8:	f816 0f01 	ldrb.w	r0, [r6, #1]!
 80036fc:	b910      	cbnz	r0, 8003704 <ILI9341_Draw_Text+0x28>
    }
}
 80036fe:	b002      	add	sp, #8
 8003700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003704:	4621      	mov	r1, r4
 8003706:	e9cd 8900 	strd	r8, r9, [sp]
 800370a:	4653      	mov	r3, sl
 800370c:	463a      	mov	r2, r7
        X += CHAR_WIDTH*Size;
 800370e:	442c      	add	r4, r5
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8003710:	f7ff ff8c 	bl	800362c <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8003714:	b2e4      	uxtb	r4, r4
 8003716:	e7ef      	b.n	80036f8 <ILI9341_Draw_Text+0x1c>

08003718 <ILI9341_SPI_Init>:

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8003718:	4802      	ldr	r0, [pc, #8]	; (8003724 <ILI9341_SPI_Init+0xc>)
 800371a:	2200      	movs	r2, #0
 800371c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003720:	f7fe bc52 	b.w	8001fc8 <HAL_GPIO_WritePin>
 8003724:	40020400 	.word	0x40020400

08003728 <ILI9341_SPI_Send>:
}

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8003728:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 800372a:	2301      	movs	r3, #1
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 800372c:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_SPI_Transmit(LCD_SPI, &SPI_Data, 1, 1);
 8003730:	461a      	mov	r2, r3
 8003732:	f10d 0107 	add.w	r1, sp, #7
 8003736:	4803      	ldr	r0, [pc, #12]	; (8003744 <ILI9341_SPI_Send+0x1c>)
 8003738:	f7fe ffe4 	bl	8002704 <HAL_SPI_Transmit>
}
 800373c:	b003      	add	sp, #12
 800373e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003742:	bf00      	nop
 8003744:	20000504 	.word	0x20000504

08003748 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8003748:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800374a:	4c0c      	ldr	r4, [pc, #48]	; (800377c <ILI9341_Write_Command+0x34>)
void ILI9341_Write_Command(uint8_t Command) {
 800374c:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800374e:	2200      	movs	r2, #0
 8003750:	4620      	mov	r0, r4
 8003752:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003756:	f7fe fc37 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800375a:	2200      	movs	r2, #0
 800375c:	2104      	movs	r1, #4
 800375e:	4620      	mov	r0, r4
 8003760:	f7fe fc32 	bl	8001fc8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8003764:	4628      	mov	r0, r5
 8003766:	f7ff ffdf 	bl	8003728 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800376a:	4620      	mov	r0, r4
 800376c:	2201      	movs	r2, #1
}
 800376e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003772:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003776:	f7fe bc27 	b.w	8001fc8 <HAL_GPIO_WritePin>
 800377a:	bf00      	nop
 800377c:	40020400 	.word	0x40020400

08003780 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 8003780:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003782:	4c0c      	ldr	r4, [pc, #48]	; (80037b4 <ILI9341_Write_Data+0x34>)
void ILI9341_Write_Data(uint8_t Data) {
 8003784:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003786:	2201      	movs	r2, #1
 8003788:	4620      	mov	r0, r4
 800378a:	2104      	movs	r1, #4
 800378c:	f7fe fc1c 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003790:	2200      	movs	r2, #0
 8003792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003796:	4620      	mov	r0, r4
 8003798:	f7fe fc16 	bl	8001fc8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 800379c:	4628      	mov	r0, r5
 800379e:	f7ff ffc3 	bl	8003728 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80037a2:	4620      	mov	r0, r4
 80037a4:	2201      	movs	r2, #1
}
 80037a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80037aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037ae:	f7fe bc0b 	b.w	8001fc8 <HAL_GPIO_WritePin>
 80037b2:	bf00      	nop
 80037b4:	40020400 	.word	0x40020400

080037b8 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80037b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ba:	4607      	mov	r7, r0
	ILI9341_Write_Command(0x2A);
 80037bc:	202a      	movs	r0, #42	; 0x2a
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80037be:	460d      	mov	r5, r1
 80037c0:	4616      	mov	r6, r2
 80037c2:	461c      	mov	r4, r3
	ILI9341_Write_Command(0x2A);
 80037c4:	f7ff ffc0 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 80037c8:	0a38      	lsrs	r0, r7, #8
 80037ca:	f7ff ffd9 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 80037ce:	b2f8      	uxtb	r0, r7
 80037d0:	f7ff ffd6 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 80037d4:	0a30      	lsrs	r0, r6, #8
 80037d6:	f7ff ffd3 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 80037da:	b2f0      	uxtb	r0, r6
 80037dc:	f7ff ffd0 	bl	8003780 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 80037e0:	202b      	movs	r0, #43	; 0x2b
 80037e2:	f7ff ffb1 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 80037e6:	0a28      	lsrs	r0, r5, #8
 80037e8:	f7ff ffca 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 80037ec:	b2e8      	uxtb	r0, r5
 80037ee:	f7ff ffc7 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 80037f2:	0a20      	lsrs	r0, r4, #8
 80037f4:	f7ff ffc4 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 80037f8:	b2e0      	uxtb	r0, r4
 80037fa:	f7ff ffc1 	bl	8003780 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
}
 80037fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Write_Command(0x2C);
 8003802:	202c      	movs	r0, #44	; 0x2c
 8003804:	f7ff bfa0 	b.w	8003748 <ILI9341_Write_Command>

08003808 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 8003808:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800380a:	4c0c      	ldr	r4, [pc, #48]	; (800383c <ILI9341_Reset+0x34>)
 800380c:	2200      	movs	r2, #0
 800380e:	2102      	movs	r1, #2
 8003810:	4620      	mov	r0, r4
 8003812:	f7fe fbd9 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003816:	20c8      	movs	r0, #200	; 0xc8
 8003818:	f7fe f8ba 	bl	8001990 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800381c:	2200      	movs	r2, #0
 800381e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003822:	4620      	mov	r0, r4
 8003824:	f7fe fbd0 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8003828:	20c8      	movs	r0, #200	; 0xc8
 800382a:	f7fe f8b1 	bl	8001990 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800382e:	4620      	mov	r0, r4
 8003830:	2201      	movs	r2, #1
}
 8003832:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003836:	2102      	movs	r1, #2
 8003838:	f7fe bbc6 	b.w	8001fc8 <HAL_GPIO_WritePin>
 800383c:	40020400 	.word	0x40020400

08003840 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 8003840:	b510      	push	{r4, lr}
 8003842:	4604      	mov	r4, r0

	uint8_t screen_rotation = Rotation;

	ILI9341_Write_Command(0x36);
 8003844:	2036      	movs	r0, #54	; 0x36
 8003846:	f7ff ff7f 	bl	8003748 <ILI9341_Write_Command>
	HAL_Delay(1);
 800384a:	2001      	movs	r0, #1
 800384c:	f7fe f8a0 	bl	8001990 <HAL_Delay>

	switch (screen_rotation) {
 8003850:	2c03      	cmp	r4, #3
 8003852:	d80d      	bhi.n	8003870 <ILI9341_Set_Rotation+0x30>
 8003854:	e8df f004 	tbb	[pc, r4]
 8003858:	19170d02 	.word	0x19170d02
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 800385c:	2048      	movs	r0, #72	; 0x48
		ILI9341_Write_Data(0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
		break;
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 800385e:	f7ff ff8f 	bl	8003780 <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8003862:	4b0b      	ldr	r3, [pc, #44]	; (8003890 <ILI9341_Set_Rotation+0x50>)
 8003864:	22f0      	movs	r2, #240	; 0xf0
 8003866:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8003868:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <ILI9341_Set_Rotation+0x54>)
 800386a:	f44f 72a0 	mov.w	r2, #320	; 0x140
		break;
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
		LCD_WIDTH = 320;
		LCD_HEIGHT = 240;
 800386e:	801a      	strh	r2, [r3, #0]
		break;
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
	}
}
 8003870:	bd10      	pop	{r4, pc}
		ILI9341_Write_Data(0x20 | 0x08);
 8003872:	2028      	movs	r0, #40	; 0x28
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8003874:	f7ff ff84 	bl	8003780 <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8003878:	4b05      	ldr	r3, [pc, #20]	; (8003890 <ILI9341_Set_Rotation+0x50>)
 800387a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800387e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8003880:	4b04      	ldr	r3, [pc, #16]	; (8003894 <ILI9341_Set_Rotation+0x54>)
 8003882:	22f0      	movs	r2, #240	; 0xf0
 8003884:	e7f3      	b.n	800386e <ILI9341_Set_Rotation+0x2e>
		ILI9341_Write_Data(0x80 | 0x08);
 8003886:	2088      	movs	r0, #136	; 0x88
 8003888:	e7e9      	b.n	800385e <ILI9341_Set_Rotation+0x1e>
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 800388a:	20e8      	movs	r0, #232	; 0xe8
 800388c:	e7f2      	b.n	8003874 <ILI9341_Set_Rotation+0x34>
 800388e:	bf00      	nop
 8003890:	2000000e 	.word	0x2000000e
 8003894:	2000000c 	.word	0x2000000c

08003898 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003898:	4802      	ldr	r0, [pc, #8]	; (80038a4 <ILI9341_Enable+0xc>)
 800389a:	2201      	movs	r2, #1
 800389c:	2102      	movs	r1, #2
 800389e:	f7fe bb93 	b.w	8001fc8 <HAL_GPIO_WritePin>
 80038a2:	bf00      	nop
 80038a4:	40020400 	.word	0x40020400

080038a8 <ILI9341_Init>:
}

/*Initialize LCD display*/
void ILI9341_Init(void) {
 80038a8:	b508      	push	{r3, lr}

	ILI9341_Enable();
 80038aa:	f7ff fff5 	bl	8003898 <ILI9341_Enable>
	ILI9341_SPI_Init();
 80038ae:	f7ff ff33 	bl	8003718 <ILI9341_SPI_Init>
	ILI9341_Reset();
 80038b2:	f7ff ffa9 	bl	8003808 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 80038b6:	2001      	movs	r0, #1
 80038b8:	f7ff ff46 	bl	8003748 <ILI9341_Write_Command>
	HAL_Delay(1000);
 80038bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038c0:	f7fe f866 	bl	8001990 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 80038c4:	20cb      	movs	r0, #203	; 0xcb
 80038c6:	f7ff ff3f 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 80038ca:	2039      	movs	r0, #57	; 0x39
 80038cc:	f7ff ff58 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 80038d0:	202c      	movs	r0, #44	; 0x2c
 80038d2:	f7ff ff55 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80038d6:	2000      	movs	r0, #0
 80038d8:	f7ff ff52 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 80038dc:	2034      	movs	r0, #52	; 0x34
 80038de:	f7ff ff4f 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 80038e2:	2002      	movs	r0, #2
 80038e4:	f7ff ff4c 	bl	8003780 <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 80038e8:	20cf      	movs	r0, #207	; 0xcf
 80038ea:	f7ff ff2d 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80038ee:	2000      	movs	r0, #0
 80038f0:	f7ff ff46 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80038f4:	20c1      	movs	r0, #193	; 0xc1
 80038f6:	f7ff ff43 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 80038fa:	2030      	movs	r0, #48	; 0x30
 80038fc:	f7ff ff40 	bl	8003780 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8003900:	20e8      	movs	r0, #232	; 0xe8
 8003902:	f7ff ff21 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8003906:	2085      	movs	r0, #133	; 0x85
 8003908:	f7ff ff3a 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800390c:	2000      	movs	r0, #0
 800390e:	f7ff ff37 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8003912:	2078      	movs	r0, #120	; 0x78
 8003914:	f7ff ff34 	bl	8003780 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8003918:	20ea      	movs	r0, #234	; 0xea
 800391a:	f7ff ff15 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800391e:	2000      	movs	r0, #0
 8003920:	f7ff ff2e 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003924:	2000      	movs	r0, #0
 8003926:	f7ff ff2b 	bl	8003780 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 800392a:	20ed      	movs	r0, #237	; 0xed
 800392c:	f7ff ff0c 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8003930:	2064      	movs	r0, #100	; 0x64
 8003932:	f7ff ff25 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003936:	2003      	movs	r0, #3
 8003938:	f7ff ff22 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 800393c:	2012      	movs	r0, #18
 800393e:	f7ff ff1f 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8003942:	2081      	movs	r0, #129	; 0x81
 8003944:	f7ff ff1c 	bl	8003780 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8003948:	20f7      	movs	r0, #247	; 0xf7
 800394a:	f7ff fefd 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 800394e:	2020      	movs	r0, #32
 8003950:	f7ff ff16 	bl	8003780 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8003954:	20c0      	movs	r0, #192	; 0xc0
 8003956:	f7ff fef7 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 800395a:	2023      	movs	r0, #35	; 0x23
 800395c:	f7ff ff10 	bl	8003780 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8003960:	20c1      	movs	r0, #193	; 0xc1
 8003962:	f7ff fef1 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8003966:	2010      	movs	r0, #16
 8003968:	f7ff ff0a 	bl	8003780 <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 800396c:	20c5      	movs	r0, #197	; 0xc5
 800396e:	f7ff feeb 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8003972:	203e      	movs	r0, #62	; 0x3e
 8003974:	f7ff ff04 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8003978:	2028      	movs	r0, #40	; 0x28
 800397a:	f7ff ff01 	bl	8003780 <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 800397e:	20c7      	movs	r0, #199	; 0xc7
 8003980:	f7ff fee2 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8003984:	2086      	movs	r0, #134	; 0x86
 8003986:	f7ff fefb 	bl	8003780 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 800398a:	2036      	movs	r0, #54	; 0x36
 800398c:	f7ff fedc 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8003990:	2048      	movs	r0, #72	; 0x48
 8003992:	f7ff fef5 	bl	8003780 <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8003996:	203a      	movs	r0, #58	; 0x3a
 8003998:	f7ff fed6 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 800399c:	2055      	movs	r0, #85	; 0x55
 800399e:	f7ff feef 	bl	8003780 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 80039a2:	20b1      	movs	r0, #177	; 0xb1
 80039a4:	f7ff fed0 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80039a8:	2000      	movs	r0, #0
 80039aa:	f7ff fee9 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 80039ae:	2018      	movs	r0, #24
 80039b0:	f7ff fee6 	bl	8003780 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 80039b4:	20b6      	movs	r0, #182	; 0xb6
 80039b6:	f7ff fec7 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 80039ba:	2008      	movs	r0, #8
 80039bc:	f7ff fee0 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 80039c0:	2082      	movs	r0, #130	; 0x82
 80039c2:	f7ff fedd 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 80039c6:	2027      	movs	r0, #39	; 0x27
 80039c8:	f7ff feda 	bl	8003780 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 80039cc:	20f2      	movs	r0, #242	; 0xf2
 80039ce:	f7ff febb 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f7ff fed4 	bl	8003780 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 80039d8:	2026      	movs	r0, #38	; 0x26
 80039da:	f7ff feb5 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 80039de:	2001      	movs	r0, #1
 80039e0:	f7ff fece 	bl	8003780 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 80039e4:	20e0      	movs	r0, #224	; 0xe0
 80039e6:	f7ff feaf 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 80039ea:	200f      	movs	r0, #15
 80039ec:	f7ff fec8 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80039f0:	2031      	movs	r0, #49	; 0x31
 80039f2:	f7ff fec5 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 80039f6:	202b      	movs	r0, #43	; 0x2b
 80039f8:	f7ff fec2 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80039fc:	200c      	movs	r0, #12
 80039fe:	f7ff febf 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003a02:	200e      	movs	r0, #14
 8003a04:	f7ff febc 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003a08:	2008      	movs	r0, #8
 8003a0a:	f7ff feb9 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8003a0e:	204e      	movs	r0, #78	; 0x4e
 8003a10:	f7ff feb6 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8003a14:	20f1      	movs	r0, #241	; 0xf1
 8003a16:	f7ff feb3 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8003a1a:	2037      	movs	r0, #55	; 0x37
 8003a1c:	f7ff feb0 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8003a20:	2007      	movs	r0, #7
 8003a22:	f7ff fead 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8003a26:	2010      	movs	r0, #16
 8003a28:	f7ff feaa 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003a2c:	2003      	movs	r0, #3
 8003a2e:	f7ff fea7 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003a32:	200e      	movs	r0, #14
 8003a34:	f7ff fea4 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8003a38:	2009      	movs	r0, #9
 8003a3a:	f7ff fea1 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f7ff fe9e 	bl	8003780 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8003a44:	20e1      	movs	r0, #225	; 0xe1
 8003a46:	f7ff fe7f 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	f7ff fe98 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8003a50:	200e      	movs	r0, #14
 8003a52:	f7ff fe95 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8003a56:	2014      	movs	r0, #20
 8003a58:	f7ff fe92 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8003a5c:	2003      	movs	r0, #3
 8003a5e:	f7ff fe8f 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8003a62:	2011      	movs	r0, #17
 8003a64:	f7ff fe8c 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8003a68:	2007      	movs	r0, #7
 8003a6a:	f7ff fe89 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003a6e:	2031      	movs	r0, #49	; 0x31
 8003a70:	f7ff fe86 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8003a74:	20c1      	movs	r0, #193	; 0xc1
 8003a76:	f7ff fe83 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8003a7a:	2048      	movs	r0, #72	; 0x48
 8003a7c:	f7ff fe80 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8003a80:	2008      	movs	r0, #8
 8003a82:	f7ff fe7d 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8003a86:	200f      	movs	r0, #15
 8003a88:	f7ff fe7a 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8003a8c:	200c      	movs	r0, #12
 8003a8e:	f7ff fe77 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8003a92:	2031      	movs	r0, #49	; 0x31
 8003a94:	f7ff fe74 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8003a98:	2036      	movs	r0, #54	; 0x36
 8003a9a:	f7ff fe71 	bl	8003780 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8003a9e:	200f      	movs	r0, #15
 8003aa0:	f7ff fe6e 	bl	8003780 <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8003aa4:	2011      	movs	r0, #17
 8003aa6:	f7ff fe4f 	bl	8003748 <ILI9341_Write_Command>
	HAL_Delay(120);
 8003aaa:	2078      	movs	r0, #120	; 0x78
 8003aac:	f7fd ff70 	bl	8001990 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8003ab0:	2029      	movs	r0, #41	; 0x29
 8003ab2:	f7ff fe49 	bl	8003748 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
}
 8003ab6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7ff bec0 	b.w	8003840 <ILI9341_Set_Rotation>

08003ac0 <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ac0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
	if ((Size * 2) < BURST_MAX_SIZE) {
 8003ac4:	004d      	lsls	r5, r1, #1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ac6:	b083      	sub	sp, #12
		Buffer_Size = Size;
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 8003ac8:	f5b5 7ffa 	cmp.w	r5, #500	; 0x1f4
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003acc:	460c      	mov	r4, r1
		Buffer_Size = BURST_MAX_SIZE;
 8003ace:	bf38      	it	cc
 8003ad0:	460c      	movcc	r4, r1
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	4606      	mov	r6, r0
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ad6:	f04f 0201 	mov.w	r2, #1
 8003ada:	4821      	ldr	r0, [pc, #132]	; (8003b60 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003adc:	f04f 0104 	mov.w	r1, #4
		Buffer_Size = BURST_MAX_SIZE;
 8003ae0:	bf28      	it	cs
 8003ae2:	f44f 74fa 	movcs.w	r4, #500	; 0x1f4
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ae6:	f7fe fa6f 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003aea:	481d      	ldr	r0, [pc, #116]	; (8003b60 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003af2:	f7fe fa69 	bl	8001fc8 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
	;
	unsigned char burst_buffer[Buffer_Size];
 8003af6:	1de3      	adds	r3, r4, #7
 8003af8:	f023 0307 	bic.w	r3, r3, #7
 8003afc:	ebad 0d03 	sub.w	sp, sp, r3
	unsigned char chifted = Colour >> 8;
 8003b00:	0a32      	lsrs	r2, r6, #8
	unsigned char burst_buffer[Buffer_Size];
 8003b02:	4669      	mov	r1, sp
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b04:	2300      	movs	r3, #0
		burst_buffer[j] = chifted;
		burst_buffer[j + 1] = Colour;
 8003b06:	f10d 0001 	add.w	r0, sp, #1
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b0a:	429c      	cmp	r4, r3
 8003b0c:	d815      	bhi.n	8003b3a <ILI9341_Draw_Colour_Burst+0x7a>
	}

	uint32_t Sending_Size = Size * 2;
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003b0e:	fbb5 f6f4 	udiv	r6, r5, r4

	if (Sending_in_Block != 0) {
 8003b12:	42a5      	cmp	r5, r4
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8003b14:	fb04 5816 	mls	r8, r4, r6, r5
	if (Sending_in_Block != 0) {
 8003b18:	d213      	bcs.n	8003b42 <ILI9341_Draw_Colour_Burst+0x82>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b1a:	230a      	movs	r3, #10
 8003b1c:	fa1f f288 	uxth.w	r2, r8
 8003b20:	4810      	ldr	r0, [pc, #64]	; (8003b64 <ILI9341_Draw_Colour_Burst+0xa4>)
 8003b22:	f7fe fdef 	bl	8002704 <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003b26:	480e      	ldr	r0, [pc, #56]	; (8003b60 <ILI9341_Draw_Colour_Burst+0xa0>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b2e:	f7fe fa4b 	bl	8001fc8 <HAL_GPIO_WritePin>
}
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		burst_buffer[j] = chifted;
 8003b3a:	54ca      	strb	r2, [r1, r3]
		burst_buffer[j + 1] = Colour;
 8003b3c:	54c6      	strb	r6, [r0, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8003b3e:	3302      	adds	r3, #2
 8003b40:	e7e3      	b.n	8003b0a <ILI9341_Draw_Colour_Burst+0x4a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b42:	f8df 9020 	ldr.w	r9, [pc, #32]	; 8003b64 <ILI9341_Draw_Colour_Burst+0xa4>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b46:	2500      	movs	r5, #0
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b48:	b2a4      	uxth	r4, r4
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b4a:	42b5      	cmp	r5, r6
 8003b4c:	d0e5      	beq.n	8003b1a <ILI9341_Draw_Colour_Burst+0x5a>
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b4e:	230a      	movs	r3, #10
 8003b50:	4622      	mov	r2, r4
 8003b52:	4648      	mov	r0, r9
 8003b54:	6079      	str	r1, [r7, #4]
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b56:	3501      	adds	r5, #1
			HAL_SPI_Transmit(LCD_SPI, (unsigned char*) burst_buffer,
 8003b58:	f7fe fdd4 	bl	8002704 <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	e7f4      	b.n	8003b4a <ILI9341_Draw_Colour_Burst+0x8a>
 8003b60:	40020400 	.word	0x40020400
 8003b64:	20000504 	.word	0x20000504

08003b68 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003b68:	b570      	push	{r4, r5, r6, lr}
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003b6a:	4e0a      	ldr	r6, [pc, #40]	; (8003b94 <ILI9341_Fill_Screen+0x2c>)
 8003b6c:	4d0a      	ldr	r5, [pc, #40]	; (8003b98 <ILI9341_Fill_Screen+0x30>)
 8003b6e:	8832      	ldrh	r2, [r6, #0]
 8003b70:	882b      	ldrh	r3, [r5, #0]
 8003b72:	2100      	movs	r1, #0
void ILI9341_Fill_Screen(uint16_t Colour) {
 8003b74:	4604      	mov	r4, r0
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	4608      	mov	r0, r1
 8003b7a:	b292      	uxth	r2, r2
 8003b7c:	f7ff fe1c 	bl	80037b8 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003b80:	8833      	ldrh	r3, [r6, #0]
 8003b82:	8829      	ldrh	r1, [r5, #0]
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	b289      	uxth	r1, r1
 8003b88:	4620      	mov	r0, r4
 8003b8a:	4359      	muls	r1, r3
}
 8003b8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8003b90:	f7ff bf96 	b.w	8003ac0 <ILI9341_Draw_Colour_Burst>
 8003b94:	2000000e 	.word	0x2000000e
 8003b98:	2000000c 	.word	0x2000000c

08003b9c <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003b9c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003b9e:	4b53      	ldr	r3, [pc, #332]	; (8003cec <ILI9341_Draw_Pixel+0x150>)
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	4283      	cmp	r3, r0
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8003ba6:	4605      	mov	r5, r0
 8003ba8:	460c      	mov	r4, r1
 8003baa:	4616      	mov	r6, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003bac:	f240 809c 	bls.w	8003ce8 <ILI9341_Draw_Pixel+0x14c>
 8003bb0:	4b4f      	ldr	r3, [pc, #316]	; (8003cf0 <ILI9341_Draw_Pixel+0x154>)
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	428b      	cmp	r3, r1
 8003bb8:	f240 8096 	bls.w	8003ce8 <ILI9341_Draw_Pixel+0x14c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003bbc:	484d      	ldr	r0, [pc, #308]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2104      	movs	r1, #4
 8003bc2:	f7fe fa01 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bcc:	4849      	ldr	r0, [pc, #292]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003bce:	f7fe f9fb 	bl	8001fc8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8003bd2:	202a      	movs	r0, #42	; 0x2a
 8003bd4:	f7ff fda8 	bl	8003728 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003bd8:	4846      	ldr	r0, [pc, #280]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	2104      	movs	r1, #4
 8003bde:	f7fe f9f3 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003be2:	4844      	ldr	r0, [pc, #272]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bea:	f7fe f9ed 	bl	8001fc8 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003bee:	4841      	ldr	r0, [pc, #260]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bf6:	f7fe f9e7 	bl	8001fc8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003bfa:	ba6b      	rev16	r3, r5
 8003bfc:	3501      	adds	r5, #1
 8003bfe:	f8ad 3008 	strh.w	r3, [sp, #8]
 8003c02:	122b      	asrs	r3, r5, #8
 8003c04:	f88d 300a 	strb.w	r3, [sp, #10]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003c08:	2204      	movs	r2, #4
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	a902      	add	r1, sp, #8
 8003c0e:	483a      	ldr	r0, [pc, #232]	; (8003cf8 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8003c10:	f88d 500b 	strb.w	r5, [sp, #11]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer, 4, 1);
 8003c14:	f7fe fd76 	bl	8002704 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c18:	4836      	ldr	r0, [pc, #216]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c20:	f7fe f9d2 	bl	8001fc8 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003c24:	4833      	ldr	r0, [pc, #204]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	2104      	movs	r1, #4
 8003c2a:	f7fe f9cd 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c34:	482f      	ldr	r0, [pc, #188]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c36:	f7fe f9c7 	bl	8001fc8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8003c3a:	202b      	movs	r0, #43	; 0x2b
 8003c3c:	f7ff fd74 	bl	8003728 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003c40:	482c      	ldr	r0, [pc, #176]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c42:	2201      	movs	r2, #1
 8003c44:	2104      	movs	r1, #4
 8003c46:	f7fe f9bf 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c4a:	482a      	ldr	r0, [pc, #168]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c52:	f7fe f9b9 	bl	8001fc8 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c56:	4827      	ldr	r0, [pc, #156]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c5e:	f7fe f9b3 	bl	8001fc8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003c62:	ba63      	rev16	r3, r4
 8003c64:	3401      	adds	r4, #1
 8003c66:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003c6a:	1223      	asrs	r3, r4, #8
 8003c6c:	f88d 300e 	strb.w	r3, [sp, #14]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003c70:	2204      	movs	r2, #4
 8003c72:	2301      	movs	r3, #1
 8003c74:	a903      	add	r1, sp, #12
 8003c76:	4820      	ldr	r0, [pc, #128]	; (8003cf8 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003c78:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer1, 4, 1);
 8003c7c:	f7fe fd42 	bl	8002704 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003c80:	481c      	ldr	r0, [pc, #112]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c88:	f7fe f99e 	bl	8001fc8 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003c8c:	4819      	ldr	r0, [pc, #100]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2104      	movs	r1, #4
 8003c92:	f7fe f999 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003c96:	2200      	movs	r2, #0
 8003c98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c9c:	4815      	ldr	r0, [pc, #84]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003c9e:	f7fe f993 	bl	8001fc8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8003ca2:	202c      	movs	r0, #44	; 0x2c
 8003ca4:	f7ff fd40 	bl	8003728 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003ca8:	4812      	ldr	r0, [pc, #72]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003caa:	2201      	movs	r2, #1
 8003cac:	2104      	movs	r1, #4
 8003cae:	f7fe f98b 	bl	8001fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003cb2:	4810      	ldr	r0, [pc, #64]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cba:	f7fe f985 	bl	8001fc8 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003cbe:	480d      	ldr	r0, [pc, #52]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cc6:	f7fe f97f 	bl	8001fc8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003cca:	ba76      	rev16	r6, r6
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003ccc:	2202      	movs	r2, #2
 8003cce:	a901      	add	r1, sp, #4
 8003cd0:	4809      	ldr	r0, [pc, #36]	; (8003cf8 <ILI9341_Draw_Pixel+0x15c>)
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8003cd2:	f8ad 6004 	strh.w	r6, [sp, #4]
	HAL_SPI_Transmit(LCD_SPI, Temp_Buffer2, 2, 1);
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f7fe fd14 	bl	8002704 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003cdc:	4805      	ldr	r0, [pc, #20]	; (8003cf4 <ILI9341_Draw_Pixel+0x158>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ce4:	f7fe f970 	bl	8001fc8 <HAL_GPIO_WritePin>

}
 8003ce8:	b004      	add	sp, #16
 8003cea:	bd70      	pop	{r4, r5, r6, pc}
 8003cec:	2000000e 	.word	0x2000000e
 8003cf0:	2000000c 	.word	0x2000000c
 8003cf4:	40020400 	.word	0x40020400
 8003cf8:	20000504 	.word	0x20000504

08003cfc <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8003cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfe:	4615      	mov	r5, r2
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003d00:	4a18      	ldr	r2, [pc, #96]	; (8003d64 <ILI9341_Draw_Rectangle+0x68>)
		uint16_t Height, uint16_t Colour) {
 8003d02:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8003d06:	461c      	mov	r4, r3
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003d08:	8813      	ldrh	r3, [r2, #0]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	4283      	cmp	r3, r0
 8003d0e:	d927      	bls.n	8003d60 <ILI9341_Draw_Rectangle+0x64>
 8003d10:	4b15      	ldr	r3, [pc, #84]	; (8003d68 <ILI9341_Draw_Rectangle+0x6c>)
 8003d12:	881f      	ldrh	r7, [r3, #0]
 8003d14:	b2bf      	uxth	r7, r7
 8003d16:	428f      	cmp	r7, r1
 8003d18:	d922      	bls.n	8003d60 <ILI9341_Draw_Rectangle+0x64>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8003d1a:	8817      	ldrh	r7, [r2, #0]
 8003d1c:	eb00 0c05 	add.w	ip, r0, r5
 8003d20:	b2bf      	uxth	r7, r7
 8003d22:	45bc      	cmp	ip, r7
		Width = LCD_WIDTH - X;
 8003d24:	bfc8      	it	gt
 8003d26:	8815      	ldrhgt	r5, [r2, #0]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d28:	881a      	ldrh	r2, [r3, #0]
		Width = LCD_WIDTH - X;
 8003d2a:	bfc8      	it	gt
 8003d2c:	1a2d      	subgt	r5, r5, r0
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d2e:	eb01 0704 	add.w	r7, r1, r4
 8003d32:	b292      	uxth	r2, r2
		Width = LCD_WIDTH - X;
 8003d34:	bfc8      	it	gt
 8003d36:	b2ad      	uxthgt	r5, r5
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8003d38:	4297      	cmp	r7, r2
		Height = LCD_HEIGHT - Y;
 8003d3a:	bfc2      	ittt	gt
 8003d3c:	881c      	ldrhgt	r4, [r3, #0]
 8003d3e:	1a64      	subgt	r4, r4, r1
 8003d40:	b2a4      	uxthgt	r4, r4
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8003d42:	1e4b      	subs	r3, r1, #1
 8003d44:	1e42      	subs	r2, r0, #1
 8003d46:	4423      	add	r3, r4
 8003d48:	442a      	add	r2, r5
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	b292      	uxth	r2, r2
 8003d4e:	f7ff fd33 	bl	80037b8 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003d52:	fb05 f104 	mul.w	r1, r5, r4
 8003d56:	4630      	mov	r0, r6
}
 8003d58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8003d5c:	f7ff beb0 	b.w	8003ac0 <ILI9341_Draw_Colour_Burst>
}
 8003d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d62:	bf00      	nop
 8003d64:	2000000e 	.word	0x2000000e
 8003d68:	2000000c 	.word	0x2000000c

08003d6c <ILI9341_RedeID>:
	ILI9341_Draw_Colour_Burst(Colour, Height);
}



uint16_t ILI9341_RedeID() {
 8003d6c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	uint8_t temp[2] = {0};
 8003d6e:	2400      	movs	r4, #0

	ILI9341_Write_Command(0xD3);
 8003d70:	20d3      	movs	r0, #211	; 0xd3

	ILI9341_Write_Data(0x00);
	ILI9341_Write_Data(0x00);

	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d72:	4e10      	ldr	r6, [pc, #64]	; (8003db4 <ILI9341_RedeID+0x48>)
	uint8_t temp[2] = {0};
 8003d74:	f8ad 400c 	strh.w	r4, [sp, #12]
	ILI9341_Write_Command(0xD3);
 8003d78:	f7ff fce6 	bl	8003748 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	f7ff fcff 	bl	8003780 <ILI9341_Write_Data>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d82:	2501      	movs	r5, #1
	ILI9341_Write_Data(0x00);
 8003d84:	4620      	mov	r0, r4
 8003d86:	f7ff fcfb 	bl	8003780 <ILI9341_Write_Data>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, temp, 1, 1);
 8003d8a:	462b      	mov	r3, r5
 8003d8c:	aa03      	add	r2, sp, #12
 8003d8e:	4621      	mov	r1, r4
 8003d90:	9500      	str	r5, [sp, #0]
 8003d92:	4630      	mov	r0, r6
 8003d94:	f7fe fd63 	bl	800285e <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(LCD_SPI, 0x00, &temp[1], 1, 1);
 8003d98:	9500      	str	r5, [sp, #0]
 8003d9a:	462b      	mov	r3, r5
 8003d9c:	f10d 020d 	add.w	r2, sp, #13
 8003da0:	4621      	mov	r1, r4
 8003da2:	4630      	mov	r0, r6
 8003da4:	f7fe fd5b 	bl	800285e <HAL_SPI_TransmitReceive>


	return temp[0]<<8|temp[1];
 8003da8:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8003dac:	ba40      	rev16	r0, r0
}
 8003dae:	b280      	uxth	r0, r0
 8003db0:	b004      	add	sp, #16
 8003db2:	bd70      	pop	{r4, r5, r6, pc}
 8003db4:	20000504 	.word	0x20000504

08003db8 <PERFORMANCE_TEST>:
static uint16_t y ;

char Temp_Buffer_text[40];

//----------------------------------------------------------PERFORMANCE TEST
void PERFORMANCE_TEST() {
 8003db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003dbc:	ed2d 8b02 	vpush	{d8}
#include "tim.h"

	ILI9341_Fill_Screen(WHITE);
 8003dc0:	f64f 70ff 	movw	r0, #65535	; 0xffff
void PERFORMANCE_TEST() {
 8003dc4:	b08b      	sub	sp, #44	; 0x2c
	ILI9341_Fill_Screen(WHITE);
 8003dc6:	f7ff fecf 	bl	8003b68 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003dca:	2003      	movs	r0, #3
 8003dcc:	f7ff fd38 	bl	8003840 <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003dd0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003dd4:	220a      	movs	r2, #10
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	4611      	mov	r1, r2
 8003dda:	e9cd 3400 	strd	r3, r4, [sp]
 8003dde:	4860      	ldr	r0, [pc, #384]	; (8003f60 <PERFORMANCE_TEST+0x1a8>)
	HAL_Delay(2000);
	ILI9341_Fill_Screen(WHITE);

	uint32_t Timer_Counter = 0;
	for (uint32_t j = 0; j < 2; j++) {
		HAL_TIM_Base_Start(&htim1);
 8003de0:	4e60      	ldr	r6, [pc, #384]	; (8003f64 <PERFORMANCE_TEST+0x1ac>)
	ILI9341_Draw_Text("FPS TEST, 40 loop 2 screens", 10, 10, BLACK, 1, WHITE);
 8003de2:	2300      	movs	r3, #0
 8003de4:	f7ff fc7a 	bl	80036dc <ILI9341_Draw_Text>
	HAL_Delay(2000);
 8003de8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003dec:	f7fd fdd0 	bl	8001990 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8003df0:	4620      	mov	r0, r4
 8003df2:	f7ff feb9 	bl	8003b68 <ILI9341_Fill_Screen>
 8003df6:	2702      	movs	r7, #2
	uint32_t Timer_Counter = 0;
 8003df8:	2500      	movs	r5, #0
		HAL_TIM_Base_Start(&htim1);
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	f7fe fea6 	bl	8002b4c <HAL_TIM_Base_Start>
 8003e00:	240a      	movs	r4, #10
		for (uint16_t i = 0; i < 10; i++) {
			ILI9341_Fill_Screen(WHITE);
 8003e02:	f64f 70ff 	movw	r0, #65535	; 0xffff
		for (uint16_t i = 0; i < 10; i++) {
 8003e06:	3c01      	subs	r4, #1
			ILI9341_Fill_Screen(WHITE);
 8003e08:	f7ff feae 	bl	8003b68 <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003e0c:	b2a4      	uxth	r4, r4
			ILI9341_Fill_Screen(BLACK);
 8003e0e:	2000      	movs	r0, #0
 8003e10:	f7ff feaa 	bl	8003b68 <ILI9341_Fill_Screen>
		for (uint16_t i = 0; i < 10; i++) {
 8003e14:	2c00      	cmp	r4, #0
 8003e16:	d1f4      	bne.n	8003e02 <PERFORMANCE_TEST+0x4a>
		}

		//20.000 per second!
		HAL_TIM_Base_Stop(&htim1);
 8003e18:	4852      	ldr	r0, [pc, #328]	; (8003f64 <PERFORMANCE_TEST+0x1ac>)
 8003e1a:	f7fe fec5 	bl	8002ba8 <HAL_TIM_Base_Stop>
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003e1e:	6833      	ldr	r3, [r6, #0]
 8003e20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003e22:	625c      	str	r4, [r3, #36]	; 0x24
	for (uint32_t j = 0; j < 2; j++) {
 8003e24:	2f01      	cmp	r7, #1
		Timer_Counter += __HAL_TIM_GET_COUNTER(&htim1);
 8003e26:	4415      	add	r5, r2
	for (uint32_t j = 0; j < 2; j++) {
 8003e28:	f040 8091 	bne.w	8003f4e <PERFORMANCE_TEST+0x196>
	}
	Timer_Counter /= 2;

	char counter_buff[30];
	ILI9341_Fill_Screen(WHITE);
 8003e2c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003e30:	f7ff fe9a 	bl	8003b68 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8003e34:	2003      	movs	r0, #3
 8003e36:	f7ff fd03 	bl	8003840 <ILI9341_Set_Rotation>
	sprintf(counter_buff, "Timer counter value: %d", Timer_Counter * 2);
 8003e3a:	f025 0201 	bic.w	r2, r5, #1
 8003e3e:	494a      	ldr	r1, [pc, #296]	; (8003f68 <PERFORMANCE_TEST+0x1b0>)
 8003e40:	a802      	add	r0, sp, #8
 8003e42:	f001 feaf 	bl	8005ba4 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003e46:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8003e4a:	220a      	movs	r2, #10
 8003e4c:	4623      	mov	r3, r4
 8003e4e:	4611      	mov	r1, r2
 8003e50:	a802      	add	r0, sp, #8
 8003e52:	e9cd 7600 	strd	r7, r6, [sp]
	Timer_Counter /= 2;
 8003e56:	086d      	lsrs	r5, r5, #1
	ILI9341_Draw_Text(counter_buff, 10, 10, BLACK, 1, WHITE);
 8003e58:	f7ff fc40 	bl	80036dc <ILI9341_Draw_Text>

	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003e5c:	ee07 5a90 	vmov	s15, r5
 8003e60:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003f6c <PERFORMANCE_TEST+0x1b4>
 8003e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003e68:	2502      	movs	r5, #2
	double seconds_passed = 2 * ((float) Timer_Counter / 20000);
 8003e6a:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8003e6e:	ee78 7a08 	vadd.f32	s15, s16, s16
 8003e72:	ee17 0a90 	vmov	r0, s15
 8003e76:	f7fc fb6f 	bl	8000558 <__aeabi_f2d>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	460b      	mov	r3, r1
	sprintf(counter_buff, "Time: %.3f Sec", seconds_passed);
 8003e7e:	a802      	add	r0, sp, #8
 8003e80:	493b      	ldr	r1, [pc, #236]	; (8003f70 <PERFORMANCE_TEST+0x1b8>)
 8003e82:	f001 fe8f 	bl	8005ba4 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 30, BLACK, 2, WHITE);
 8003e86:	4623      	mov	r3, r4
 8003e88:	221e      	movs	r2, #30
 8003e8a:	a802      	add	r0, sp, #8
 8003e8c:	9601      	str	r6, [sp, #4]
 8003e8e:	9500      	str	r5, [sp, #0]
 8003e90:	210a      	movs	r1, #10
 8003e92:	f7ff fc23 	bl	80036dc <ILI9341_Draw_Text>

	double timer_float = 20 / (((float) Timer_Counter) / 20000); //Frames per sec
 8003e96:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8003e9a:	eec7 7a88 	vdiv.f32	s15, s15, s16
 8003e9e:	ee17 0a90 	vmov	r0, s15
 8003ea2:	f7fc fb59 	bl	8000558 <__aeabi_f2d>
 8003ea6:	4680      	mov	r8, r0
 8003ea8:	4689      	mov	r9, r1

	sprintf(counter_buff, "FPS:  %.2f", timer_float);
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	a802      	add	r0, sp, #8
 8003eb0:	4930      	ldr	r1, [pc, #192]	; (8003f74 <PERFORMANCE_TEST+0x1bc>)
 8003eb2:	f001 fe77 	bl	8005ba4 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 50, BLACK, 2, WHITE);
 8003eb6:	4623      	mov	r3, r4
 8003eb8:	a802      	add	r0, sp, #8
 8003eba:	e9cd 5600 	strd	r5, r6, [sp]
 8003ebe:	2232      	movs	r2, #50	; 0x32
 8003ec0:	210a      	movs	r1, #10
 8003ec2:	f7ff fc0b 	bl	80036dc <ILI9341_Draw_Text>
	double MB_PS = timer_float * 240 * 320 * 2 / 1000000;
 8003ec6:	4b2c      	ldr	r3, [pc, #176]	; (8003f78 <PERFORMANCE_TEST+0x1c0>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	4640      	mov	r0, r8
 8003ecc:	4649      	mov	r1, r9
 8003ece:	f7fc fb9b 	bl	8000608 <__aeabi_dmul>
 8003ed2:	4b2a      	ldr	r3, [pc, #168]	; (8003f7c <PERFORMANCE_TEST+0x1c4>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f7fc fb97 	bl	8000608 <__aeabi_dmul>
 8003eda:	4602      	mov	r2, r0
 8003edc:	460b      	mov	r3, r1
 8003ede:	f7fc f9dd 	bl	800029c <__adddf3>
 8003ee2:	a31d      	add	r3, pc, #116	; (adr r3, 8003f58 <PERFORMANCE_TEST+0x1a0>)
 8003ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee8:	f7fc fcb8 	bl	800085c <__aeabi_ddiv>
 8003eec:	4680      	mov	r8, r0
 8003eee:	4689      	mov	r9, r1
	sprintf(counter_buff, "MB/S: %.2f", MB_PS);
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	a802      	add	r0, sp, #8
 8003ef6:	4922      	ldr	r1, [pc, #136]	; (8003f80 <PERFORMANCE_TEST+0x1c8>)
 8003ef8:	f001 fe54 	bl	8005ba4 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 70, BLACK, 2, WHITE);
 8003efc:	4623      	mov	r3, r4
 8003efe:	a802      	add	r0, sp, #8
 8003f00:	e9cd 5600 	strd	r5, r6, [sp]
 8003f04:	2246      	movs	r2, #70	; 0x46
 8003f06:	210a      	movs	r1, #10
 8003f08:	f7ff fbe8 	bl	80036dc <ILI9341_Draw_Text>
	double SPI_utilized_percentage = (MB_PS / (6.25)) * 100; //50mbits / 8 bits
 8003f0c:	4b1d      	ldr	r3, [pc, #116]	; (8003f84 <PERFORMANCE_TEST+0x1cc>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	4640      	mov	r0, r8
 8003f12:	4649      	mov	r1, r9
 8003f14:	f7fc fca2 	bl	800085c <__aeabi_ddiv>
 8003f18:	4b1b      	ldr	r3, [pc, #108]	; (8003f88 <PERFORMANCE_TEST+0x1d0>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f7fc fb74 	bl	8000608 <__aeabi_dmul>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
	sprintf(counter_buff, "SPI Utilized: %.2f", SPI_utilized_percentage);
 8003f24:	a802      	add	r0, sp, #8
 8003f26:	4919      	ldr	r1, [pc, #100]	; (8003f8c <PERFORMANCE_TEST+0x1d4>)
 8003f28:	f001 fe3c 	bl	8005ba4 <siprintf>
	ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
 8003f2c:	4623      	mov	r3, r4
 8003f2e:	225a      	movs	r2, #90	; 0x5a
 8003f30:	210a      	movs	r1, #10
 8003f32:	a802      	add	r0, sp, #8
 8003f34:	e9cd 5600 	strd	r5, r6, [sp]
 8003f38:	f7ff fbd0 	bl	80036dc <ILI9341_Draw_Text>
	HAL_Delay(10000);
 8003f3c:	f242 7010 	movw	r0, #10000	; 0x2710
 8003f40:	f7fd fd26 	bl	8001990 <HAL_Delay>

}
 8003f44:	b00b      	add	sp, #44	; 0x2c
 8003f46:	ecbd 8b02 	vpop	{d8}
 8003f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f4e:	2701      	movs	r7, #1
 8003f50:	e753      	b.n	8003dfa <PERFORMANCE_TEST+0x42>
 8003f52:	bf00      	nop
 8003f54:	f3af 8000 	nop.w
 8003f58:	00000000 	.word	0x00000000
 8003f5c:	412e8480 	.word	0x412e8480
 8003f60:	080098f3 	.word	0x080098f3
 8003f64:	20000600 	.word	0x20000600
 8003f68:	0800990f 	.word	0x0800990f
 8003f6c:	469c4000 	.word	0x469c4000
 8003f70:	08009927 	.word	0x08009927
 8003f74:	08009936 	.word	0x08009936
 8003f78:	406e0000 	.word	0x406e0000
 8003f7c:	40740000 	.word	0x40740000
 8003f80:	08009941 	.word	0x08009941
 8003f84:	40190000 	.word	0x40190000
 8003f88:	40590000 	.word	0x40590000
 8003f8c:	0800994c 	.word	0x0800994c

08003f90 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003f90:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003f92:	f000 fa5b 	bl	800444c <vTaskStartScheduler>
  
  return osOK;
}
 8003f96:	2000      	movs	r0, #0
 8003f98:	bd08      	pop	{r3, pc}

08003f9a <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f9a:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8003f9e:	b10b      	cbz	r3, 8003fa4 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 8003fa0:	f000 baa4 	b.w	80044ec <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8003fa4:	f000 ba9c 	b.w	80044e0 <xTaskGetTickCount>

08003fa8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fa8:	b570      	push	{r4, r5, r6, lr}
 8003faa:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fac:	6946      	ldr	r6, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003fae:	692a      	ldr	r2, [r5, #16]
 8003fb0:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fb8:	e9d0 1000 	ldrd	r1, r0, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fbc:	b176      	cbz	r6, 8003fdc <osThreadCreate+0x34>
 8003fbe:	69ad      	ldr	r5, [r5, #24]
 8003fc0:	b165      	cbz	r5, 8003fdc <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8003fc2:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8003fc4:	bf14      	ite	ne
 8003fc6:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003fc8:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fca:	e9cd 6501 	strd	r6, r5, [sp, #4]
 8003fce:	9400      	str	r4, [sp, #0]
 8003fd0:	f000 f9d6 	bl	8004380 <xTaskCreateStatic>
 8003fd4:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003fd6:	9805      	ldr	r0, [sp, #20]
}
 8003fd8:	b006      	add	sp, #24
 8003fda:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8003fdc:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8003fde:	bf14      	ite	ne
 8003fe0:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003fe2:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fe4:	ad05      	add	r5, sp, #20
 8003fe6:	e9cd 4500 	strd	r4, r5, [sp]
 8003fea:	b292      	uxth	r2, r2
 8003fec:	f000 fa00 	bl	80043f0 <xTaskCreate>
 8003ff0:	2801      	cmp	r0, #1
 8003ff2:	d0f0      	beq.n	8003fd6 <osThreadCreate+0x2e>
      return NULL;
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	e7ef      	b.n	8003fd8 <osThreadCreate+0x30>

08003ff8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003ff8:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003ffa:	2801      	cmp	r0, #1
 8003ffc:	bf38      	it	cc
 8003ffe:	2001      	movcc	r0, #1
 8004000:	f000 fb8c 	bl	800471c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004004:	2000      	movs	r0, #0
 8004006:	bd08      	pop	{r3, pc}

08004008 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004008:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800400c:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004010:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004014:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004016:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004018:	2300      	movs	r3, #0
 800401a:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800401c:	4770      	bx	lr

0800401e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800401e:	2300      	movs	r3, #0
 8004020:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004022:	4770      	bx	lr

08004024 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004024:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004026:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800402c:	689a      	ldr	r2, [r3, #8]
 800402e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004030:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004032:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004034:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004036:	3301      	adds	r3, #1
 8004038:	6003      	str	r3, [r0, #0]
}
 800403a:	4770      	bx	lr

0800403c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800403c:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800403e:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004040:	1c63      	adds	r3, r4, #1
 8004042:	d10a      	bne.n	800405a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004044:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800404a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800404c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800404e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004050:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004052:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004054:	3301      	adds	r3, #1
 8004056:	6003      	str	r3, [r0, #0]
}
 8004058:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800405a:	f100 0208 	add.w	r2, r0, #8
 800405e:	4613      	mov	r3, r2
 8004060:	6852      	ldr	r2, [r2, #4]
 8004062:	6815      	ldr	r5, [r2, #0]
 8004064:	42a5      	cmp	r5, r4
 8004066:	d9fa      	bls.n	800405e <vListInsert+0x22>
 8004068:	e7ed      	b.n	8004046 <vListInsert+0xa>

0800406a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800406a:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = pxItemToRemove->pxContainer;
 800406e:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004070:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004072:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004074:	6859      	ldr	r1, [r3, #4]
 8004076:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004078:	bf08      	it	eq
 800407a:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800407c:	2200      	movs	r2, #0
 800407e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	3a01      	subs	r2, #1
 8004084:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004086:	6818      	ldr	r0, [r3, #0]
}
 8004088:	4770      	bx	lr
	...

0800408c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800408c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004090:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004092:	f000 fc0f 	bl	80048b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004096:	4b2f      	ldr	r3, [pc, #188]	; (8004154 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 8004098:	4e2f      	ldr	r6, [pc, #188]	; (8004158 <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4f2f      	ldr	r7, [pc, #188]	; (800415c <prvAddNewTaskToReadyList+0xd0>)
 800409e:	3201      	adds	r2, #1
 80040a0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80040a2:	6835      	ldr	r5, [r6, #0]
 80040a4:	2d00      	cmp	r5, #0
 80040a6:	d14a      	bne.n	800413e <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80040a8:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d11f      	bne.n	80040f0 <prvAddNewTaskToReadyList+0x64>
 80040b0:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040b2:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040b4:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040b6:	f7ff ffa7 	bl	8004008 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040ba:	2d07      	cmp	r5, #7
 80040bc:	f108 0814 	add.w	r8, r8, #20
 80040c0:	d1f7      	bne.n	80040b2 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040c2:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8004184 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 80040c6:	4d26      	ldr	r5, [pc, #152]	; (8004160 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 80040c8:	4640      	mov	r0, r8
 80040ca:	f7ff ff9d 	bl	8004008 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040ce:	4628      	mov	r0, r5
 80040d0:	f7ff ff9a 	bl	8004008 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040d4:	4823      	ldr	r0, [pc, #140]	; (8004164 <prvAddNewTaskToReadyList+0xd8>)
 80040d6:	f7ff ff97 	bl	8004008 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040da:	4823      	ldr	r0, [pc, #140]	; (8004168 <prvAddNewTaskToReadyList+0xdc>)
 80040dc:	f7ff ff94 	bl	8004008 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040e0:	4822      	ldr	r0, [pc, #136]	; (800416c <prvAddNewTaskToReadyList+0xe0>)
 80040e2:	f7ff ff91 	bl	8004008 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040e6:	4b22      	ldr	r3, [pc, #136]	; (8004170 <prvAddNewTaskToReadyList+0xe4>)
 80040e8:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040ec:	4b21      	ldr	r3, [pc, #132]	; (8004174 <prvAddNewTaskToReadyList+0xe8>)
 80040ee:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80040f0:	4a21      	ldr	r2, [pc, #132]	; (8004178 <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 80040f2:	4922      	ldr	r1, [pc, #136]	; (800417c <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 80040f4:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80040f6:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80040f8:	3301      	adds	r3, #1
 80040fa:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80040fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80040fe:	2301      	movs	r3, #1
 8004100:	4093      	lsls	r3, r2
 8004102:	4303      	orrs	r3, r0
 8004104:	2014      	movs	r0, #20
 8004106:	600b      	str	r3, [r1, #0]
 8004108:	fb00 7002 	mla	r0, r0, r2, r7
 800410c:	1d21      	adds	r1, r4, #4
 800410e:	f7ff ff89 	bl	8004024 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004112:	f000 fbef 	bl	80048f4 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004116:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <prvAddNewTaskToReadyList+0xf4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	b173      	cbz	r3, 800413a <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800411c:	6833      	ldr	r3, [r6, #0]
 800411e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004120:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004122:	429a      	cmp	r2, r3
 8004124:	d209      	bcs.n	800413a <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 8004126:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800412a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800412e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004132:	f3bf 8f4f 	dsb	sy
 8004136:	f3bf 8f6f 	isb	sy
}
 800413a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 800413e:	4b10      	ldr	r3, [pc, #64]	; (8004180 <prvAddNewTaskToReadyList+0xf4>)
 8004140:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004142:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			if( xSchedulerRunning == pdFALSE )
 8004144:	2a00      	cmp	r2, #0
 8004146:	d1d3      	bne.n	80040f0 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004148:	6832      	ldr	r2, [r6, #0]
 800414a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800414c:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800414e:	bf98      	it	ls
 8004150:	6034      	strls	r4, [r6, #0]
 8004152:	e7cd      	b.n	80040f0 <prvAddNewTaskToReadyList+0x64>
 8004154:	20000850 	.word	0x20000850
 8004158:	200007b8 	.word	0x200007b8
 800415c:	200007c4 	.word	0x200007c4
 8004160:	20000878 	.word	0x20000878
 8004164:	20000898 	.word	0x20000898
 8004168:	200008c4 	.word	0x200008c4
 800416c:	200008b0 	.word	0x200008b0
 8004170:	200007bc 	.word	0x200007bc
 8004174:	200007c0 	.word	0x200007c0
 8004178:	2000085c 	.word	0x2000085c
 800417c:	20000860 	.word	0x20000860
 8004180:	200008ac 	.word	0x200008ac
 8004184:	20000864 	.word	0x20000864

08004188 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800418a:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800418c:	4d1a      	ldr	r5, [pc, #104]	; (80041f8 <prvAddCurrentTaskToDelayedList+0x70>)
const TickType_t xConstTickCount = xTickCount;
 800418e:	681c      	ldr	r4, [r3, #0]
{
 8004190:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004192:	6828      	ldr	r0, [r5, #0]
 8004194:	3004      	adds	r0, #4
{
 8004196:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004198:	f7ff ff67 	bl	800406a <uxListRemove>
 800419c:	b940      	cbnz	r0, 80041b0 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800419e:	682a      	ldr	r2, [r5, #0]
 80041a0:	4916      	ldr	r1, [pc, #88]	; (80041fc <prvAddCurrentTaskToDelayedList+0x74>)
 80041a2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80041a4:	680b      	ldr	r3, [r1, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	4082      	lsls	r2, r0
 80041aa:	ea23 0302 	bic.w	r3, r3, r2
 80041ae:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041b0:	1c73      	adds	r3, r6, #1
 80041b2:	d107      	bne.n	80041c4 <prvAddCurrentTaskToDelayedList+0x3c>
 80041b4:	b137      	cbz	r7, 80041c4 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041b6:	6829      	ldr	r1, [r5, #0]
 80041b8:	4811      	ldr	r0, [pc, #68]	; (8004200 <prvAddCurrentTaskToDelayedList+0x78>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80041ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041be:	3104      	adds	r1, #4
 80041c0:	f7ff bf30 	b.w	8004024 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	19a4      	adds	r4, r4, r6
 80041c8:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80041ca:	d307      	bcc.n	80041dc <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041cc:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <prvAddCurrentTaskToDelayedList+0x7c>)
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	6829      	ldr	r1, [r5, #0]
}
 80041d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041d6:	3104      	adds	r1, #4
 80041d8:	f7ff bf30 	b.w	800403c <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041dc:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <prvAddCurrentTaskToDelayedList+0x80>)
 80041de:	6818      	ldr	r0, [r3, #0]
 80041e0:	6829      	ldr	r1, [r5, #0]
 80041e2:	3104      	adds	r1, #4
 80041e4:	f7ff ff2a 	bl	800403c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80041e8:	4b08      	ldr	r3, [pc, #32]	; (800420c <prvAddCurrentTaskToDelayedList+0x84>)
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80041ee:	bf88      	it	hi
 80041f0:	601c      	strhi	r4, [r3, #0]
}
 80041f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f4:	200008d8 	.word	0x200008d8
 80041f8:	200007b8 	.word	0x200007b8
 80041fc:	20000860 	.word	0x20000860
 8004200:	200008b0 	.word	0x200008b0
 8004204:	200007c0 	.word	0x200007c0
 8004208:	200007bc 	.word	0x200007bc
 800420c:	2000088c 	.word	0x2000088c

08004210 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004210:	4a06      	ldr	r2, [pc, #24]	; (800422c <prvResetNextTaskUnblockTime+0x1c>)
 8004212:	6813      	ldr	r3, [r2, #0]
 8004214:	6819      	ldr	r1, [r3, #0]
 8004216:	4b06      	ldr	r3, [pc, #24]	; (8004230 <prvResetNextTaskUnblockTime+0x20>)
 8004218:	b919      	cbnz	r1, 8004222 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800421e:	601a      	str	r2, [r3, #0]
}
 8004220:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004226:	68d2      	ldr	r2, [r2, #12]
 8004228:	6852      	ldr	r2, [r2, #4]
 800422a:	e7f8      	b.n	800421e <prvResetNextTaskUnblockTime+0xe>
 800422c:	200007bc 	.word	0x200007bc
 8004230:	2000088c 	.word	0x2000088c

08004234 <prvDeleteTCB>:
	{
 8004234:	b510      	push	{r4, lr}
 8004236:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004238:	304c      	adds	r0, #76	; 0x4c
 800423a:	f001 fd6b 	bl	8005d14 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800423e:	f894 309d 	ldrb.w	r3, [r4, #157]	; 0x9d
 8004242:	b93b      	cbnz	r3, 8004254 <prvDeleteTCB+0x20>
				vPortFree( pxTCB->pxStack );
 8004244:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004246:	f000 fd37 	bl	8004cb8 <vPortFree>
				vPortFree( pxTCB );
 800424a:	4620      	mov	r0, r4
	}
 800424c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8004250:	f000 bd32 	b.w	8004cb8 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004254:	2b01      	cmp	r3, #1
 8004256:	d0f8      	beq.n	800424a <prvDeleteTCB+0x16>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004258:	2b02      	cmp	r3, #2
 800425a:	d008      	beq.n	800426e <prvDeleteTCB+0x3a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	e7fe      	b.n	800426c <prvDeleteTCB+0x38>
	}
 800426e:	bd10      	pop	{r4, pc}

08004270 <prvIdleTask>:
{
 8004270:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004272:	4c13      	ldr	r4, [pc, #76]	; (80042c0 <prvIdleTask+0x50>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004274:	4f13      	ldr	r7, [pc, #76]	; (80042c4 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8004276:	4d14      	ldr	r5, [pc, #80]	; (80042c8 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	b973      	cbnz	r3, 800429a <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800427c:	4b13      	ldr	r3, [pc, #76]	; (80042cc <prvIdleTask+0x5c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d9f8      	bls.n	8004276 <prvIdleTask+0x6>
				taskYIELD();
 8004284:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800428c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	e7ed      	b.n	8004276 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 800429a:	f000 fb0b 	bl	80048b4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042a2:	1d30      	adds	r0, r6, #4
 80042a4:	f7ff fee1 	bl	800406a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80042a8:	682b      	ldr	r3, [r5, #0]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80042b4:	f000 fb1e 	bl	80048f4 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80042b8:	4630      	mov	r0, r6
 80042ba:	f7ff ffbb 	bl	8004234 <prvDeleteTCB>
 80042be:	e7db      	b.n	8004278 <prvIdleTask+0x8>
 80042c0:	20000854 	.word	0x20000854
 80042c4:	200008c4 	.word	0x200008c4
 80042c8:	20000850 	.word	0x20000850
 80042cc:	200007c4 	.word	0x200007c4

080042d0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80042d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d4:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80042d8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80042dc:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80042de:	3a01      	subs	r2, #1
 80042e0:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80042e4:	4607      	mov	r7, r0
 80042e6:	4699      	mov	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80042e8:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 80042ec:	2900      	cmp	r1, #0
 80042ee:	d041      	beq.n	8004374 <prvInitialiseNewTask.constprop.0+0xa4>
 80042f0:	1e4b      	subs	r3, r1, #1
 80042f2:	f104 0233 	add.w	r2, r4, #51	; 0x33
 80042f6:	f101 050f 	add.w	r5, r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80042fa:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80042fe:	f802 1f01 	strb.w	r1, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8004302:	b109      	cbz	r1, 8004308 <prvInitialiseNewTask.constprop.0+0x38>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004304:	42ab      	cmp	r3, r5
 8004306:	d1f8      	bne.n	80042fa <prvInitialiseNewTask.constprop.0+0x2a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004308:	2300      	movs	r3, #0
 800430a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800430e:	9d08      	ldr	r5, [sp, #32]
 8004310:	2d06      	cmp	r5, #6
 8004312:	bf28      	it	cs
 8004314:	2506      	movcs	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8004316:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 800431a:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800431c:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800431e:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8004320:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004324:	f7ff fe7b 	bl	800401e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004328:	f104 0018 	add.w	r0, r4, #24
 800432c:	f7ff fe77 	bl	800401e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004330:	f1c5 0507 	rsb	r5, r5, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004334:	224c      	movs	r2, #76	; 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8004336:	f8c4 a098 	str.w	sl, [r4, #152]	; 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800433a:	4651      	mov	r1, sl
 800433c:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800433e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004340:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004342:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004344:	f884 a09c 	strb.w	sl, [r4, #156]	; 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004348:	f001 fcc8 	bl	8005cdc <memset>
 800434c:	4b0b      	ldr	r3, [pc, #44]	; (800437c <prvInitialiseNewTask.constprop.0+0xac>)
 800434e:	6523      	str	r3, [r4, #80]	; 0x50
 8004350:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004354:	33d0      	adds	r3, #208	; 0xd0
 8004356:	6562      	str	r2, [r4, #84]	; 0x54
 8004358:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800435a:	464a      	mov	r2, r9
 800435c:	4639      	mov	r1, r7
 800435e:	4630      	mov	r0, r6
 8004360:	f000 fa7e 	bl	8004860 <pxPortInitialiseStack>
 8004364:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8004366:	f1b8 0f00 	cmp.w	r8, #0
 800436a:	d001      	beq.n	8004370 <prvInitialiseNewTask.constprop.0+0xa0>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800436c:	f8c8 4000 	str.w	r4, [r8]
}
 8004370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004374:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8004378:	e7c9      	b.n	800430e <prvInitialiseNewTask.constprop.0+0x3e>
 800437a:	bf00      	nop
 800437c:	20004508 	.word	0x20004508

08004380 <xTaskCreateStatic>:
	{
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8004388:	b945      	cbnz	r5, 800439c <xTaskCreateStatic+0x1c>
 800438a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	e7fe      	b.n	800439a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800439c:	b944      	cbnz	r4, 80043b0 <xTaskCreateStatic+0x30>
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	e7fe      	b.n	80043ae <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80043b0:	26a0      	movs	r6, #160	; 0xa0
 80043b2:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80043b4:	9e05      	ldr	r6, [sp, #20]
 80043b6:	2ea0      	cmp	r6, #160	; 0xa0
 80043b8:	d008      	beq.n	80043cc <xTaskCreateStatic+0x4c>
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	e7fe      	b.n	80043ca <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80043cc:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80043ce:	2502      	movs	r5, #2
 80043d0:	f884 509d 	strb.w	r5, [r4, #157]	; 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80043d4:	ad04      	add	r5, sp, #16
 80043d6:	9501      	str	r5, [sp, #4]
 80043d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80043da:	9402      	str	r4, [sp, #8]
 80043dc:	9500      	str	r5, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80043de:	9e05      	ldr	r6, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80043e0:	f7ff ff76 	bl	80042d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80043e4:	4620      	mov	r0, r4
 80043e6:	f7ff fe51 	bl	800408c <prvAddNewTaskToReadyList>
	}
 80043ea:	9804      	ldr	r0, [sp, #16]
 80043ec:	b006      	add	sp, #24
 80043ee:	bd70      	pop	{r4, r5, r6, pc}

080043f0 <xTaskCreate>:
	{
 80043f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043f4:	4607      	mov	r7, r0
 80043f6:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80043f8:	0090      	lsls	r0, r2, #2
	{
 80043fa:	4688      	mov	r8, r1
 80043fc:	4616      	mov	r6, r2
 80043fe:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004400:	f000 fbc2 	bl	8004b88 <pvPortMalloc>
			if( pxStack != NULL )
 8004404:	4605      	mov	r5, r0
 8004406:	b1e8      	cbz	r0, 8004444 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004408:	20a0      	movs	r0, #160	; 0xa0
 800440a:	f000 fbbd 	bl	8004b88 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800440e:	4604      	mov	r4, r0
 8004410:	b1a8      	cbz	r0, 800443e <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004412:	2300      	movs	r3, #0
 8004414:	f880 309d 	strb.w	r3, [r0, #157]	; 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004418:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 800441a:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800441c:	9301      	str	r3, [sp, #4]
 800441e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004420:	9002      	str	r0, [sp, #8]
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	4632      	mov	r2, r6
 8004426:	464b      	mov	r3, r9
 8004428:	4641      	mov	r1, r8
 800442a:	4638      	mov	r0, r7
 800442c:	f7ff ff50 	bl	80042d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004430:	4620      	mov	r0, r4
 8004432:	f7ff fe2b 	bl	800408c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004436:	2001      	movs	r0, #1
	}
 8004438:	b005      	add	sp, #20
 800443a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 800443e:	4628      	mov	r0, r5
 8004440:	f000 fc3a 	bl	8004cb8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8004448:	e7f6      	b.n	8004438 <xTaskCreate+0x48>
	...

0800444c <vTaskStartScheduler>:
{
 800444c:	b510      	push	{r4, lr}
 800444e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004450:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004452:	aa07      	add	r2, sp, #28
 8004454:	a906      	add	r1, sp, #24
 8004456:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004458:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800445c:	f7fc fe4e 	bl	80010fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004460:	9b05      	ldr	r3, [sp, #20]
 8004462:	9302      	str	r3, [sp, #8]
 8004464:	9b06      	ldr	r3, [sp, #24]
 8004466:	9a07      	ldr	r2, [sp, #28]
 8004468:	4912      	ldr	r1, [pc, #72]	; (80044b4 <vTaskStartScheduler+0x68>)
 800446a:	4813      	ldr	r0, [pc, #76]	; (80044b8 <vTaskStartScheduler+0x6c>)
 800446c:	e9cd 4300 	strd	r4, r3, [sp]
 8004470:	4623      	mov	r3, r4
 8004472:	f7ff ff85 	bl	8004380 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8004476:	b1d0      	cbz	r0, 80044ae <vTaskStartScheduler+0x62>
 8004478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004488:	4b0c      	ldr	r3, [pc, #48]	; (80044bc <vTaskStartScheduler+0x70>)
 800448a:	4a0d      	ldr	r2, [pc, #52]	; (80044c0 <vTaskStartScheduler+0x74>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	334c      	adds	r3, #76	; 0x4c
 8004490:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8004492:	4b0c      	ldr	r3, [pc, #48]	; (80044c4 <vTaskStartScheduler+0x78>)
 8004494:	f04f 32ff 	mov.w	r2, #4294967295
 8004498:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800449a:	4b0b      	ldr	r3, [pc, #44]	; (80044c8 <vTaskStartScheduler+0x7c>)
 800449c:	2201      	movs	r2, #1
 800449e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80044a0:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <vTaskStartScheduler+0x80>)
 80044a2:	601c      	str	r4, [r3, #0]
}
 80044a4:	b008      	add	sp, #32
 80044a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80044aa:	f000 ba93 	b.w	80049d4 <xPortStartScheduler>
}
 80044ae:	b008      	add	sp, #32
 80044b0:	bd10      	pop	{r4, pc}
 80044b2:	bf00      	nop
 80044b4:	0800995f 	.word	0x0800995f
 80044b8:	08004271 	.word	0x08004271
 80044bc:	200007b8 	.word	0x200007b8
 80044c0:	2000006c 	.word	0x2000006c
 80044c4:	2000088c 	.word	0x2000088c
 80044c8:	200008ac 	.word	0x200008ac
 80044cc:	200008d8 	.word	0x200008d8

080044d0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80044d0:	4a02      	ldr	r2, [pc, #8]	; (80044dc <vTaskSuspendAll+0xc>)
 80044d2:	6813      	ldr	r3, [r2, #0]
 80044d4:	3301      	adds	r3, #1
 80044d6:	6013      	str	r3, [r2, #0]
}
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	20000858 	.word	0x20000858

080044e0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80044e0:	4b01      	ldr	r3, [pc, #4]	; (80044e8 <xTaskGetTickCount+0x8>)
 80044e2:	6818      	ldr	r0, [r3, #0]
}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	200008d8 	.word	0x200008d8

080044ec <xTaskGetTickCountFromISR>:
{
 80044ec:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044ee:	f000 faf7 	bl	8004ae0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80044f2:	4b01      	ldr	r3, [pc, #4]	; (80044f8 <xTaskGetTickCountFromISR+0xc>)
 80044f4:	6818      	ldr	r0, [r3, #0]
}
 80044f6:	bd08      	pop	{r3, pc}
 80044f8:	200008d8 	.word	0x200008d8

080044fc <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044fc:	4b40      	ldr	r3, [pc, #256]	; (8004600 <xTaskIncrementTick+0x104>)
 80044fe:	681b      	ldr	r3, [r3, #0]
{
 8004500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004504:	2b00      	cmp	r3, #0
 8004506:	d174      	bne.n	80045f2 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004508:	4b3e      	ldr	r3, [pc, #248]	; (8004604 <xTaskIncrementTick+0x108>)
 800450a:	681d      	ldr	r5, [r3, #0]
 800450c:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800450e:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004510:	b9bd      	cbnz	r5, 8004542 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004512:	4b3d      	ldr	r3, [pc, #244]	; (8004608 <xTaskIncrementTick+0x10c>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	b142      	cbz	r2, 800452c <xTaskIncrementTick+0x30>
 800451a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451e:	f383 8811 	msr	BASEPRI, r3
 8004522:	f3bf 8f6f 	isb	sy
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	e7fe      	b.n	800452a <xTaskIncrementTick+0x2e>
 800452c:	4a37      	ldr	r2, [pc, #220]	; (800460c <xTaskIncrementTick+0x110>)
 800452e:	6819      	ldr	r1, [r3, #0]
 8004530:	6810      	ldr	r0, [r2, #0]
 8004532:	6018      	str	r0, [r3, #0]
 8004534:	6011      	str	r1, [r2, #0]
 8004536:	4a36      	ldr	r2, [pc, #216]	; (8004610 <xTaskIncrementTick+0x114>)
 8004538:	6813      	ldr	r3, [r2, #0]
 800453a:	3301      	adds	r3, #1
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	f7ff fe67 	bl	8004210 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004542:	4e34      	ldr	r6, [pc, #208]	; (8004614 <xTaskIncrementTick+0x118>)
 8004544:	4f34      	ldr	r7, [pc, #208]	; (8004618 <xTaskIncrementTick+0x11c>)
 8004546:	6833      	ldr	r3, [r6, #0]
 8004548:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8004624 <xTaskIncrementTick+0x128>
 800454c:	429d      	cmp	r5, r3
BaseType_t xSwitchRequired = pdFALSE;
 800454e:	f04f 0400 	mov.w	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004552:	d211      	bcs.n	8004578 <xTaskIncrementTick+0x7c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004554:	f8d8 3000 	ldr.w	r3, [r8]
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	2214      	movs	r2, #20
 800455c:	4353      	muls	r3, r2
 800455e:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8004560:	2b02      	cmp	r3, #2
			if( xYieldPending != pdFALSE )
 8004562:	4b2e      	ldr	r3, [pc, #184]	; (800461c <xTaskIncrementTick+0x120>)
 8004564:	681b      	ldr	r3, [r3, #0]
				xSwitchRequired = pdTRUE;
 8004566:	bf28      	it	cs
 8004568:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 800456a:	2b00      	cmp	r3, #0
 800456c:	bf18      	it	ne
 800456e:	2401      	movne	r4, #1
}
 8004570:	4620      	mov	r0, r4
 8004572:	b003      	add	sp, #12
 8004574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004578:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8004608 <xTaskIncrementTick+0x10c>
					prvAddTaskToReadyList( pxTCB );
 800457c:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8004628 <xTaskIncrementTick+0x12c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004580:	f8da 3000 	ldr.w	r3, [sl]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	b91b      	cbnz	r3, 8004590 <xTaskIncrementTick+0x94>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004588:	f04f 33ff 	mov.w	r3, #4294967295
 800458c:	6033      	str	r3, [r6, #0]
					break;
 800458e:	e7e1      	b.n	8004554 <xTaskIncrementTick+0x58>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004590:	f8da 3000 	ldr.w	r3, [sl]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800459a:	f8db 2004 	ldr.w	r2, [fp, #4]
					if( xConstTickCount < xItemValue )
 800459e:	4295      	cmp	r5, r2
 80045a0:	d201      	bcs.n	80045a6 <xTaskIncrementTick+0xaa>
						xNextTaskUnblockTime = xItemValue;
 80045a2:	6032      	str	r2, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80045a4:	e7d6      	b.n	8004554 <xTaskIncrementTick+0x58>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045a6:	f10b 0104 	add.w	r1, fp, #4
 80045aa:	4608      	mov	r0, r1
 80045ac:	9101      	str	r1, [sp, #4]
 80045ae:	f7ff fd5c 	bl	800406a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80045b2:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 80045b6:	9901      	ldr	r1, [sp, #4]
 80045b8:	b122      	cbz	r2, 80045c4 <xTaskIncrementTick+0xc8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80045ba:	f10b 0018 	add.w	r0, fp, #24
 80045be:	f7ff fd54 	bl	800406a <uxListRemove>
 80045c2:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 80045c4:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 80045c8:	f8d9 3000 	ldr.w	r3, [r9]
 80045cc:	2201      	movs	r2, #1
 80045ce:	4082      	lsls	r2, r0
 80045d0:	431a      	orrs	r2, r3
 80045d2:	f8c9 2000 	str.w	r2, [r9]
 80045d6:	2214      	movs	r2, #20
 80045d8:	fb02 7000 	mla	r0, r2, r0, r7
 80045dc:	f7ff fd22 	bl	8004024 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045e0:	f8d8 1000 	ldr.w	r1, [r8]
 80045e4:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 80045e8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80045ea:	429a      	cmp	r2, r3
 80045ec:	bf28      	it	cs
 80045ee:	2401      	movcs	r4, #1
 80045f0:	e7c6      	b.n	8004580 <xTaskIncrementTick+0x84>
		++xPendedTicks;
 80045f2:	4a0b      	ldr	r2, [pc, #44]	; (8004620 <xTaskIncrementTick+0x124>)
 80045f4:	6813      	ldr	r3, [r2, #0]
 80045f6:	3301      	adds	r3, #1
 80045f8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80045fa:	2400      	movs	r4, #0
	return xSwitchRequired;
 80045fc:	e7b8      	b.n	8004570 <xTaskIncrementTick+0x74>
 80045fe:	bf00      	nop
 8004600:	20000858 	.word	0x20000858
 8004604:	200008d8 	.word	0x200008d8
 8004608:	200007bc 	.word	0x200007bc
 800460c:	200007c0 	.word	0x200007c0
 8004610:	20000890 	.word	0x20000890
 8004614:	2000088c 	.word	0x2000088c
 8004618:	200007c4 	.word	0x200007c4
 800461c:	200008dc 	.word	0x200008dc
 8004620:	20000894 	.word	0x20000894
 8004624:	200007b8 	.word	0x200007b8
 8004628:	20000860 	.word	0x20000860

0800462c <xTaskResumeAll>:
{
 800462c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8004630:	4c32      	ldr	r4, [pc, #200]	; (80046fc <xTaskResumeAll+0xd0>)
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	b943      	cbnz	r3, 8004648 <xTaskResumeAll+0x1c>
 8004636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463a:	f383 8811 	msr	BASEPRI, r3
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f3bf 8f4f 	dsb	sy
 8004646:	e7fe      	b.n	8004646 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8004648:	f000 f934 	bl	80048b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	3b01      	subs	r3, #1
 8004650:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004652:	6824      	ldr	r4, [r4, #0]
 8004654:	b134      	cbz	r4, 8004664 <xTaskResumeAll+0x38>
BaseType_t xAlreadyYielded = pdFALSE;
 8004656:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004658:	f000 f94c 	bl	80048f4 <vPortExitCritical>
}
 800465c:	4620      	mov	r0, r4
 800465e:	b002      	add	sp, #8
 8004660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004664:	4b26      	ldr	r3, [pc, #152]	; (8004700 <xTaskResumeAll+0xd4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f4      	beq.n	8004656 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800466c:	4d25      	ldr	r5, [pc, #148]	; (8004704 <xTaskResumeAll+0xd8>)
					prvAddTaskToReadyList( pxTCB );
 800466e:	4e26      	ldr	r6, [pc, #152]	; (8004708 <xTaskResumeAll+0xdc>)
 8004670:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8004718 <xTaskResumeAll+0xec>
 8004674:	e01f      	b.n	80046b6 <xTaskResumeAll+0x8a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004676:	68eb      	ldr	r3, [r5, #12]
 8004678:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800467a:	f104 0018 	add.w	r0, r4, #24
 800467e:	f7ff fcf4 	bl	800406a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004682:	1d21      	adds	r1, r4, #4
 8004684:	4608      	mov	r0, r1
 8004686:	9101      	str	r1, [sp, #4]
 8004688:	f7ff fcef 	bl	800406a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800468c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800468e:	6830      	ldr	r0, [r6, #0]
 8004690:	9901      	ldr	r1, [sp, #4]
 8004692:	2701      	movs	r7, #1
 8004694:	fa07 f302 	lsl.w	r3, r7, r2
 8004698:	4303      	orrs	r3, r0
 800469a:	2014      	movs	r0, #20
 800469c:	fb00 8002 	mla	r0, r0, r2, r8
 80046a0:	6033      	str	r3, [r6, #0]
 80046a2:	f7ff fcbf 	bl	8004024 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046a6:	4b19      	ldr	r3, [pc, #100]	; (800470c <xTaskResumeAll+0xe0>)
 80046a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d301      	bcc.n	80046b6 <xTaskResumeAll+0x8a>
						xYieldPending = pdTRUE;
 80046b2:	4b17      	ldr	r3, [pc, #92]	; (8004710 <xTaskResumeAll+0xe4>)
 80046b4:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046b6:	682b      	ldr	r3, [r5, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1dc      	bne.n	8004676 <xTaskResumeAll+0x4a>
				if( pxTCB != NULL )
 80046bc:	b10c      	cbz	r4, 80046c2 <xTaskResumeAll+0x96>
					prvResetNextTaskUnblockTime();
 80046be:	f7ff fda7 	bl	8004210 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80046c2:	4d14      	ldr	r5, [pc, #80]	; (8004714 <xTaskResumeAll+0xe8>)
 80046c4:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80046c6:	b144      	cbz	r4, 80046da <xTaskResumeAll+0xae>
								xYieldPending = pdTRUE;
 80046c8:	4e11      	ldr	r6, [pc, #68]	; (8004710 <xTaskResumeAll+0xe4>)
 80046ca:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80046cc:	f7ff ff16 	bl	80044fc <xTaskIncrementTick>
 80046d0:	b100      	cbz	r0, 80046d4 <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 80046d2:	6037      	str	r7, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80046d4:	3c01      	subs	r4, #1
 80046d6:	d1f9      	bne.n	80046cc <xTaskResumeAll+0xa0>
						xPendedTicks = 0;
 80046d8:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80046da:	4b0d      	ldr	r3, [pc, #52]	; (8004710 <xTaskResumeAll+0xe4>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0b9      	beq.n	8004656 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80046e2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80046e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80046ee:	f3bf 8f4f 	dsb	sy
 80046f2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80046f6:	2401      	movs	r4, #1
 80046f8:	e7ae      	b.n	8004658 <xTaskResumeAll+0x2c>
 80046fa:	bf00      	nop
 80046fc:	20000858 	.word	0x20000858
 8004700:	20000850 	.word	0x20000850
 8004704:	20000898 	.word	0x20000898
 8004708:	20000860 	.word	0x20000860
 800470c:	200007b8 	.word	0x200007b8
 8004710:	200008dc 	.word	0x200008dc
 8004714:	20000894 	.word	0x20000894
 8004718:	200007c4 	.word	0x200007c4

0800471c <vTaskDelay>:
	{
 800471c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800471e:	b950      	cbnz	r0, 8004736 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8004720:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004728:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	f3bf 8f6f 	isb	sy
	}
 8004734:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8004736:	4b0a      	ldr	r3, [pc, #40]	; (8004760 <vTaskDelay+0x44>)
 8004738:	6819      	ldr	r1, [r3, #0]
 800473a:	b141      	cbz	r1, 800474e <vTaskDelay+0x32>
 800473c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004740:	f383 8811 	msr	BASEPRI, r3
 8004744:	f3bf 8f6f 	isb	sy
 8004748:	f3bf 8f4f 	dsb	sy
 800474c:	e7fe      	b.n	800474c <vTaskDelay+0x30>
			vTaskSuspendAll();
 800474e:	f7ff febf 	bl	80044d0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004752:	f7ff fd19 	bl	8004188 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004756:	f7ff ff69 	bl	800462c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800475a:	2800      	cmp	r0, #0
 800475c:	d0e0      	beq.n	8004720 <vTaskDelay+0x4>
 800475e:	e7e9      	b.n	8004734 <vTaskDelay+0x18>
 8004760:	20000858 	.word	0x20000858

08004764 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004764:	4b19      	ldr	r3, [pc, #100]	; (80047cc <vTaskSwitchContext+0x68>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	4b19      	ldr	r3, [pc, #100]	; (80047d0 <vTaskSwitchContext+0x6c>)
{
 800476a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800476c:	b112      	cbz	r2, 8004774 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800476e:	2201      	movs	r2, #1
 8004770:	601a      	str	r2, [r3, #0]
}
 8004772:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8004774:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004776:	4b17      	ldr	r3, [pc, #92]	; (80047d4 <vTaskSwitchContext+0x70>)
 8004778:	681a      	ldr	r2, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800477a:	fab2 f282 	clz	r2, r2
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	f1c2 021f 	rsb	r2, r2, #31
 8004784:	2314      	movs	r3, #20
 8004786:	4914      	ldr	r1, [pc, #80]	; (80047d8 <vTaskSwitchContext+0x74>)
 8004788:	4353      	muls	r3, r2
 800478a:	18c8      	adds	r0, r1, r3
 800478c:	58cc      	ldr	r4, [r1, r3]
 800478e:	b944      	cbnz	r4, 80047a2 <vTaskSwitchContext+0x3e>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	e7fe      	b.n	80047a0 <vTaskSwitchContext+0x3c>
 80047a2:	6844      	ldr	r4, [r0, #4]
 80047a4:	3308      	adds	r3, #8
 80047a6:	6864      	ldr	r4, [r4, #4]
 80047a8:	6044      	str	r4, [r0, #4]
 80047aa:	440b      	add	r3, r1
 80047ac:	429c      	cmp	r4, r3
 80047ae:	bf04      	itt	eq
 80047b0:	6863      	ldreq	r3, [r4, #4]
 80047b2:	6043      	streq	r3, [r0, #4]
 80047b4:	2314      	movs	r3, #20
 80047b6:	fb03 1102 	mla	r1, r3, r2, r1
 80047ba:	684b      	ldr	r3, [r1, #4]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	4b07      	ldr	r3, [pc, #28]	; (80047dc <vTaskSwitchContext+0x78>)
 80047c0:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a06      	ldr	r2, [pc, #24]	; (80047e0 <vTaskSwitchContext+0x7c>)
 80047c6:	334c      	adds	r3, #76	; 0x4c
 80047c8:	6013      	str	r3, [r2, #0]
}
 80047ca:	e7d2      	b.n	8004772 <vTaskSwitchContext+0xe>
 80047cc:	20000858 	.word	0x20000858
 80047d0:	200008dc 	.word	0x200008dc
 80047d4:	20000860 	.word	0x20000860
 80047d8:	200007c4 	.word	0x200007c4
 80047dc:	200007b8 	.word	0x200007b8
 80047e0:	2000006c 	.word	0x2000006c

080047e4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80047e4:	4808      	ldr	r0, [pc, #32]	; (8004808 <prvPortStartFirstTask+0x24>)
 80047e6:	6800      	ldr	r0, [r0, #0]
 80047e8:	6800      	ldr	r0, [r0, #0]
 80047ea:	f380 8808 	msr	MSP, r0
 80047ee:	f04f 0000 	mov.w	r0, #0
 80047f2:	f380 8814 	msr	CONTROL, r0
 80047f6:	b662      	cpsie	i
 80047f8:	b661      	cpsie	f
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	df00      	svc	0
 8004804:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004806:	0000      	.short	0x0000
 8004808:	e000ed08 	.word	0xe000ed08

0800480c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800480c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800481c <vPortEnableVFP+0x10>
 8004810:	6801      	ldr	r1, [r0, #0]
 8004812:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004816:	6001      	str	r1, [r0, #0]
 8004818:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800481a:	0000      	.short	0x0000
 800481c:	e000ed88 	.word	0xe000ed88

08004820 <prvTaskExitError>:
{
 8004820:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8004822:	2300      	movs	r3, #0
 8004824:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8004826:	4b0d      	ldr	r3, [pc, #52]	; (800485c <prvTaskExitError+0x3c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3301      	adds	r3, #1
 800482c:	d008      	beq.n	8004840 <prvTaskExitError+0x20>
 800482e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	e7fe      	b.n	800483e <prvTaskExitError+0x1e>
 8004840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8004850:	9b01      	ldr	r3, [sp, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0fc      	beq.n	8004850 <prvTaskExitError+0x30>
}
 8004856:	b002      	add	sp, #8
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	20000010 	.word	0x20000010

08004860 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004860:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004864:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004868:	4b07      	ldr	r3, [pc, #28]	; (8004888 <pxPortInitialiseStack+0x28>)
 800486a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800486e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004872:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004876:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800487a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800487e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8004882:	3844      	subs	r0, #68	; 0x44
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	08004821 	.word	0x08004821
 800488c:	00000000 	.word	0x00000000

08004890 <SVC_Handler>:
	__asm volatile (
 8004890:	4b07      	ldr	r3, [pc, #28]	; (80048b0 <pxCurrentTCBConst2>)
 8004892:	6819      	ldr	r1, [r3, #0]
 8004894:	6808      	ldr	r0, [r1, #0]
 8004896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489a:	f380 8809 	msr	PSP, r0
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	f04f 0000 	mov.w	r0, #0
 80048a6:	f380 8811 	msr	BASEPRI, r0
 80048aa:	4770      	bx	lr
 80048ac:	f3af 8000 	nop.w

080048b0 <pxCurrentTCBConst2>:
 80048b0:	200007b8 	.word	0x200007b8

080048b4 <vPortEnterCritical>:
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80048c4:	4a0a      	ldr	r2, [pc, #40]	; (80048f0 <vPortEnterCritical+0x3c>)
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80048ca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80048cc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80048ce:	d10e      	bne.n	80048ee <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80048d0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80048d4:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	b143      	cbz	r3, 80048ee <vPortEnterCritical+0x3a>
 80048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	e7fe      	b.n	80048ec <vPortEnterCritical+0x38>
}
 80048ee:	4770      	bx	lr
 80048f0:	20000010 	.word	0x20000010

080048f4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80048f4:	4a08      	ldr	r2, [pc, #32]	; (8004918 <vPortExitCritical+0x24>)
 80048f6:	6813      	ldr	r3, [r2, #0]
 80048f8:	b943      	cbnz	r3, 800490c <vPortExitCritical+0x18>
 80048fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	e7fe      	b.n	800490a <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800490c:	3b01      	subs	r3, #1
 800490e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004910:	b90b      	cbnz	r3, 8004916 <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004912:	f383 8811 	msr	BASEPRI, r3
}
 8004916:	4770      	bx	lr
 8004918:	20000010 	.word	0x20000010
 800491c:	00000000 	.word	0x00000000

08004920 <PendSV_Handler>:
	__asm volatile
 8004920:	f3ef 8009 	mrs	r0, PSP
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	4b15      	ldr	r3, [pc, #84]	; (8004980 <pxCurrentTCBConst>)
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	f01e 0f10 	tst.w	lr, #16
 8004930:	bf08      	it	eq
 8004932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493a:	6010      	str	r0, [r2, #0]
 800493c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004944:	f380 8811 	msr	BASEPRI, r0
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f7ff ff08 	bl	8004764 <vTaskSwitchContext>
 8004954:	f04f 0000 	mov.w	r0, #0
 8004958:	f380 8811 	msr	BASEPRI, r0
 800495c:	bc09      	pop	{r0, r3}
 800495e:	6819      	ldr	r1, [r3, #0]
 8004960:	6808      	ldr	r0, [r1, #0]
 8004962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004966:	f01e 0f10 	tst.w	lr, #16
 800496a:	bf08      	it	eq
 800496c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004970:	f380 8809 	msr	PSP, r0
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	f3af 8000 	nop.w

08004980 <pxCurrentTCBConst>:
 8004980:	200007b8 	.word	0x200007b8

08004984 <SysTick_Handler>:
{
 8004984:	b508      	push	{r3, lr}
	__asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004996:	f7ff fdb1 	bl	80044fc <xTaskIncrementTick>
 800499a:	b128      	cbz	r0, 80049a8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800499c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80049a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 80049a8:	2300      	movs	r3, #0
 80049aa:	f383 8811 	msr	BASEPRI, r3
}
 80049ae:	bd08      	pop	{r3, pc}

080049b0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049b0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80049b4:	2300      	movs	r3, #0
 80049b6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049b8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049ba:	4b05      	ldr	r3, [pc, #20]	; (80049d0 <vPortSetupTimerInterrupt+0x20>)
 80049bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80049c6:	3b01      	subs	r3, #1
 80049c8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80049ca:	2307      	movs	r3, #7
 80049cc:	6113      	str	r3, [r2, #16]
}
 80049ce:	4770      	bx	lr
 80049d0:	20000000 	.word	0x20000000

080049d4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 80049d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049da:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 80049de:	4a3a      	ldr	r2, [pc, #232]	; (8004ac8 <xPortStartScheduler+0xf4>)
 80049e0:	4291      	cmp	r1, r2
 80049e2:	d108      	bne.n	80049f6 <xPortStartScheduler+0x22>
	__asm volatile
 80049e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e8:	f383 8811 	msr	BASEPRI, r3
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	e7fe      	b.n	80049f4 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049f6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 80049fa:	4b34      	ldr	r3, [pc, #208]	; (8004acc <xPortStartScheduler+0xf8>)
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d108      	bne.n	8004a12 <xPortStartScheduler+0x3e>
 8004a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a04:	f383 8811 	msr	BASEPRI, r3
 8004a08:	f3bf 8f6f 	isb	sy
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	e7fe      	b.n	8004a10 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a12:	4b2f      	ldr	r3, [pc, #188]	; (8004ad0 <xPortStartScheduler+0xfc>)
 8004a14:	781a      	ldrb	r2, [r3, #0]
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a1a:	22ff      	movs	r2, #255	; 0xff
 8004a1c:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a1e:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a20:	4a2c      	ldr	r2, [pc, #176]	; (8004ad4 <xPortStartScheduler+0x100>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a28:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004a2c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a30:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a32:	4a29      	ldr	r2, [pc, #164]	; (8004ad8 <xPortStartScheduler+0x104>)
 8004a34:	2307      	movs	r3, #7
 8004a36:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a38:	2100      	movs	r1, #0
 8004a3a:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004a3e:	0600      	lsls	r0, r0, #24
 8004a40:	f103 34ff 	add.w	r4, r3, #4294967295
 8004a44:	d40c      	bmi.n	8004a60 <xPortStartScheduler+0x8c>
 8004a46:	b111      	cbz	r1, 8004a4e <xPortStartScheduler+0x7a>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	6013      	str	r3, [r2, #0]
 8004a4c:	d011      	beq.n	8004a72 <xPortStartScheduler+0x9e>
 8004a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	e7fe      	b.n	8004a5e <xPortStartScheduler+0x8a>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a60:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004a64:	005b      	lsls	r3, r3, #1
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	f88d 3003 	strb.w	r3, [sp, #3]
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	4623      	mov	r3, r4
 8004a70:	e7e3      	b.n	8004a3a <xPortStartScheduler+0x66>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a76:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a78:	9b01      	ldr	r3, [sp, #4]
 8004a7a:	4a15      	ldr	r2, [pc, #84]	; (8004ad0 <xPortStartScheduler+0xfc>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a7c:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a84:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8004a88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a8c:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a90:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8004a94:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004a98:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8004a9c:	f7ff ff88 	bl	80049b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8004aa0:	4b0e      	ldr	r3, [pc, #56]	; (8004adc <xPortStartScheduler+0x108>)
 8004aa2:	2500      	movs	r5, #0
 8004aa4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8004aa6:	f7ff feb1 	bl	800480c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004aaa:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8004aae:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ab2:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 8004ab6:	f7ff fe95 	bl	80047e4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8004aba:	f7ff fe53 	bl	8004764 <vTaskSwitchContext>
	prvTaskExitError();
 8004abe:	f7ff feaf 	bl	8004820 <prvTaskExitError>
}
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	b003      	add	sp, #12
 8004ac6:	bd30      	pop	{r4, r5, pc}
 8004ac8:	410fc271 	.word	0x410fc271
 8004acc:	410fc270 	.word	0x410fc270
 8004ad0:	e000e400 	.word	0xe000e400
 8004ad4:	200008e0 	.word	0x200008e0
 8004ad8:	200008e4 	.word	0x200008e4
 8004adc:	20000010 	.word	0x20000010

08004ae0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ae0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ae4:	2b0f      	cmp	r3, #15
 8004ae6:	d90e      	bls.n	8004b06 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ae8:	4a11      	ldr	r2, [pc, #68]	; (8004b30 <vPortValidateInterruptPriority+0x50>)
 8004aea:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004aec:	4a11      	ldr	r2, [pc, #68]	; (8004b34 <vPortValidateInterruptPriority+0x54>)
 8004aee:	7812      	ldrb	r2, [r2, #0]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d908      	bls.n	8004b06 <vPortValidateInterruptPriority+0x26>
 8004af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	e7fe      	b.n	8004b04 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b06:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004b0a:	4a0b      	ldr	r2, [pc, #44]	; (8004b38 <vPortValidateInterruptPriority+0x58>)
 8004b0c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d908      	bls.n	8004b2c <vPortValidateInterruptPriority+0x4c>
 8004b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b1e:	f383 8811 	msr	BASEPRI, r3
 8004b22:	f3bf 8f6f 	isb	sy
 8004b26:	f3bf 8f4f 	dsb	sy
 8004b2a:	e7fe      	b.n	8004b2a <vPortValidateInterruptPriority+0x4a>
	}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000e3f0 	.word	0xe000e3f0
 8004b34:	200008e0 	.word	0x200008e0
 8004b38:	200008e4 	.word	0x200008e4

08004b3c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004b3c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <prvInsertBlockIntoFreeList+0x44>)
 8004b40:	461a      	mov	r2, r3
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4283      	cmp	r3, r0
 8004b46:	d3fb      	bcc.n	8004b40 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b48:	6854      	ldr	r4, [r2, #4]
 8004b4a:	1911      	adds	r1, r2, r4
 8004b4c:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b4e:	bf01      	itttt	eq
 8004b50:	6841      	ldreq	r1, [r0, #4]
 8004b52:	4610      	moveq	r0, r2
 8004b54:	1909      	addeq	r1, r1, r4
 8004b56:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b58:	6844      	ldr	r4, [r0, #4]
 8004b5a:	1901      	adds	r1, r0, r4
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	d10c      	bne.n	8004b7a <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b60:	4908      	ldr	r1, [pc, #32]	; (8004b84 <prvInsertBlockIntoFreeList+0x48>)
 8004b62:	6809      	ldr	r1, [r1, #0]
 8004b64:	428b      	cmp	r3, r1
 8004b66:	d003      	beq.n	8004b70 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b68:	6859      	ldr	r1, [r3, #4]
 8004b6a:	4421      	add	r1, r4
 8004b6c:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b6e:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b70:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b72:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b74:	bf18      	it	ne
 8004b76:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b78:	bd10      	pop	{r4, pc}
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	e7f8      	b.n	8004b70 <prvInsertBlockIntoFreeList+0x34>
 8004b7e:	bf00      	nop
 8004b80:	20004500 	.word	0x20004500
 8004b84:	200008e8 	.word	0x200008e8

08004b88 <pvPortMalloc>:
{
 8004b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b8c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004b8e:	f7ff fc9f 	bl	80044d0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004b92:	4942      	ldr	r1, [pc, #264]	; (8004c9c <pvPortMalloc+0x114>)
 8004b94:	4d42      	ldr	r5, [pc, #264]	; (8004ca0 <pvPortMalloc+0x118>)
 8004b96:	680b      	ldr	r3, [r1, #0]
 8004b98:	bb0b      	cbnz	r3, 8004bde <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8004b9a:	4a42      	ldr	r2, [pc, #264]	; (8004ca4 <pvPortMalloc+0x11c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b9c:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b9e:	bf1f      	itttt	ne
 8004ba0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ba2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ba6:	f502 5270 	addne.w	r2, r2, #15360	; 0x3c00
 8004baa:	1a13      	subne	r3, r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004bac:	bf0c      	ite	eq
 8004bae:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bb2:	4602      	movne	r2, r0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004bb4:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004bb6:	4e3c      	ldr	r6, [pc, #240]	; (8004ca8 <pvPortMalloc+0x120>)
	uxAddress -= xHeapStructSize;
 8004bb8:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bba:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004bc2:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8004bc4:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004bc8:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bca:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8004bce:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bd0:	4b36      	ldr	r3, [pc, #216]	; (8004cac <pvPortMalloc+0x124>)
 8004bd2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bd4:	4b36      	ldr	r3, [pc, #216]	; (8004cb0 <pvPortMalloc+0x128>)
 8004bd6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004bd8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004bdc:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004bde:	682e      	ldr	r6, [r5, #0]
 8004be0:	4226      	tst	r6, r4
 8004be2:	d155      	bne.n	8004c90 <pvPortMalloc+0x108>
			if( xWantedSize > 0 )
 8004be4:	2c00      	cmp	r4, #0
 8004be6:	d046      	beq.n	8004c76 <pvPortMalloc+0xee>
				xWantedSize += xHeapStructSize;
 8004be8:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004bec:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004bee:	bf1c      	itt	ne
 8004bf0:	f023 0307 	bicne.w	r3, r3, #7
 8004bf4:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d04a      	beq.n	8004c90 <pvPortMalloc+0x108>
 8004bfa:	4f2d      	ldr	r7, [pc, #180]	; (8004cb0 <pvPortMalloc+0x128>)
 8004bfc:	683c      	ldr	r4, [r7, #0]
 8004bfe:	429c      	cmp	r4, r3
 8004c00:	d346      	bcc.n	8004c90 <pvPortMalloc+0x108>
				pxBlock = xStart.pxNextFreeBlock;
 8004c02:	4a29      	ldr	r2, [pc, #164]	; (8004ca8 <pvPortMalloc+0x120>)
 8004c04:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c06:	6868      	ldr	r0, [r5, #4]
 8004c08:	4298      	cmp	r0, r3
 8004c0a:	d204      	bcs.n	8004c16 <pvPortMalloc+0x8e>
 8004c0c:	f8d5 c000 	ldr.w	ip, [r5]
 8004c10:	f1bc 0f00 	cmp.w	ip, #0
 8004c14:	d115      	bne.n	8004c42 <pvPortMalloc+0xba>
				if( pxBlock != pxEnd )
 8004c16:	6809      	ldr	r1, [r1, #0]
 8004c18:	42a9      	cmp	r1, r5
 8004c1a:	d039      	beq.n	8004c90 <pvPortMalloc+0x108>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c1c:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c1e:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c22:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c24:	1ac2      	subs	r2, r0, r3
 8004c26:	2a10      	cmp	r2, #16
 8004c28:	d912      	bls.n	8004c50 <pvPortMalloc+0xc8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c2a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c2c:	0741      	lsls	r1, r0, #29
 8004c2e:	d00b      	beq.n	8004c48 <pvPortMalloc+0xc0>
 8004c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	e7fe      	b.n	8004c40 <pvPortMalloc+0xb8>
 8004c42:	462a      	mov	r2, r5
 8004c44:	4665      	mov	r5, ip
 8004c46:	e7de      	b.n	8004c06 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c48:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c4a:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c4c:	f7ff ff76 	bl	8004b3c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c50:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c52:	4916      	ldr	r1, [pc, #88]	; (8004cac <pvPortMalloc+0x124>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c54:	1aa4      	subs	r4, r4, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c56:	4316      	orrs	r6, r2
					xNumberOfSuccessfulAllocations++;
 8004c58:	4a16      	ldr	r2, [pc, #88]	; (8004cb4 <pvPortMalloc+0x12c>)
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c5a:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c5c:	603c      	str	r4, [r7, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 8004c62:	6813      	ldr	r3, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c64:	606e      	str	r6, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c66:	4284      	cmp	r4, r0
					xNumberOfSuccessfulAllocations++;
 8004c68:	f103 0301 	add.w	r3, r3, #1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c6c:	bf38      	it	cc
 8004c6e:	600c      	strcc	r4, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 8004c70:	6013      	str	r3, [r2, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c72:	f108 0408 	add.w	r4, r8, #8
	( void ) xTaskResumeAll();
 8004c76:	f7ff fcd9 	bl	800462c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c7a:	0763      	lsls	r3, r4, #29
 8004c7c:	d00a      	beq.n	8004c94 <pvPortMalloc+0x10c>
 8004c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c82:	f383 8811 	msr	BASEPRI, r3
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	f3bf 8f4f 	dsb	sy
 8004c8e:	e7fe      	b.n	8004c8e <pvPortMalloc+0x106>
void *pvReturn = NULL;
 8004c90:	2400      	movs	r4, #0
 8004c92:	e7f0      	b.n	8004c76 <pvPortMalloc+0xee>
}
 8004c94:	4620      	mov	r0, r4
 8004c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c9a:	bf00      	nop
 8004c9c:	200008e8 	.word	0x200008e8
 8004ca0:	200044ec 	.word	0x200044ec
 8004ca4:	200008ec 	.word	0x200008ec
 8004ca8:	20004500 	.word	0x20004500
 8004cac:	200044f4 	.word	0x200044f4
 8004cb0:	200044f0 	.word	0x200044f0
 8004cb4:	200044f8 	.word	0x200044f8

08004cb8 <vPortFree>:
{
 8004cb8:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004cba:	4604      	mov	r4, r0
 8004cbc:	b390      	cbz	r0, 8004d24 <vPortFree+0x6c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004cbe:	4a1a      	ldr	r2, [pc, #104]	; (8004d28 <vPortFree+0x70>)
 8004cc0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004cc4:	6812      	ldr	r2, [r2, #0]
 8004cc6:	4213      	tst	r3, r2
 8004cc8:	d108      	bne.n	8004cdc <vPortFree+0x24>
 8004cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cce:	f383 8811 	msr	BASEPRI, r3
 8004cd2:	f3bf 8f6f 	isb	sy
 8004cd6:	f3bf 8f4f 	dsb	sy
 8004cda:	e7fe      	b.n	8004cda <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004cdc:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004ce0:	b141      	cbz	r1, 8004cf4 <vPortFree+0x3c>
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	e7fe      	b.n	8004cf2 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004cf4:	ea23 0302 	bic.w	r3, r3, r2
 8004cf8:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8004cfc:	f7ff fbe8 	bl	80044d0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d00:	4a0a      	ldr	r2, [pc, #40]	; (8004d2c <vPortFree+0x74>)
 8004d02:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004d06:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d08:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d0c:	440b      	add	r3, r1
 8004d0e:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d10:	f7ff ff14 	bl	8004b3c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d14:	4a06      	ldr	r2, [pc, #24]	; (8004d30 <vPortFree+0x78>)
 8004d16:	6813      	ldr	r3, [r2, #0]
}
 8004d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					xNumberOfSuccessfulFrees++;
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8004d20:	f7ff bc84 	b.w	800462c <xTaskResumeAll>
}
 8004d24:	bd10      	pop	{r4, pc}
 8004d26:	bf00      	nop
 8004d28:	200044ec 	.word	0x200044ec
 8004d2c:	200044f0 	.word	0x200044f0
 8004d30:	200044fc 	.word	0x200044fc

08004d34 <__cvt>:
 8004d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d38:	ec55 4b10 	vmov	r4, r5, d0
 8004d3c:	2d00      	cmp	r5, #0
 8004d3e:	460e      	mov	r6, r1
 8004d40:	4619      	mov	r1, r3
 8004d42:	462b      	mov	r3, r5
 8004d44:	bfbb      	ittet	lt
 8004d46:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d4a:	461d      	movlt	r5, r3
 8004d4c:	2300      	movge	r3, #0
 8004d4e:	232d      	movlt	r3, #45	; 0x2d
 8004d50:	700b      	strb	r3, [r1, #0]
 8004d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d58:	4691      	mov	r9, r2
 8004d5a:	f023 0820 	bic.w	r8, r3, #32
 8004d5e:	bfbc      	itt	lt
 8004d60:	4622      	movlt	r2, r4
 8004d62:	4614      	movlt	r4, r2
 8004d64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d68:	d005      	beq.n	8004d76 <__cvt+0x42>
 8004d6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d6e:	d100      	bne.n	8004d72 <__cvt+0x3e>
 8004d70:	3601      	adds	r6, #1
 8004d72:	2102      	movs	r1, #2
 8004d74:	e000      	b.n	8004d78 <__cvt+0x44>
 8004d76:	2103      	movs	r1, #3
 8004d78:	ab03      	add	r3, sp, #12
 8004d7a:	9301      	str	r3, [sp, #4]
 8004d7c:	ab02      	add	r3, sp, #8
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	ec45 4b10 	vmov	d0, r4, r5
 8004d84:	4653      	mov	r3, sl
 8004d86:	4632      	mov	r2, r6
 8004d88:	f001 f91a 	bl	8005fc0 <_dtoa_r>
 8004d8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d90:	4607      	mov	r7, r0
 8004d92:	d102      	bne.n	8004d9a <__cvt+0x66>
 8004d94:	f019 0f01 	tst.w	r9, #1
 8004d98:	d022      	beq.n	8004de0 <__cvt+0xac>
 8004d9a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d9e:	eb07 0906 	add.w	r9, r7, r6
 8004da2:	d110      	bne.n	8004dc6 <__cvt+0x92>
 8004da4:	783b      	ldrb	r3, [r7, #0]
 8004da6:	2b30      	cmp	r3, #48	; 0x30
 8004da8:	d10a      	bne.n	8004dc0 <__cvt+0x8c>
 8004daa:	2200      	movs	r2, #0
 8004dac:	2300      	movs	r3, #0
 8004dae:	4620      	mov	r0, r4
 8004db0:	4629      	mov	r1, r5
 8004db2:	f7fb fe91 	bl	8000ad8 <__aeabi_dcmpeq>
 8004db6:	b918      	cbnz	r0, 8004dc0 <__cvt+0x8c>
 8004db8:	f1c6 0601 	rsb	r6, r6, #1
 8004dbc:	f8ca 6000 	str.w	r6, [sl]
 8004dc0:	f8da 3000 	ldr.w	r3, [sl]
 8004dc4:	4499      	add	r9, r3
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	2300      	movs	r3, #0
 8004dca:	4620      	mov	r0, r4
 8004dcc:	4629      	mov	r1, r5
 8004dce:	f7fb fe83 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dd2:	b108      	cbz	r0, 8004dd8 <__cvt+0xa4>
 8004dd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004dd8:	2230      	movs	r2, #48	; 0x30
 8004dda:	9b03      	ldr	r3, [sp, #12]
 8004ddc:	454b      	cmp	r3, r9
 8004dde:	d307      	bcc.n	8004df0 <__cvt+0xbc>
 8004de0:	9b03      	ldr	r3, [sp, #12]
 8004de2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004de4:	1bdb      	subs	r3, r3, r7
 8004de6:	4638      	mov	r0, r7
 8004de8:	6013      	str	r3, [r2, #0]
 8004dea:	b004      	add	sp, #16
 8004dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004df0:	1c59      	adds	r1, r3, #1
 8004df2:	9103      	str	r1, [sp, #12]
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	e7f0      	b.n	8004dda <__cvt+0xa6>

08004df8 <__exponent>:
 8004df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2900      	cmp	r1, #0
 8004dfe:	bfb8      	it	lt
 8004e00:	4249      	neglt	r1, r1
 8004e02:	f803 2b02 	strb.w	r2, [r3], #2
 8004e06:	bfb4      	ite	lt
 8004e08:	222d      	movlt	r2, #45	; 0x2d
 8004e0a:	222b      	movge	r2, #43	; 0x2b
 8004e0c:	2909      	cmp	r1, #9
 8004e0e:	7042      	strb	r2, [r0, #1]
 8004e10:	dd2a      	ble.n	8004e68 <__exponent+0x70>
 8004e12:	f10d 0207 	add.w	r2, sp, #7
 8004e16:	4617      	mov	r7, r2
 8004e18:	260a      	movs	r6, #10
 8004e1a:	4694      	mov	ip, r2
 8004e1c:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e20:	fb06 1415 	mls	r4, r6, r5, r1
 8004e24:	3430      	adds	r4, #48	; 0x30
 8004e26:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004e2a:	460c      	mov	r4, r1
 8004e2c:	2c63      	cmp	r4, #99	; 0x63
 8004e2e:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e32:	4629      	mov	r1, r5
 8004e34:	dcf1      	bgt.n	8004e1a <__exponent+0x22>
 8004e36:	3130      	adds	r1, #48	; 0x30
 8004e38:	f1ac 0402 	sub.w	r4, ip, #2
 8004e3c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e40:	1c41      	adds	r1, r0, #1
 8004e42:	4622      	mov	r2, r4
 8004e44:	42ba      	cmp	r2, r7
 8004e46:	d30a      	bcc.n	8004e5e <__exponent+0x66>
 8004e48:	f10d 0209 	add.w	r2, sp, #9
 8004e4c:	eba2 020c 	sub.w	r2, r2, ip
 8004e50:	42bc      	cmp	r4, r7
 8004e52:	bf88      	it	hi
 8004e54:	2200      	movhi	r2, #0
 8004e56:	4413      	add	r3, r2
 8004e58:	1a18      	subs	r0, r3, r0
 8004e5a:	b003      	add	sp, #12
 8004e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e5e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004e62:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004e66:	e7ed      	b.n	8004e44 <__exponent+0x4c>
 8004e68:	2330      	movs	r3, #48	; 0x30
 8004e6a:	3130      	adds	r1, #48	; 0x30
 8004e6c:	7083      	strb	r3, [r0, #2]
 8004e6e:	70c1      	strb	r1, [r0, #3]
 8004e70:	1d03      	adds	r3, r0, #4
 8004e72:	e7f1      	b.n	8004e58 <__exponent+0x60>

08004e74 <_printf_float>:
 8004e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e78:	ed2d 8b02 	vpush	{d8}
 8004e7c:	b08d      	sub	sp, #52	; 0x34
 8004e7e:	460c      	mov	r4, r1
 8004e80:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004e84:	4616      	mov	r6, r2
 8004e86:	461f      	mov	r7, r3
 8004e88:	4605      	mov	r5, r0
 8004e8a:	f000 ff2f 	bl	8005cec <_localeconv_r>
 8004e8e:	f8d0 a000 	ldr.w	sl, [r0]
 8004e92:	4650      	mov	r0, sl
 8004e94:	f7fb f9f4 	bl	8000280 <strlen>
 8004e98:	2300      	movs	r3, #0
 8004e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	9305      	str	r3, [sp, #20]
 8004ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004ea8:	3307      	adds	r3, #7
 8004eaa:	f023 0307 	bic.w	r3, r3, #7
 8004eae:	f103 0208 	add.w	r2, r3, #8
 8004eb2:	f8c8 2000 	str.w	r2, [r8]
 8004eb6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004eba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ebe:	9307      	str	r3, [sp, #28]
 8004ec0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ec4:	ee08 0a10 	vmov	s16, r0
 8004ec8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004ecc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ed0:	4b9e      	ldr	r3, [pc, #632]	; (800514c <_printf_float+0x2d8>)
 8004ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ed6:	f7fb fe31 	bl	8000b3c <__aeabi_dcmpun>
 8004eda:	bb88      	cbnz	r0, 8004f40 <_printf_float+0xcc>
 8004edc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ee0:	4b9a      	ldr	r3, [pc, #616]	; (800514c <_printf_float+0x2d8>)
 8004ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee6:	f7fb fe0b 	bl	8000b00 <__aeabi_dcmple>
 8004eea:	bb48      	cbnz	r0, 8004f40 <_printf_float+0xcc>
 8004eec:	2200      	movs	r2, #0
 8004eee:	2300      	movs	r3, #0
 8004ef0:	4640      	mov	r0, r8
 8004ef2:	4649      	mov	r1, r9
 8004ef4:	f7fb fdfa 	bl	8000aec <__aeabi_dcmplt>
 8004ef8:	b110      	cbz	r0, 8004f00 <_printf_float+0x8c>
 8004efa:	232d      	movs	r3, #45	; 0x2d
 8004efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f00:	4a93      	ldr	r2, [pc, #588]	; (8005150 <_printf_float+0x2dc>)
 8004f02:	4b94      	ldr	r3, [pc, #592]	; (8005154 <_printf_float+0x2e0>)
 8004f04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f08:	bf94      	ite	ls
 8004f0a:	4690      	movls	r8, r2
 8004f0c:	4698      	movhi	r8, r3
 8004f0e:	2303      	movs	r3, #3
 8004f10:	6123      	str	r3, [r4, #16]
 8004f12:	9b05      	ldr	r3, [sp, #20]
 8004f14:	f023 0304 	bic.w	r3, r3, #4
 8004f18:	6023      	str	r3, [r4, #0]
 8004f1a:	f04f 0900 	mov.w	r9, #0
 8004f1e:	9700      	str	r7, [sp, #0]
 8004f20:	4633      	mov	r3, r6
 8004f22:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f24:	4621      	mov	r1, r4
 8004f26:	4628      	mov	r0, r5
 8004f28:	f000 f9da 	bl	80052e0 <_printf_common>
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	f040 8090 	bne.w	8005052 <_printf_float+0x1de>
 8004f32:	f04f 30ff 	mov.w	r0, #4294967295
 8004f36:	b00d      	add	sp, #52	; 0x34
 8004f38:	ecbd 8b02 	vpop	{d8}
 8004f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f40:	4642      	mov	r2, r8
 8004f42:	464b      	mov	r3, r9
 8004f44:	4640      	mov	r0, r8
 8004f46:	4649      	mov	r1, r9
 8004f48:	f7fb fdf8 	bl	8000b3c <__aeabi_dcmpun>
 8004f4c:	b140      	cbz	r0, 8004f60 <_printf_float+0xec>
 8004f4e:	464b      	mov	r3, r9
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	bfbc      	itt	lt
 8004f54:	232d      	movlt	r3, #45	; 0x2d
 8004f56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f5a:	4a7f      	ldr	r2, [pc, #508]	; (8005158 <_printf_float+0x2e4>)
 8004f5c:	4b7f      	ldr	r3, [pc, #508]	; (800515c <_printf_float+0x2e8>)
 8004f5e:	e7d1      	b.n	8004f04 <_printf_float+0x90>
 8004f60:	6863      	ldr	r3, [r4, #4]
 8004f62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f66:	9206      	str	r2, [sp, #24]
 8004f68:	1c5a      	adds	r2, r3, #1
 8004f6a:	d13f      	bne.n	8004fec <_printf_float+0x178>
 8004f6c:	2306      	movs	r3, #6
 8004f6e:	6063      	str	r3, [r4, #4]
 8004f70:	9b05      	ldr	r3, [sp, #20]
 8004f72:	6861      	ldr	r1, [r4, #4]
 8004f74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004f78:	2300      	movs	r3, #0
 8004f7a:	9303      	str	r3, [sp, #12]
 8004f7c:	ab0a      	add	r3, sp, #40	; 0x28
 8004f7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004f82:	ab09      	add	r3, sp, #36	; 0x24
 8004f84:	ec49 8b10 	vmov	d0, r8, r9
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	6022      	str	r2, [r4, #0]
 8004f8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f90:	4628      	mov	r0, r5
 8004f92:	f7ff fecf 	bl	8004d34 <__cvt>
 8004f96:	9b06      	ldr	r3, [sp, #24]
 8004f98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f9a:	2b47      	cmp	r3, #71	; 0x47
 8004f9c:	4680      	mov	r8, r0
 8004f9e:	d108      	bne.n	8004fb2 <_printf_float+0x13e>
 8004fa0:	1cc8      	adds	r0, r1, #3
 8004fa2:	db02      	blt.n	8004faa <_printf_float+0x136>
 8004fa4:	6863      	ldr	r3, [r4, #4]
 8004fa6:	4299      	cmp	r1, r3
 8004fa8:	dd41      	ble.n	800502e <_printf_float+0x1ba>
 8004faa:	f1ab 0302 	sub.w	r3, fp, #2
 8004fae:	fa5f fb83 	uxtb.w	fp, r3
 8004fb2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fb6:	d820      	bhi.n	8004ffa <_printf_float+0x186>
 8004fb8:	3901      	subs	r1, #1
 8004fba:	465a      	mov	r2, fp
 8004fbc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fc0:	9109      	str	r1, [sp, #36]	; 0x24
 8004fc2:	f7ff ff19 	bl	8004df8 <__exponent>
 8004fc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fc8:	1813      	adds	r3, r2, r0
 8004fca:	2a01      	cmp	r2, #1
 8004fcc:	4681      	mov	r9, r0
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	dc02      	bgt.n	8004fd8 <_printf_float+0x164>
 8004fd2:	6822      	ldr	r2, [r4, #0]
 8004fd4:	07d2      	lsls	r2, r2, #31
 8004fd6:	d501      	bpl.n	8004fdc <_printf_float+0x168>
 8004fd8:	3301      	adds	r3, #1
 8004fda:	6123      	str	r3, [r4, #16]
 8004fdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d09c      	beq.n	8004f1e <_printf_float+0xaa>
 8004fe4:	232d      	movs	r3, #45	; 0x2d
 8004fe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fea:	e798      	b.n	8004f1e <_printf_float+0xaa>
 8004fec:	9a06      	ldr	r2, [sp, #24]
 8004fee:	2a47      	cmp	r2, #71	; 0x47
 8004ff0:	d1be      	bne.n	8004f70 <_printf_float+0xfc>
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1bc      	bne.n	8004f70 <_printf_float+0xfc>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e7b9      	b.n	8004f6e <_printf_float+0xfa>
 8004ffa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004ffe:	d118      	bne.n	8005032 <_printf_float+0x1be>
 8005000:	2900      	cmp	r1, #0
 8005002:	6863      	ldr	r3, [r4, #4]
 8005004:	dd0b      	ble.n	800501e <_printf_float+0x1aa>
 8005006:	6121      	str	r1, [r4, #16]
 8005008:	b913      	cbnz	r3, 8005010 <_printf_float+0x19c>
 800500a:	6822      	ldr	r2, [r4, #0]
 800500c:	07d0      	lsls	r0, r2, #31
 800500e:	d502      	bpl.n	8005016 <_printf_float+0x1a2>
 8005010:	3301      	adds	r3, #1
 8005012:	440b      	add	r3, r1
 8005014:	6123      	str	r3, [r4, #16]
 8005016:	65a1      	str	r1, [r4, #88]	; 0x58
 8005018:	f04f 0900 	mov.w	r9, #0
 800501c:	e7de      	b.n	8004fdc <_printf_float+0x168>
 800501e:	b913      	cbnz	r3, 8005026 <_printf_float+0x1b2>
 8005020:	6822      	ldr	r2, [r4, #0]
 8005022:	07d2      	lsls	r2, r2, #31
 8005024:	d501      	bpl.n	800502a <_printf_float+0x1b6>
 8005026:	3302      	adds	r3, #2
 8005028:	e7f4      	b.n	8005014 <_printf_float+0x1a0>
 800502a:	2301      	movs	r3, #1
 800502c:	e7f2      	b.n	8005014 <_printf_float+0x1a0>
 800502e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005034:	4299      	cmp	r1, r3
 8005036:	db05      	blt.n	8005044 <_printf_float+0x1d0>
 8005038:	6823      	ldr	r3, [r4, #0]
 800503a:	6121      	str	r1, [r4, #16]
 800503c:	07d8      	lsls	r0, r3, #31
 800503e:	d5ea      	bpl.n	8005016 <_printf_float+0x1a2>
 8005040:	1c4b      	adds	r3, r1, #1
 8005042:	e7e7      	b.n	8005014 <_printf_float+0x1a0>
 8005044:	2900      	cmp	r1, #0
 8005046:	bfd4      	ite	le
 8005048:	f1c1 0202 	rsble	r2, r1, #2
 800504c:	2201      	movgt	r2, #1
 800504e:	4413      	add	r3, r2
 8005050:	e7e0      	b.n	8005014 <_printf_float+0x1a0>
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	055a      	lsls	r2, r3, #21
 8005056:	d407      	bmi.n	8005068 <_printf_float+0x1f4>
 8005058:	6923      	ldr	r3, [r4, #16]
 800505a:	4642      	mov	r2, r8
 800505c:	4631      	mov	r1, r6
 800505e:	4628      	mov	r0, r5
 8005060:	47b8      	blx	r7
 8005062:	3001      	adds	r0, #1
 8005064:	d12c      	bne.n	80050c0 <_printf_float+0x24c>
 8005066:	e764      	b.n	8004f32 <_printf_float+0xbe>
 8005068:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800506c:	f240 80e0 	bls.w	8005230 <_printf_float+0x3bc>
 8005070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	f7fb fd2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800507c:	2800      	cmp	r0, #0
 800507e:	d034      	beq.n	80050ea <_printf_float+0x276>
 8005080:	4a37      	ldr	r2, [pc, #220]	; (8005160 <_printf_float+0x2ec>)
 8005082:	2301      	movs	r3, #1
 8005084:	4631      	mov	r1, r6
 8005086:	4628      	mov	r0, r5
 8005088:	47b8      	blx	r7
 800508a:	3001      	adds	r0, #1
 800508c:	f43f af51 	beq.w	8004f32 <_printf_float+0xbe>
 8005090:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005094:	429a      	cmp	r2, r3
 8005096:	db02      	blt.n	800509e <_printf_float+0x22a>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	07d8      	lsls	r0, r3, #31
 800509c:	d510      	bpl.n	80050c0 <_printf_float+0x24c>
 800509e:	ee18 3a10 	vmov	r3, s16
 80050a2:	4652      	mov	r2, sl
 80050a4:	4631      	mov	r1, r6
 80050a6:	4628      	mov	r0, r5
 80050a8:	47b8      	blx	r7
 80050aa:	3001      	adds	r0, #1
 80050ac:	f43f af41 	beq.w	8004f32 <_printf_float+0xbe>
 80050b0:	f04f 0800 	mov.w	r8, #0
 80050b4:	f104 091a 	add.w	r9, r4, #26
 80050b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ba:	3b01      	subs	r3, #1
 80050bc:	4543      	cmp	r3, r8
 80050be:	dc09      	bgt.n	80050d4 <_printf_float+0x260>
 80050c0:	6823      	ldr	r3, [r4, #0]
 80050c2:	079b      	lsls	r3, r3, #30
 80050c4:	f100 8107 	bmi.w	80052d6 <_printf_float+0x462>
 80050c8:	68e0      	ldr	r0, [r4, #12]
 80050ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050cc:	4298      	cmp	r0, r3
 80050ce:	bfb8      	it	lt
 80050d0:	4618      	movlt	r0, r3
 80050d2:	e730      	b.n	8004f36 <_printf_float+0xc2>
 80050d4:	2301      	movs	r3, #1
 80050d6:	464a      	mov	r2, r9
 80050d8:	4631      	mov	r1, r6
 80050da:	4628      	mov	r0, r5
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f af27 	beq.w	8004f32 <_printf_float+0xbe>
 80050e4:	f108 0801 	add.w	r8, r8, #1
 80050e8:	e7e6      	b.n	80050b8 <_printf_float+0x244>
 80050ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	dc39      	bgt.n	8005164 <_printf_float+0x2f0>
 80050f0:	4a1b      	ldr	r2, [pc, #108]	; (8005160 <_printf_float+0x2ec>)
 80050f2:	2301      	movs	r3, #1
 80050f4:	4631      	mov	r1, r6
 80050f6:	4628      	mov	r0, r5
 80050f8:	47b8      	blx	r7
 80050fa:	3001      	adds	r0, #1
 80050fc:	f43f af19 	beq.w	8004f32 <_printf_float+0xbe>
 8005100:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005104:	4313      	orrs	r3, r2
 8005106:	d102      	bne.n	800510e <_printf_float+0x29a>
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	07d9      	lsls	r1, r3, #31
 800510c:	d5d8      	bpl.n	80050c0 <_printf_float+0x24c>
 800510e:	ee18 3a10 	vmov	r3, s16
 8005112:	4652      	mov	r2, sl
 8005114:	4631      	mov	r1, r6
 8005116:	4628      	mov	r0, r5
 8005118:	47b8      	blx	r7
 800511a:	3001      	adds	r0, #1
 800511c:	f43f af09 	beq.w	8004f32 <_printf_float+0xbe>
 8005120:	f04f 0900 	mov.w	r9, #0
 8005124:	f104 0a1a 	add.w	sl, r4, #26
 8005128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512a:	425b      	negs	r3, r3
 800512c:	454b      	cmp	r3, r9
 800512e:	dc01      	bgt.n	8005134 <_printf_float+0x2c0>
 8005130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005132:	e792      	b.n	800505a <_printf_float+0x1e6>
 8005134:	2301      	movs	r3, #1
 8005136:	4652      	mov	r2, sl
 8005138:	4631      	mov	r1, r6
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	f43f aef7 	beq.w	8004f32 <_printf_float+0xbe>
 8005144:	f109 0901 	add.w	r9, r9, #1
 8005148:	e7ee      	b.n	8005128 <_printf_float+0x2b4>
 800514a:	bf00      	nop
 800514c:	7fefffff 	.word	0x7fefffff
 8005150:	08009964 	.word	0x08009964
 8005154:	08009968 	.word	0x08009968
 8005158:	0800996c 	.word	0x0800996c
 800515c:	08009970 	.word	0x08009970
 8005160:	08009974 	.word	0x08009974
 8005164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005166:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005168:	429a      	cmp	r2, r3
 800516a:	bfa8      	it	ge
 800516c:	461a      	movge	r2, r3
 800516e:	2a00      	cmp	r2, #0
 8005170:	4691      	mov	r9, r2
 8005172:	dc37      	bgt.n	80051e4 <_printf_float+0x370>
 8005174:	f04f 0b00 	mov.w	fp, #0
 8005178:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800517c:	f104 021a 	add.w	r2, r4, #26
 8005180:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005182:	9305      	str	r3, [sp, #20]
 8005184:	eba3 0309 	sub.w	r3, r3, r9
 8005188:	455b      	cmp	r3, fp
 800518a:	dc33      	bgt.n	80051f4 <_printf_float+0x380>
 800518c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005190:	429a      	cmp	r2, r3
 8005192:	db3b      	blt.n	800520c <_printf_float+0x398>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	07da      	lsls	r2, r3, #31
 8005198:	d438      	bmi.n	800520c <_printf_float+0x398>
 800519a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800519e:	eba2 0903 	sub.w	r9, r2, r3
 80051a2:	9b05      	ldr	r3, [sp, #20]
 80051a4:	1ad2      	subs	r2, r2, r3
 80051a6:	4591      	cmp	r9, r2
 80051a8:	bfa8      	it	ge
 80051aa:	4691      	movge	r9, r2
 80051ac:	f1b9 0f00 	cmp.w	r9, #0
 80051b0:	dc35      	bgt.n	800521e <_printf_float+0x3aa>
 80051b2:	f04f 0800 	mov.w	r8, #0
 80051b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ba:	f104 0a1a 	add.w	sl, r4, #26
 80051be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	eba3 0309 	sub.w	r3, r3, r9
 80051c8:	4543      	cmp	r3, r8
 80051ca:	f77f af79 	ble.w	80050c0 <_printf_float+0x24c>
 80051ce:	2301      	movs	r3, #1
 80051d0:	4652      	mov	r2, sl
 80051d2:	4631      	mov	r1, r6
 80051d4:	4628      	mov	r0, r5
 80051d6:	47b8      	blx	r7
 80051d8:	3001      	adds	r0, #1
 80051da:	f43f aeaa 	beq.w	8004f32 <_printf_float+0xbe>
 80051de:	f108 0801 	add.w	r8, r8, #1
 80051e2:	e7ec      	b.n	80051be <_printf_float+0x34a>
 80051e4:	4613      	mov	r3, r2
 80051e6:	4631      	mov	r1, r6
 80051e8:	4642      	mov	r2, r8
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	d1c0      	bne.n	8005174 <_printf_float+0x300>
 80051f2:	e69e      	b.n	8004f32 <_printf_float+0xbe>
 80051f4:	2301      	movs	r3, #1
 80051f6:	4631      	mov	r1, r6
 80051f8:	4628      	mov	r0, r5
 80051fa:	9205      	str	r2, [sp, #20]
 80051fc:	47b8      	blx	r7
 80051fe:	3001      	adds	r0, #1
 8005200:	f43f ae97 	beq.w	8004f32 <_printf_float+0xbe>
 8005204:	9a05      	ldr	r2, [sp, #20]
 8005206:	f10b 0b01 	add.w	fp, fp, #1
 800520a:	e7b9      	b.n	8005180 <_printf_float+0x30c>
 800520c:	ee18 3a10 	vmov	r3, s16
 8005210:	4652      	mov	r2, sl
 8005212:	4631      	mov	r1, r6
 8005214:	4628      	mov	r0, r5
 8005216:	47b8      	blx	r7
 8005218:	3001      	adds	r0, #1
 800521a:	d1be      	bne.n	800519a <_printf_float+0x326>
 800521c:	e689      	b.n	8004f32 <_printf_float+0xbe>
 800521e:	9a05      	ldr	r2, [sp, #20]
 8005220:	464b      	mov	r3, r9
 8005222:	4442      	add	r2, r8
 8005224:	4631      	mov	r1, r6
 8005226:	4628      	mov	r0, r5
 8005228:	47b8      	blx	r7
 800522a:	3001      	adds	r0, #1
 800522c:	d1c1      	bne.n	80051b2 <_printf_float+0x33e>
 800522e:	e680      	b.n	8004f32 <_printf_float+0xbe>
 8005230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005232:	2a01      	cmp	r2, #1
 8005234:	dc01      	bgt.n	800523a <_printf_float+0x3c6>
 8005236:	07db      	lsls	r3, r3, #31
 8005238:	d53a      	bpl.n	80052b0 <_printf_float+0x43c>
 800523a:	2301      	movs	r3, #1
 800523c:	4642      	mov	r2, r8
 800523e:	4631      	mov	r1, r6
 8005240:	4628      	mov	r0, r5
 8005242:	47b8      	blx	r7
 8005244:	3001      	adds	r0, #1
 8005246:	f43f ae74 	beq.w	8004f32 <_printf_float+0xbe>
 800524a:	ee18 3a10 	vmov	r3, s16
 800524e:	4652      	mov	r2, sl
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f ae6b 	beq.w	8004f32 <_printf_float+0xbe>
 800525c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005260:	2200      	movs	r2, #0
 8005262:	2300      	movs	r3, #0
 8005264:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005268:	f7fb fc36 	bl	8000ad8 <__aeabi_dcmpeq>
 800526c:	b9d8      	cbnz	r0, 80052a6 <_printf_float+0x432>
 800526e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005272:	f108 0201 	add.w	r2, r8, #1
 8005276:	4631      	mov	r1, r6
 8005278:	4628      	mov	r0, r5
 800527a:	47b8      	blx	r7
 800527c:	3001      	adds	r0, #1
 800527e:	d10e      	bne.n	800529e <_printf_float+0x42a>
 8005280:	e657      	b.n	8004f32 <_printf_float+0xbe>
 8005282:	2301      	movs	r3, #1
 8005284:	4652      	mov	r2, sl
 8005286:	4631      	mov	r1, r6
 8005288:	4628      	mov	r0, r5
 800528a:	47b8      	blx	r7
 800528c:	3001      	adds	r0, #1
 800528e:	f43f ae50 	beq.w	8004f32 <_printf_float+0xbe>
 8005292:	f108 0801 	add.w	r8, r8, #1
 8005296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005298:	3b01      	subs	r3, #1
 800529a:	4543      	cmp	r3, r8
 800529c:	dcf1      	bgt.n	8005282 <_printf_float+0x40e>
 800529e:	464b      	mov	r3, r9
 80052a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80052a4:	e6da      	b.n	800505c <_printf_float+0x1e8>
 80052a6:	f04f 0800 	mov.w	r8, #0
 80052aa:	f104 0a1a 	add.w	sl, r4, #26
 80052ae:	e7f2      	b.n	8005296 <_printf_float+0x422>
 80052b0:	2301      	movs	r3, #1
 80052b2:	4642      	mov	r2, r8
 80052b4:	e7df      	b.n	8005276 <_printf_float+0x402>
 80052b6:	2301      	movs	r3, #1
 80052b8:	464a      	mov	r2, r9
 80052ba:	4631      	mov	r1, r6
 80052bc:	4628      	mov	r0, r5
 80052be:	47b8      	blx	r7
 80052c0:	3001      	adds	r0, #1
 80052c2:	f43f ae36 	beq.w	8004f32 <_printf_float+0xbe>
 80052c6:	f108 0801 	add.w	r8, r8, #1
 80052ca:	68e3      	ldr	r3, [r4, #12]
 80052cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052ce:	1a5b      	subs	r3, r3, r1
 80052d0:	4543      	cmp	r3, r8
 80052d2:	dcf0      	bgt.n	80052b6 <_printf_float+0x442>
 80052d4:	e6f8      	b.n	80050c8 <_printf_float+0x254>
 80052d6:	f04f 0800 	mov.w	r8, #0
 80052da:	f104 0919 	add.w	r9, r4, #25
 80052de:	e7f4      	b.n	80052ca <_printf_float+0x456>

080052e0 <_printf_common>:
 80052e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e4:	4616      	mov	r6, r2
 80052e6:	4699      	mov	r9, r3
 80052e8:	688a      	ldr	r2, [r1, #8]
 80052ea:	690b      	ldr	r3, [r1, #16]
 80052ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052f0:	4293      	cmp	r3, r2
 80052f2:	bfb8      	it	lt
 80052f4:	4613      	movlt	r3, r2
 80052f6:	6033      	str	r3, [r6, #0]
 80052f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052fc:	4607      	mov	r7, r0
 80052fe:	460c      	mov	r4, r1
 8005300:	b10a      	cbz	r2, 8005306 <_printf_common+0x26>
 8005302:	3301      	adds	r3, #1
 8005304:	6033      	str	r3, [r6, #0]
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	0699      	lsls	r1, r3, #26
 800530a:	bf42      	ittt	mi
 800530c:	6833      	ldrmi	r3, [r6, #0]
 800530e:	3302      	addmi	r3, #2
 8005310:	6033      	strmi	r3, [r6, #0]
 8005312:	6825      	ldr	r5, [r4, #0]
 8005314:	f015 0506 	ands.w	r5, r5, #6
 8005318:	d106      	bne.n	8005328 <_printf_common+0x48>
 800531a:	f104 0a19 	add.w	sl, r4, #25
 800531e:	68e3      	ldr	r3, [r4, #12]
 8005320:	6832      	ldr	r2, [r6, #0]
 8005322:	1a9b      	subs	r3, r3, r2
 8005324:	42ab      	cmp	r3, r5
 8005326:	dc26      	bgt.n	8005376 <_printf_common+0x96>
 8005328:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800532c:	1e13      	subs	r3, r2, #0
 800532e:	6822      	ldr	r2, [r4, #0]
 8005330:	bf18      	it	ne
 8005332:	2301      	movne	r3, #1
 8005334:	0692      	lsls	r2, r2, #26
 8005336:	d42b      	bmi.n	8005390 <_printf_common+0xb0>
 8005338:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800533c:	4649      	mov	r1, r9
 800533e:	4638      	mov	r0, r7
 8005340:	47c0      	blx	r8
 8005342:	3001      	adds	r0, #1
 8005344:	d01e      	beq.n	8005384 <_printf_common+0xa4>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	6922      	ldr	r2, [r4, #16]
 800534a:	f003 0306 	and.w	r3, r3, #6
 800534e:	2b04      	cmp	r3, #4
 8005350:	bf02      	ittt	eq
 8005352:	68e5      	ldreq	r5, [r4, #12]
 8005354:	6833      	ldreq	r3, [r6, #0]
 8005356:	1aed      	subeq	r5, r5, r3
 8005358:	68a3      	ldr	r3, [r4, #8]
 800535a:	bf0c      	ite	eq
 800535c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005360:	2500      	movne	r5, #0
 8005362:	4293      	cmp	r3, r2
 8005364:	bfc4      	itt	gt
 8005366:	1a9b      	subgt	r3, r3, r2
 8005368:	18ed      	addgt	r5, r5, r3
 800536a:	2600      	movs	r6, #0
 800536c:	341a      	adds	r4, #26
 800536e:	42b5      	cmp	r5, r6
 8005370:	d11a      	bne.n	80053a8 <_printf_common+0xc8>
 8005372:	2000      	movs	r0, #0
 8005374:	e008      	b.n	8005388 <_printf_common+0xa8>
 8005376:	2301      	movs	r3, #1
 8005378:	4652      	mov	r2, sl
 800537a:	4649      	mov	r1, r9
 800537c:	4638      	mov	r0, r7
 800537e:	47c0      	blx	r8
 8005380:	3001      	adds	r0, #1
 8005382:	d103      	bne.n	800538c <_printf_common+0xac>
 8005384:	f04f 30ff 	mov.w	r0, #4294967295
 8005388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800538c:	3501      	adds	r5, #1
 800538e:	e7c6      	b.n	800531e <_printf_common+0x3e>
 8005390:	18e1      	adds	r1, r4, r3
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	2030      	movs	r0, #48	; 0x30
 8005396:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800539a:	4422      	add	r2, r4
 800539c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053a4:	3302      	adds	r3, #2
 80053a6:	e7c7      	b.n	8005338 <_printf_common+0x58>
 80053a8:	2301      	movs	r3, #1
 80053aa:	4622      	mov	r2, r4
 80053ac:	4649      	mov	r1, r9
 80053ae:	4638      	mov	r0, r7
 80053b0:	47c0      	blx	r8
 80053b2:	3001      	adds	r0, #1
 80053b4:	d0e6      	beq.n	8005384 <_printf_common+0xa4>
 80053b6:	3601      	adds	r6, #1
 80053b8:	e7d9      	b.n	800536e <_printf_common+0x8e>
	...

080053bc <_printf_i>:
 80053bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053c0:	7e0f      	ldrb	r7, [r1, #24]
 80053c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053c4:	2f78      	cmp	r7, #120	; 0x78
 80053c6:	4691      	mov	r9, r2
 80053c8:	4680      	mov	r8, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	469a      	mov	sl, r3
 80053ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053d2:	d807      	bhi.n	80053e4 <_printf_i+0x28>
 80053d4:	2f62      	cmp	r7, #98	; 0x62
 80053d6:	d80a      	bhi.n	80053ee <_printf_i+0x32>
 80053d8:	2f00      	cmp	r7, #0
 80053da:	f000 80d4 	beq.w	8005586 <_printf_i+0x1ca>
 80053de:	2f58      	cmp	r7, #88	; 0x58
 80053e0:	f000 80c0 	beq.w	8005564 <_printf_i+0x1a8>
 80053e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053ec:	e03a      	b.n	8005464 <_printf_i+0xa8>
 80053ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053f2:	2b15      	cmp	r3, #21
 80053f4:	d8f6      	bhi.n	80053e4 <_printf_i+0x28>
 80053f6:	a101      	add	r1, pc, #4	; (adr r1, 80053fc <_printf_i+0x40>)
 80053f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053fc:	08005455 	.word	0x08005455
 8005400:	08005469 	.word	0x08005469
 8005404:	080053e5 	.word	0x080053e5
 8005408:	080053e5 	.word	0x080053e5
 800540c:	080053e5 	.word	0x080053e5
 8005410:	080053e5 	.word	0x080053e5
 8005414:	08005469 	.word	0x08005469
 8005418:	080053e5 	.word	0x080053e5
 800541c:	080053e5 	.word	0x080053e5
 8005420:	080053e5 	.word	0x080053e5
 8005424:	080053e5 	.word	0x080053e5
 8005428:	0800556d 	.word	0x0800556d
 800542c:	08005495 	.word	0x08005495
 8005430:	08005527 	.word	0x08005527
 8005434:	080053e5 	.word	0x080053e5
 8005438:	080053e5 	.word	0x080053e5
 800543c:	0800558f 	.word	0x0800558f
 8005440:	080053e5 	.word	0x080053e5
 8005444:	08005495 	.word	0x08005495
 8005448:	080053e5 	.word	0x080053e5
 800544c:	080053e5 	.word	0x080053e5
 8005450:	0800552f 	.word	0x0800552f
 8005454:	682b      	ldr	r3, [r5, #0]
 8005456:	1d1a      	adds	r2, r3, #4
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	602a      	str	r2, [r5, #0]
 800545c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005460:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005464:	2301      	movs	r3, #1
 8005466:	e09f      	b.n	80055a8 <_printf_i+0x1ec>
 8005468:	6820      	ldr	r0, [r4, #0]
 800546a:	682b      	ldr	r3, [r5, #0]
 800546c:	0607      	lsls	r7, r0, #24
 800546e:	f103 0104 	add.w	r1, r3, #4
 8005472:	6029      	str	r1, [r5, #0]
 8005474:	d501      	bpl.n	800547a <_printf_i+0xbe>
 8005476:	681e      	ldr	r6, [r3, #0]
 8005478:	e003      	b.n	8005482 <_printf_i+0xc6>
 800547a:	0646      	lsls	r6, r0, #25
 800547c:	d5fb      	bpl.n	8005476 <_printf_i+0xba>
 800547e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005482:	2e00      	cmp	r6, #0
 8005484:	da03      	bge.n	800548e <_printf_i+0xd2>
 8005486:	232d      	movs	r3, #45	; 0x2d
 8005488:	4276      	negs	r6, r6
 800548a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800548e:	485a      	ldr	r0, [pc, #360]	; (80055f8 <_printf_i+0x23c>)
 8005490:	230a      	movs	r3, #10
 8005492:	e012      	b.n	80054ba <_printf_i+0xfe>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	6820      	ldr	r0, [r4, #0]
 8005498:	1d19      	adds	r1, r3, #4
 800549a:	6029      	str	r1, [r5, #0]
 800549c:	0605      	lsls	r5, r0, #24
 800549e:	d501      	bpl.n	80054a4 <_printf_i+0xe8>
 80054a0:	681e      	ldr	r6, [r3, #0]
 80054a2:	e002      	b.n	80054aa <_printf_i+0xee>
 80054a4:	0641      	lsls	r1, r0, #25
 80054a6:	d5fb      	bpl.n	80054a0 <_printf_i+0xe4>
 80054a8:	881e      	ldrh	r6, [r3, #0]
 80054aa:	4853      	ldr	r0, [pc, #332]	; (80055f8 <_printf_i+0x23c>)
 80054ac:	2f6f      	cmp	r7, #111	; 0x6f
 80054ae:	bf0c      	ite	eq
 80054b0:	2308      	moveq	r3, #8
 80054b2:	230a      	movne	r3, #10
 80054b4:	2100      	movs	r1, #0
 80054b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054ba:	6865      	ldr	r5, [r4, #4]
 80054bc:	60a5      	str	r5, [r4, #8]
 80054be:	2d00      	cmp	r5, #0
 80054c0:	bfa2      	ittt	ge
 80054c2:	6821      	ldrge	r1, [r4, #0]
 80054c4:	f021 0104 	bicge.w	r1, r1, #4
 80054c8:	6021      	strge	r1, [r4, #0]
 80054ca:	b90e      	cbnz	r6, 80054d0 <_printf_i+0x114>
 80054cc:	2d00      	cmp	r5, #0
 80054ce:	d04b      	beq.n	8005568 <_printf_i+0x1ac>
 80054d0:	4615      	mov	r5, r2
 80054d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80054d6:	fb03 6711 	mls	r7, r3, r1, r6
 80054da:	5dc7      	ldrb	r7, [r0, r7]
 80054dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054e0:	4637      	mov	r7, r6
 80054e2:	42bb      	cmp	r3, r7
 80054e4:	460e      	mov	r6, r1
 80054e6:	d9f4      	bls.n	80054d2 <_printf_i+0x116>
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d10b      	bne.n	8005504 <_printf_i+0x148>
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	07de      	lsls	r6, r3, #31
 80054f0:	d508      	bpl.n	8005504 <_printf_i+0x148>
 80054f2:	6923      	ldr	r3, [r4, #16]
 80054f4:	6861      	ldr	r1, [r4, #4]
 80054f6:	4299      	cmp	r1, r3
 80054f8:	bfde      	ittt	le
 80054fa:	2330      	movle	r3, #48	; 0x30
 80054fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005500:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005504:	1b52      	subs	r2, r2, r5
 8005506:	6122      	str	r2, [r4, #16]
 8005508:	f8cd a000 	str.w	sl, [sp]
 800550c:	464b      	mov	r3, r9
 800550e:	aa03      	add	r2, sp, #12
 8005510:	4621      	mov	r1, r4
 8005512:	4640      	mov	r0, r8
 8005514:	f7ff fee4 	bl	80052e0 <_printf_common>
 8005518:	3001      	adds	r0, #1
 800551a:	d14a      	bne.n	80055b2 <_printf_i+0x1f6>
 800551c:	f04f 30ff 	mov.w	r0, #4294967295
 8005520:	b004      	add	sp, #16
 8005522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	f043 0320 	orr.w	r3, r3, #32
 800552c:	6023      	str	r3, [r4, #0]
 800552e:	4833      	ldr	r0, [pc, #204]	; (80055fc <_printf_i+0x240>)
 8005530:	2778      	movs	r7, #120	; 0x78
 8005532:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	6829      	ldr	r1, [r5, #0]
 800553a:	061f      	lsls	r7, r3, #24
 800553c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005540:	d402      	bmi.n	8005548 <_printf_i+0x18c>
 8005542:	065f      	lsls	r7, r3, #25
 8005544:	bf48      	it	mi
 8005546:	b2b6      	uxthmi	r6, r6
 8005548:	07df      	lsls	r7, r3, #31
 800554a:	bf48      	it	mi
 800554c:	f043 0320 	orrmi.w	r3, r3, #32
 8005550:	6029      	str	r1, [r5, #0]
 8005552:	bf48      	it	mi
 8005554:	6023      	strmi	r3, [r4, #0]
 8005556:	b91e      	cbnz	r6, 8005560 <_printf_i+0x1a4>
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	f023 0320 	bic.w	r3, r3, #32
 800555e:	6023      	str	r3, [r4, #0]
 8005560:	2310      	movs	r3, #16
 8005562:	e7a7      	b.n	80054b4 <_printf_i+0xf8>
 8005564:	4824      	ldr	r0, [pc, #144]	; (80055f8 <_printf_i+0x23c>)
 8005566:	e7e4      	b.n	8005532 <_printf_i+0x176>
 8005568:	4615      	mov	r5, r2
 800556a:	e7bd      	b.n	80054e8 <_printf_i+0x12c>
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	6826      	ldr	r6, [r4, #0]
 8005570:	6961      	ldr	r1, [r4, #20]
 8005572:	1d18      	adds	r0, r3, #4
 8005574:	6028      	str	r0, [r5, #0]
 8005576:	0635      	lsls	r5, r6, #24
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	d501      	bpl.n	8005580 <_printf_i+0x1c4>
 800557c:	6019      	str	r1, [r3, #0]
 800557e:	e002      	b.n	8005586 <_printf_i+0x1ca>
 8005580:	0670      	lsls	r0, r6, #25
 8005582:	d5fb      	bpl.n	800557c <_printf_i+0x1c0>
 8005584:	8019      	strh	r1, [r3, #0]
 8005586:	2300      	movs	r3, #0
 8005588:	6123      	str	r3, [r4, #16]
 800558a:	4615      	mov	r5, r2
 800558c:	e7bc      	b.n	8005508 <_printf_i+0x14c>
 800558e:	682b      	ldr	r3, [r5, #0]
 8005590:	1d1a      	adds	r2, r3, #4
 8005592:	602a      	str	r2, [r5, #0]
 8005594:	681d      	ldr	r5, [r3, #0]
 8005596:	6862      	ldr	r2, [r4, #4]
 8005598:	2100      	movs	r1, #0
 800559a:	4628      	mov	r0, r5
 800559c:	f7fa fe20 	bl	80001e0 <memchr>
 80055a0:	b108      	cbz	r0, 80055a6 <_printf_i+0x1ea>
 80055a2:	1b40      	subs	r0, r0, r5
 80055a4:	6060      	str	r0, [r4, #4]
 80055a6:	6863      	ldr	r3, [r4, #4]
 80055a8:	6123      	str	r3, [r4, #16]
 80055aa:	2300      	movs	r3, #0
 80055ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055b0:	e7aa      	b.n	8005508 <_printf_i+0x14c>
 80055b2:	6923      	ldr	r3, [r4, #16]
 80055b4:	462a      	mov	r2, r5
 80055b6:	4649      	mov	r1, r9
 80055b8:	4640      	mov	r0, r8
 80055ba:	47d0      	blx	sl
 80055bc:	3001      	adds	r0, #1
 80055be:	d0ad      	beq.n	800551c <_printf_i+0x160>
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	079b      	lsls	r3, r3, #30
 80055c4:	d413      	bmi.n	80055ee <_printf_i+0x232>
 80055c6:	68e0      	ldr	r0, [r4, #12]
 80055c8:	9b03      	ldr	r3, [sp, #12]
 80055ca:	4298      	cmp	r0, r3
 80055cc:	bfb8      	it	lt
 80055ce:	4618      	movlt	r0, r3
 80055d0:	e7a6      	b.n	8005520 <_printf_i+0x164>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4632      	mov	r2, r6
 80055d6:	4649      	mov	r1, r9
 80055d8:	4640      	mov	r0, r8
 80055da:	47d0      	blx	sl
 80055dc:	3001      	adds	r0, #1
 80055de:	d09d      	beq.n	800551c <_printf_i+0x160>
 80055e0:	3501      	adds	r5, #1
 80055e2:	68e3      	ldr	r3, [r4, #12]
 80055e4:	9903      	ldr	r1, [sp, #12]
 80055e6:	1a5b      	subs	r3, r3, r1
 80055e8:	42ab      	cmp	r3, r5
 80055ea:	dcf2      	bgt.n	80055d2 <_printf_i+0x216>
 80055ec:	e7eb      	b.n	80055c6 <_printf_i+0x20a>
 80055ee:	2500      	movs	r5, #0
 80055f0:	f104 0619 	add.w	r6, r4, #25
 80055f4:	e7f5      	b.n	80055e2 <_printf_i+0x226>
 80055f6:	bf00      	nop
 80055f8:	08009976 	.word	0x08009976
 80055fc:	08009987 	.word	0x08009987

08005600 <_scanf_float>:
 8005600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005604:	b087      	sub	sp, #28
 8005606:	4617      	mov	r7, r2
 8005608:	9303      	str	r3, [sp, #12]
 800560a:	688b      	ldr	r3, [r1, #8]
 800560c:	1e5a      	subs	r2, r3, #1
 800560e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005612:	bf83      	ittte	hi
 8005614:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005618:	195b      	addhi	r3, r3, r5
 800561a:	9302      	strhi	r3, [sp, #8]
 800561c:	2300      	movls	r3, #0
 800561e:	bf86      	itte	hi
 8005620:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005624:	608b      	strhi	r3, [r1, #8]
 8005626:	9302      	strls	r3, [sp, #8]
 8005628:	680b      	ldr	r3, [r1, #0]
 800562a:	468b      	mov	fp, r1
 800562c:	2500      	movs	r5, #0
 800562e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005632:	f84b 3b1c 	str.w	r3, [fp], #28
 8005636:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800563a:	4680      	mov	r8, r0
 800563c:	460c      	mov	r4, r1
 800563e:	465e      	mov	r6, fp
 8005640:	46aa      	mov	sl, r5
 8005642:	46a9      	mov	r9, r5
 8005644:	9501      	str	r5, [sp, #4]
 8005646:	68a2      	ldr	r2, [r4, #8]
 8005648:	b152      	cbz	r2, 8005660 <_scanf_float+0x60>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b4e      	cmp	r3, #78	; 0x4e
 8005650:	d864      	bhi.n	800571c <_scanf_float+0x11c>
 8005652:	2b40      	cmp	r3, #64	; 0x40
 8005654:	d83c      	bhi.n	80056d0 <_scanf_float+0xd0>
 8005656:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800565a:	b2c8      	uxtb	r0, r1
 800565c:	280e      	cmp	r0, #14
 800565e:	d93a      	bls.n	80056d6 <_scanf_float+0xd6>
 8005660:	f1b9 0f00 	cmp.w	r9, #0
 8005664:	d003      	beq.n	800566e <_scanf_float+0x6e>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005672:	f1ba 0f01 	cmp.w	sl, #1
 8005676:	f200 8113 	bhi.w	80058a0 <_scanf_float+0x2a0>
 800567a:	455e      	cmp	r6, fp
 800567c:	f200 8105 	bhi.w	800588a <_scanf_float+0x28a>
 8005680:	2501      	movs	r5, #1
 8005682:	4628      	mov	r0, r5
 8005684:	b007      	add	sp, #28
 8005686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800568e:	2a0d      	cmp	r2, #13
 8005690:	d8e6      	bhi.n	8005660 <_scanf_float+0x60>
 8005692:	a101      	add	r1, pc, #4	; (adr r1, 8005698 <_scanf_float+0x98>)
 8005694:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005698:	080057d7 	.word	0x080057d7
 800569c:	08005661 	.word	0x08005661
 80056a0:	08005661 	.word	0x08005661
 80056a4:	08005661 	.word	0x08005661
 80056a8:	08005837 	.word	0x08005837
 80056ac:	0800580f 	.word	0x0800580f
 80056b0:	08005661 	.word	0x08005661
 80056b4:	08005661 	.word	0x08005661
 80056b8:	080057e5 	.word	0x080057e5
 80056bc:	08005661 	.word	0x08005661
 80056c0:	08005661 	.word	0x08005661
 80056c4:	08005661 	.word	0x08005661
 80056c8:	08005661 	.word	0x08005661
 80056cc:	0800579d 	.word	0x0800579d
 80056d0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80056d4:	e7db      	b.n	800568e <_scanf_float+0x8e>
 80056d6:	290e      	cmp	r1, #14
 80056d8:	d8c2      	bhi.n	8005660 <_scanf_float+0x60>
 80056da:	a001      	add	r0, pc, #4	; (adr r0, 80056e0 <_scanf_float+0xe0>)
 80056dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80056e0:	0800578f 	.word	0x0800578f
 80056e4:	08005661 	.word	0x08005661
 80056e8:	0800578f 	.word	0x0800578f
 80056ec:	08005823 	.word	0x08005823
 80056f0:	08005661 	.word	0x08005661
 80056f4:	0800573d 	.word	0x0800573d
 80056f8:	08005779 	.word	0x08005779
 80056fc:	08005779 	.word	0x08005779
 8005700:	08005779 	.word	0x08005779
 8005704:	08005779 	.word	0x08005779
 8005708:	08005779 	.word	0x08005779
 800570c:	08005779 	.word	0x08005779
 8005710:	08005779 	.word	0x08005779
 8005714:	08005779 	.word	0x08005779
 8005718:	08005779 	.word	0x08005779
 800571c:	2b6e      	cmp	r3, #110	; 0x6e
 800571e:	d809      	bhi.n	8005734 <_scanf_float+0x134>
 8005720:	2b60      	cmp	r3, #96	; 0x60
 8005722:	d8b2      	bhi.n	800568a <_scanf_float+0x8a>
 8005724:	2b54      	cmp	r3, #84	; 0x54
 8005726:	d077      	beq.n	8005818 <_scanf_float+0x218>
 8005728:	2b59      	cmp	r3, #89	; 0x59
 800572a:	d199      	bne.n	8005660 <_scanf_float+0x60>
 800572c:	2d07      	cmp	r5, #7
 800572e:	d197      	bne.n	8005660 <_scanf_float+0x60>
 8005730:	2508      	movs	r5, #8
 8005732:	e029      	b.n	8005788 <_scanf_float+0x188>
 8005734:	2b74      	cmp	r3, #116	; 0x74
 8005736:	d06f      	beq.n	8005818 <_scanf_float+0x218>
 8005738:	2b79      	cmp	r3, #121	; 0x79
 800573a:	e7f6      	b.n	800572a <_scanf_float+0x12a>
 800573c:	6821      	ldr	r1, [r4, #0]
 800573e:	05c8      	lsls	r0, r1, #23
 8005740:	d51a      	bpl.n	8005778 <_scanf_float+0x178>
 8005742:	9b02      	ldr	r3, [sp, #8]
 8005744:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005748:	6021      	str	r1, [r4, #0]
 800574a:	f109 0901 	add.w	r9, r9, #1
 800574e:	b11b      	cbz	r3, 8005758 <_scanf_float+0x158>
 8005750:	3b01      	subs	r3, #1
 8005752:	3201      	adds	r2, #1
 8005754:	9302      	str	r3, [sp, #8]
 8005756:	60a2      	str	r2, [r4, #8]
 8005758:	68a3      	ldr	r3, [r4, #8]
 800575a:	3b01      	subs	r3, #1
 800575c:	60a3      	str	r3, [r4, #8]
 800575e:	6923      	ldr	r3, [r4, #16]
 8005760:	3301      	adds	r3, #1
 8005762:	6123      	str	r3, [r4, #16]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3b01      	subs	r3, #1
 8005768:	2b00      	cmp	r3, #0
 800576a:	607b      	str	r3, [r7, #4]
 800576c:	f340 8084 	ble.w	8005878 <_scanf_float+0x278>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	3301      	adds	r3, #1
 8005774:	603b      	str	r3, [r7, #0]
 8005776:	e766      	b.n	8005646 <_scanf_float+0x46>
 8005778:	eb1a 0f05 	cmn.w	sl, r5
 800577c:	f47f af70 	bne.w	8005660 <_scanf_float+0x60>
 8005780:	6822      	ldr	r2, [r4, #0]
 8005782:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005786:	6022      	str	r2, [r4, #0]
 8005788:	f806 3b01 	strb.w	r3, [r6], #1
 800578c:	e7e4      	b.n	8005758 <_scanf_float+0x158>
 800578e:	6822      	ldr	r2, [r4, #0]
 8005790:	0610      	lsls	r0, r2, #24
 8005792:	f57f af65 	bpl.w	8005660 <_scanf_float+0x60>
 8005796:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800579a:	e7f4      	b.n	8005786 <_scanf_float+0x186>
 800579c:	f1ba 0f00 	cmp.w	sl, #0
 80057a0:	d10e      	bne.n	80057c0 <_scanf_float+0x1c0>
 80057a2:	f1b9 0f00 	cmp.w	r9, #0
 80057a6:	d10e      	bne.n	80057c6 <_scanf_float+0x1c6>
 80057a8:	6822      	ldr	r2, [r4, #0]
 80057aa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80057ae:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80057b2:	d108      	bne.n	80057c6 <_scanf_float+0x1c6>
 80057b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80057b8:	6022      	str	r2, [r4, #0]
 80057ba:	f04f 0a01 	mov.w	sl, #1
 80057be:	e7e3      	b.n	8005788 <_scanf_float+0x188>
 80057c0:	f1ba 0f02 	cmp.w	sl, #2
 80057c4:	d055      	beq.n	8005872 <_scanf_float+0x272>
 80057c6:	2d01      	cmp	r5, #1
 80057c8:	d002      	beq.n	80057d0 <_scanf_float+0x1d0>
 80057ca:	2d04      	cmp	r5, #4
 80057cc:	f47f af48 	bne.w	8005660 <_scanf_float+0x60>
 80057d0:	3501      	adds	r5, #1
 80057d2:	b2ed      	uxtb	r5, r5
 80057d4:	e7d8      	b.n	8005788 <_scanf_float+0x188>
 80057d6:	f1ba 0f01 	cmp.w	sl, #1
 80057da:	f47f af41 	bne.w	8005660 <_scanf_float+0x60>
 80057de:	f04f 0a02 	mov.w	sl, #2
 80057e2:	e7d1      	b.n	8005788 <_scanf_float+0x188>
 80057e4:	b97d      	cbnz	r5, 8005806 <_scanf_float+0x206>
 80057e6:	f1b9 0f00 	cmp.w	r9, #0
 80057ea:	f47f af3c 	bne.w	8005666 <_scanf_float+0x66>
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80057f4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80057f8:	f47f af39 	bne.w	800566e <_scanf_float+0x6e>
 80057fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005800:	6022      	str	r2, [r4, #0]
 8005802:	2501      	movs	r5, #1
 8005804:	e7c0      	b.n	8005788 <_scanf_float+0x188>
 8005806:	2d03      	cmp	r5, #3
 8005808:	d0e2      	beq.n	80057d0 <_scanf_float+0x1d0>
 800580a:	2d05      	cmp	r5, #5
 800580c:	e7de      	b.n	80057cc <_scanf_float+0x1cc>
 800580e:	2d02      	cmp	r5, #2
 8005810:	f47f af26 	bne.w	8005660 <_scanf_float+0x60>
 8005814:	2503      	movs	r5, #3
 8005816:	e7b7      	b.n	8005788 <_scanf_float+0x188>
 8005818:	2d06      	cmp	r5, #6
 800581a:	f47f af21 	bne.w	8005660 <_scanf_float+0x60>
 800581e:	2507      	movs	r5, #7
 8005820:	e7b2      	b.n	8005788 <_scanf_float+0x188>
 8005822:	6822      	ldr	r2, [r4, #0]
 8005824:	0591      	lsls	r1, r2, #22
 8005826:	f57f af1b 	bpl.w	8005660 <_scanf_float+0x60>
 800582a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800582e:	6022      	str	r2, [r4, #0]
 8005830:	f8cd 9004 	str.w	r9, [sp, #4]
 8005834:	e7a8      	b.n	8005788 <_scanf_float+0x188>
 8005836:	6822      	ldr	r2, [r4, #0]
 8005838:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800583c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005840:	d006      	beq.n	8005850 <_scanf_float+0x250>
 8005842:	0550      	lsls	r0, r2, #21
 8005844:	f57f af0c 	bpl.w	8005660 <_scanf_float+0x60>
 8005848:	f1b9 0f00 	cmp.w	r9, #0
 800584c:	f43f af0f 	beq.w	800566e <_scanf_float+0x6e>
 8005850:	0591      	lsls	r1, r2, #22
 8005852:	bf58      	it	pl
 8005854:	9901      	ldrpl	r1, [sp, #4]
 8005856:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800585a:	bf58      	it	pl
 800585c:	eba9 0101 	subpl.w	r1, r9, r1
 8005860:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005864:	bf58      	it	pl
 8005866:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800586a:	6022      	str	r2, [r4, #0]
 800586c:	f04f 0900 	mov.w	r9, #0
 8005870:	e78a      	b.n	8005788 <_scanf_float+0x188>
 8005872:	f04f 0a03 	mov.w	sl, #3
 8005876:	e787      	b.n	8005788 <_scanf_float+0x188>
 8005878:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800587c:	4639      	mov	r1, r7
 800587e:	4640      	mov	r0, r8
 8005880:	4798      	blx	r3
 8005882:	2800      	cmp	r0, #0
 8005884:	f43f aedf 	beq.w	8005646 <_scanf_float+0x46>
 8005888:	e6ea      	b.n	8005660 <_scanf_float+0x60>
 800588a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800588e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005892:	463a      	mov	r2, r7
 8005894:	4640      	mov	r0, r8
 8005896:	4798      	blx	r3
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	3b01      	subs	r3, #1
 800589c:	6123      	str	r3, [r4, #16]
 800589e:	e6ec      	b.n	800567a <_scanf_float+0x7a>
 80058a0:	1e6b      	subs	r3, r5, #1
 80058a2:	2b06      	cmp	r3, #6
 80058a4:	d825      	bhi.n	80058f2 <_scanf_float+0x2f2>
 80058a6:	2d02      	cmp	r5, #2
 80058a8:	d836      	bhi.n	8005918 <_scanf_float+0x318>
 80058aa:	455e      	cmp	r6, fp
 80058ac:	f67f aee8 	bls.w	8005680 <_scanf_float+0x80>
 80058b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058b4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058b8:	463a      	mov	r2, r7
 80058ba:	4640      	mov	r0, r8
 80058bc:	4798      	blx	r3
 80058be:	6923      	ldr	r3, [r4, #16]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	6123      	str	r3, [r4, #16]
 80058c4:	e7f1      	b.n	80058aa <_scanf_float+0x2aa>
 80058c6:	9802      	ldr	r0, [sp, #8]
 80058c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058cc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80058d0:	9002      	str	r0, [sp, #8]
 80058d2:	463a      	mov	r2, r7
 80058d4:	4640      	mov	r0, r8
 80058d6:	4798      	blx	r3
 80058d8:	6923      	ldr	r3, [r4, #16]
 80058da:	3b01      	subs	r3, #1
 80058dc:	6123      	str	r3, [r4, #16]
 80058de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058e2:	fa5f fa8a 	uxtb.w	sl, sl
 80058e6:	f1ba 0f02 	cmp.w	sl, #2
 80058ea:	d1ec      	bne.n	80058c6 <_scanf_float+0x2c6>
 80058ec:	3d03      	subs	r5, #3
 80058ee:	b2ed      	uxtb	r5, r5
 80058f0:	1b76      	subs	r6, r6, r5
 80058f2:	6823      	ldr	r3, [r4, #0]
 80058f4:	05da      	lsls	r2, r3, #23
 80058f6:	d52f      	bpl.n	8005958 <_scanf_float+0x358>
 80058f8:	055b      	lsls	r3, r3, #21
 80058fa:	d510      	bpl.n	800591e <_scanf_float+0x31e>
 80058fc:	455e      	cmp	r6, fp
 80058fe:	f67f aebf 	bls.w	8005680 <_scanf_float+0x80>
 8005902:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005906:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800590a:	463a      	mov	r2, r7
 800590c:	4640      	mov	r0, r8
 800590e:	4798      	blx	r3
 8005910:	6923      	ldr	r3, [r4, #16]
 8005912:	3b01      	subs	r3, #1
 8005914:	6123      	str	r3, [r4, #16]
 8005916:	e7f1      	b.n	80058fc <_scanf_float+0x2fc>
 8005918:	46aa      	mov	sl, r5
 800591a:	9602      	str	r6, [sp, #8]
 800591c:	e7df      	b.n	80058de <_scanf_float+0x2de>
 800591e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005922:	6923      	ldr	r3, [r4, #16]
 8005924:	2965      	cmp	r1, #101	; 0x65
 8005926:	f103 33ff 	add.w	r3, r3, #4294967295
 800592a:	f106 35ff 	add.w	r5, r6, #4294967295
 800592e:	6123      	str	r3, [r4, #16]
 8005930:	d00c      	beq.n	800594c <_scanf_float+0x34c>
 8005932:	2945      	cmp	r1, #69	; 0x45
 8005934:	d00a      	beq.n	800594c <_scanf_float+0x34c>
 8005936:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800593a:	463a      	mov	r2, r7
 800593c:	4640      	mov	r0, r8
 800593e:	4798      	blx	r3
 8005940:	6923      	ldr	r3, [r4, #16]
 8005942:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005946:	3b01      	subs	r3, #1
 8005948:	1eb5      	subs	r5, r6, #2
 800594a:	6123      	str	r3, [r4, #16]
 800594c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005950:	463a      	mov	r2, r7
 8005952:	4640      	mov	r0, r8
 8005954:	4798      	blx	r3
 8005956:	462e      	mov	r6, r5
 8005958:	6825      	ldr	r5, [r4, #0]
 800595a:	f015 0510 	ands.w	r5, r5, #16
 800595e:	d158      	bne.n	8005a12 <_scanf_float+0x412>
 8005960:	7035      	strb	r5, [r6, #0]
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800596c:	d11c      	bne.n	80059a8 <_scanf_float+0x3a8>
 800596e:	9b01      	ldr	r3, [sp, #4]
 8005970:	454b      	cmp	r3, r9
 8005972:	eba3 0209 	sub.w	r2, r3, r9
 8005976:	d124      	bne.n	80059c2 <_scanf_float+0x3c2>
 8005978:	2200      	movs	r2, #0
 800597a:	4659      	mov	r1, fp
 800597c:	4640      	mov	r0, r8
 800597e:	f002 fccb 	bl	8008318 <_strtod_r>
 8005982:	9b03      	ldr	r3, [sp, #12]
 8005984:	6821      	ldr	r1, [r4, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f011 0f02 	tst.w	r1, #2
 800598c:	ec57 6b10 	vmov	r6, r7, d0
 8005990:	f103 0204 	add.w	r2, r3, #4
 8005994:	d020      	beq.n	80059d8 <_scanf_float+0x3d8>
 8005996:	9903      	ldr	r1, [sp, #12]
 8005998:	600a      	str	r2, [r1, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	e9c3 6700 	strd	r6, r7, [r3]
 80059a0:	68e3      	ldr	r3, [r4, #12]
 80059a2:	3301      	adds	r3, #1
 80059a4:	60e3      	str	r3, [r4, #12]
 80059a6:	e66c      	b.n	8005682 <_scanf_float+0x82>
 80059a8:	9b04      	ldr	r3, [sp, #16]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0e4      	beq.n	8005978 <_scanf_float+0x378>
 80059ae:	9905      	ldr	r1, [sp, #20]
 80059b0:	230a      	movs	r3, #10
 80059b2:	462a      	mov	r2, r5
 80059b4:	3101      	adds	r1, #1
 80059b6:	4640      	mov	r0, r8
 80059b8:	f002 fd36 	bl	8008428 <_strtol_r>
 80059bc:	9b04      	ldr	r3, [sp, #16]
 80059be:	9e05      	ldr	r6, [sp, #20]
 80059c0:	1ac2      	subs	r2, r0, r3
 80059c2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80059c6:	429e      	cmp	r6, r3
 80059c8:	bf28      	it	cs
 80059ca:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80059ce:	4912      	ldr	r1, [pc, #72]	; (8005a18 <_scanf_float+0x418>)
 80059d0:	4630      	mov	r0, r6
 80059d2:	f000 f8e7 	bl	8005ba4 <siprintf>
 80059d6:	e7cf      	b.n	8005978 <_scanf_float+0x378>
 80059d8:	f011 0f04 	tst.w	r1, #4
 80059dc:	9903      	ldr	r1, [sp, #12]
 80059de:	600a      	str	r2, [r1, #0]
 80059e0:	d1db      	bne.n	800599a <_scanf_float+0x39a>
 80059e2:	f8d3 8000 	ldr.w	r8, [r3]
 80059e6:	ee10 2a10 	vmov	r2, s0
 80059ea:	ee10 0a10 	vmov	r0, s0
 80059ee:	463b      	mov	r3, r7
 80059f0:	4639      	mov	r1, r7
 80059f2:	f7fb f8a3 	bl	8000b3c <__aeabi_dcmpun>
 80059f6:	b128      	cbz	r0, 8005a04 <_scanf_float+0x404>
 80059f8:	4808      	ldr	r0, [pc, #32]	; (8005a1c <_scanf_float+0x41c>)
 80059fa:	f000 fa53 	bl	8005ea4 <nanf>
 80059fe:	ed88 0a00 	vstr	s0, [r8]
 8005a02:	e7cd      	b.n	80059a0 <_scanf_float+0x3a0>
 8005a04:	4630      	mov	r0, r6
 8005a06:	4639      	mov	r1, r7
 8005a08:	f7fb f8f6 	bl	8000bf8 <__aeabi_d2f>
 8005a0c:	f8c8 0000 	str.w	r0, [r8]
 8005a10:	e7c6      	b.n	80059a0 <_scanf_float+0x3a0>
 8005a12:	2500      	movs	r5, #0
 8005a14:	e635      	b.n	8005682 <_scanf_float+0x82>
 8005a16:	bf00      	nop
 8005a18:	08009998 	.word	0x08009998
 8005a1c:	08009674 	.word	0x08009674

08005a20 <std>:
 8005a20:	2300      	movs	r3, #0
 8005a22:	b510      	push	{r4, lr}
 8005a24:	4604      	mov	r4, r0
 8005a26:	e9c0 3300 	strd	r3, r3, [r0]
 8005a2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a2e:	6083      	str	r3, [r0, #8]
 8005a30:	8181      	strh	r1, [r0, #12]
 8005a32:	6643      	str	r3, [r0, #100]	; 0x64
 8005a34:	81c2      	strh	r2, [r0, #14]
 8005a36:	6183      	str	r3, [r0, #24]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	2208      	movs	r2, #8
 8005a3c:	305c      	adds	r0, #92	; 0x5c
 8005a3e:	f000 f94d 	bl	8005cdc <memset>
 8005a42:	4b0d      	ldr	r3, [pc, #52]	; (8005a78 <std+0x58>)
 8005a44:	6263      	str	r3, [r4, #36]	; 0x24
 8005a46:	4b0d      	ldr	r3, [pc, #52]	; (8005a7c <std+0x5c>)
 8005a48:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a4a:	4b0d      	ldr	r3, [pc, #52]	; (8005a80 <std+0x60>)
 8005a4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	; (8005a84 <std+0x64>)
 8005a50:	6323      	str	r3, [r4, #48]	; 0x30
 8005a52:	4b0d      	ldr	r3, [pc, #52]	; (8005a88 <std+0x68>)
 8005a54:	6224      	str	r4, [r4, #32]
 8005a56:	429c      	cmp	r4, r3
 8005a58:	d006      	beq.n	8005a68 <std+0x48>
 8005a5a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005a5e:	4294      	cmp	r4, r2
 8005a60:	d002      	beq.n	8005a68 <std+0x48>
 8005a62:	33d0      	adds	r3, #208	; 0xd0
 8005a64:	429c      	cmp	r4, r3
 8005a66:	d105      	bne.n	8005a74 <std+0x54>
 8005a68:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a70:	f000 ba06 	b.w	8005e80 <__retarget_lock_init_recursive>
 8005a74:	bd10      	pop	{r4, pc}
 8005a76:	bf00      	nop
 8005a78:	08005be5 	.word	0x08005be5
 8005a7c:	08005c07 	.word	0x08005c07
 8005a80:	08005c3f 	.word	0x08005c3f
 8005a84:	08005c63 	.word	0x08005c63
 8005a88:	20004508 	.word	0x20004508

08005a8c <stdio_exit_handler>:
 8005a8c:	4a02      	ldr	r2, [pc, #8]	; (8005a98 <stdio_exit_handler+0xc>)
 8005a8e:	4903      	ldr	r1, [pc, #12]	; (8005a9c <stdio_exit_handler+0x10>)
 8005a90:	4803      	ldr	r0, [pc, #12]	; (8005aa0 <stdio_exit_handler+0x14>)
 8005a92:	f000 b869 	b.w	8005b68 <_fwalk_sglue>
 8005a96:	bf00      	nop
 8005a98:	20000014 	.word	0x20000014
 8005a9c:	080087e9 	.word	0x080087e9
 8005aa0:	20000020 	.word	0x20000020

08005aa4 <cleanup_stdio>:
 8005aa4:	6841      	ldr	r1, [r0, #4]
 8005aa6:	4b0c      	ldr	r3, [pc, #48]	; (8005ad8 <cleanup_stdio+0x34>)
 8005aa8:	4299      	cmp	r1, r3
 8005aaa:	b510      	push	{r4, lr}
 8005aac:	4604      	mov	r4, r0
 8005aae:	d001      	beq.n	8005ab4 <cleanup_stdio+0x10>
 8005ab0:	f002 fe9a 	bl	80087e8 <_fflush_r>
 8005ab4:	68a1      	ldr	r1, [r4, #8]
 8005ab6:	4b09      	ldr	r3, [pc, #36]	; (8005adc <cleanup_stdio+0x38>)
 8005ab8:	4299      	cmp	r1, r3
 8005aba:	d002      	beq.n	8005ac2 <cleanup_stdio+0x1e>
 8005abc:	4620      	mov	r0, r4
 8005abe:	f002 fe93 	bl	80087e8 <_fflush_r>
 8005ac2:	68e1      	ldr	r1, [r4, #12]
 8005ac4:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <cleanup_stdio+0x3c>)
 8005ac6:	4299      	cmp	r1, r3
 8005ac8:	d004      	beq.n	8005ad4 <cleanup_stdio+0x30>
 8005aca:	4620      	mov	r0, r4
 8005acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad0:	f002 be8a 	b.w	80087e8 <_fflush_r>
 8005ad4:	bd10      	pop	{r4, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20004508 	.word	0x20004508
 8005adc:	20004570 	.word	0x20004570
 8005ae0:	200045d8 	.word	0x200045d8

08005ae4 <global_stdio_init.part.0>:
 8005ae4:	b510      	push	{r4, lr}
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	; (8005b14 <global_stdio_init.part.0+0x30>)
 8005ae8:	4c0b      	ldr	r4, [pc, #44]	; (8005b18 <global_stdio_init.part.0+0x34>)
 8005aea:	4a0c      	ldr	r2, [pc, #48]	; (8005b1c <global_stdio_init.part.0+0x38>)
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	4620      	mov	r0, r4
 8005af0:	2200      	movs	r2, #0
 8005af2:	2104      	movs	r1, #4
 8005af4:	f7ff ff94 	bl	8005a20 <std>
 8005af8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005afc:	2201      	movs	r2, #1
 8005afe:	2109      	movs	r1, #9
 8005b00:	f7ff ff8e 	bl	8005a20 <std>
 8005b04:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005b08:	2202      	movs	r2, #2
 8005b0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b0e:	2112      	movs	r1, #18
 8005b10:	f7ff bf86 	b.w	8005a20 <std>
 8005b14:	20004640 	.word	0x20004640
 8005b18:	20004508 	.word	0x20004508
 8005b1c:	08005a8d 	.word	0x08005a8d

08005b20 <__sfp_lock_acquire>:
 8005b20:	4801      	ldr	r0, [pc, #4]	; (8005b28 <__sfp_lock_acquire+0x8>)
 8005b22:	f000 b9ae 	b.w	8005e82 <__retarget_lock_acquire_recursive>
 8005b26:	bf00      	nop
 8005b28:	20004649 	.word	0x20004649

08005b2c <__sfp_lock_release>:
 8005b2c:	4801      	ldr	r0, [pc, #4]	; (8005b34 <__sfp_lock_release+0x8>)
 8005b2e:	f000 b9a9 	b.w	8005e84 <__retarget_lock_release_recursive>
 8005b32:	bf00      	nop
 8005b34:	20004649 	.word	0x20004649

08005b38 <__sinit>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	4604      	mov	r4, r0
 8005b3c:	f7ff fff0 	bl	8005b20 <__sfp_lock_acquire>
 8005b40:	6a23      	ldr	r3, [r4, #32]
 8005b42:	b11b      	cbz	r3, 8005b4c <__sinit+0x14>
 8005b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b48:	f7ff bff0 	b.w	8005b2c <__sfp_lock_release>
 8005b4c:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <__sinit+0x28>)
 8005b4e:	6223      	str	r3, [r4, #32]
 8005b50:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <__sinit+0x2c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1f5      	bne.n	8005b44 <__sinit+0xc>
 8005b58:	f7ff ffc4 	bl	8005ae4 <global_stdio_init.part.0>
 8005b5c:	e7f2      	b.n	8005b44 <__sinit+0xc>
 8005b5e:	bf00      	nop
 8005b60:	08005aa5 	.word	0x08005aa5
 8005b64:	20004640 	.word	0x20004640

08005b68 <_fwalk_sglue>:
 8005b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	4688      	mov	r8, r1
 8005b70:	4614      	mov	r4, r2
 8005b72:	2600      	movs	r6, #0
 8005b74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b78:	f1b9 0901 	subs.w	r9, r9, #1
 8005b7c:	d505      	bpl.n	8005b8a <_fwalk_sglue+0x22>
 8005b7e:	6824      	ldr	r4, [r4, #0]
 8005b80:	2c00      	cmp	r4, #0
 8005b82:	d1f7      	bne.n	8005b74 <_fwalk_sglue+0xc>
 8005b84:	4630      	mov	r0, r6
 8005b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8a:	89ab      	ldrh	r3, [r5, #12]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d907      	bls.n	8005ba0 <_fwalk_sglue+0x38>
 8005b90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b94:	3301      	adds	r3, #1
 8005b96:	d003      	beq.n	8005ba0 <_fwalk_sglue+0x38>
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4638      	mov	r0, r7
 8005b9c:	47c0      	blx	r8
 8005b9e:	4306      	orrs	r6, r0
 8005ba0:	3568      	adds	r5, #104	; 0x68
 8005ba2:	e7e9      	b.n	8005b78 <_fwalk_sglue+0x10>

08005ba4 <siprintf>:
 8005ba4:	b40e      	push	{r1, r2, r3}
 8005ba6:	b500      	push	{lr}
 8005ba8:	b09c      	sub	sp, #112	; 0x70
 8005baa:	ab1d      	add	r3, sp, #116	; 0x74
 8005bac:	9002      	str	r0, [sp, #8]
 8005bae:	9006      	str	r0, [sp, #24]
 8005bb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bb4:	4809      	ldr	r0, [pc, #36]	; (8005bdc <siprintf+0x38>)
 8005bb6:	9107      	str	r1, [sp, #28]
 8005bb8:	9104      	str	r1, [sp, #16]
 8005bba:	4909      	ldr	r1, [pc, #36]	; (8005be0 <siprintf+0x3c>)
 8005bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bc0:	9105      	str	r1, [sp, #20]
 8005bc2:	6800      	ldr	r0, [r0, #0]
 8005bc4:	9301      	str	r3, [sp, #4]
 8005bc6:	a902      	add	r1, sp, #8
 8005bc8:	f002 fc8a 	bl	80084e0 <_svfiprintf_r>
 8005bcc:	9b02      	ldr	r3, [sp, #8]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	701a      	strb	r2, [r3, #0]
 8005bd2:	b01c      	add	sp, #112	; 0x70
 8005bd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bd8:	b003      	add	sp, #12
 8005bda:	4770      	bx	lr
 8005bdc:	2000006c 	.word	0x2000006c
 8005be0:	ffff0208 	.word	0xffff0208

08005be4 <__sread>:
 8005be4:	b510      	push	{r4, lr}
 8005be6:	460c      	mov	r4, r1
 8005be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bec:	f000 f8fa 	bl	8005de4 <_read_r>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	bfab      	itete	ge
 8005bf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bf6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bf8:	181b      	addge	r3, r3, r0
 8005bfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bfe:	bfac      	ite	ge
 8005c00:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c02:	81a3      	strhlt	r3, [r4, #12]
 8005c04:	bd10      	pop	{r4, pc}

08005c06 <__swrite>:
 8005c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	461f      	mov	r7, r3
 8005c0c:	898b      	ldrh	r3, [r1, #12]
 8005c0e:	05db      	lsls	r3, r3, #23
 8005c10:	4605      	mov	r5, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	4616      	mov	r6, r2
 8005c16:	d505      	bpl.n	8005c24 <__swrite+0x1e>
 8005c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f000 f8ce 	bl	8005dc0 <_lseek_r>
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c2e:	81a3      	strh	r3, [r4, #12]
 8005c30:	4632      	mov	r2, r6
 8005c32:	463b      	mov	r3, r7
 8005c34:	4628      	mov	r0, r5
 8005c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3a:	f000 b8e5 	b.w	8005e08 <_write_r>

08005c3e <__sseek>:
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	460c      	mov	r4, r1
 8005c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c46:	f000 f8bb 	bl	8005dc0 <_lseek_r>
 8005c4a:	1c43      	adds	r3, r0, #1
 8005c4c:	89a3      	ldrh	r3, [r4, #12]
 8005c4e:	bf15      	itete	ne
 8005c50:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c5a:	81a3      	strheq	r3, [r4, #12]
 8005c5c:	bf18      	it	ne
 8005c5e:	81a3      	strhne	r3, [r4, #12]
 8005c60:	bd10      	pop	{r4, pc}

08005c62 <__sclose>:
 8005c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c66:	f000 b845 	b.w	8005cf4 <_close_r>

08005c6a <_vsniprintf_r>:
 8005c6a:	b530      	push	{r4, r5, lr}
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	2c00      	cmp	r4, #0
 8005c70:	b09b      	sub	sp, #108	; 0x6c
 8005c72:	4605      	mov	r5, r0
 8005c74:	461a      	mov	r2, r3
 8005c76:	da05      	bge.n	8005c84 <_vsniprintf_r+0x1a>
 8005c78:	238b      	movs	r3, #139	; 0x8b
 8005c7a:	6003      	str	r3, [r0, #0]
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c80:	b01b      	add	sp, #108	; 0x6c
 8005c82:	bd30      	pop	{r4, r5, pc}
 8005c84:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005c88:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005c8c:	bf14      	ite	ne
 8005c8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005c92:	4623      	moveq	r3, r4
 8005c94:	9302      	str	r3, [sp, #8]
 8005c96:	9305      	str	r3, [sp, #20]
 8005c98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c9c:	9100      	str	r1, [sp, #0]
 8005c9e:	9104      	str	r1, [sp, #16]
 8005ca0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005ca4:	4669      	mov	r1, sp
 8005ca6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ca8:	f002 fc1a 	bl	80084e0 <_svfiprintf_r>
 8005cac:	1c43      	adds	r3, r0, #1
 8005cae:	bfbc      	itt	lt
 8005cb0:	238b      	movlt	r3, #139	; 0x8b
 8005cb2:	602b      	strlt	r3, [r5, #0]
 8005cb4:	2c00      	cmp	r4, #0
 8005cb6:	d0e3      	beq.n	8005c80 <_vsniprintf_r+0x16>
 8005cb8:	9b00      	ldr	r3, [sp, #0]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	701a      	strb	r2, [r3, #0]
 8005cbe:	e7df      	b.n	8005c80 <_vsniprintf_r+0x16>

08005cc0 <vsniprintf>:
 8005cc0:	b507      	push	{r0, r1, r2, lr}
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	460a      	mov	r2, r1
 8005cc8:	4601      	mov	r1, r0
 8005cca:	4803      	ldr	r0, [pc, #12]	; (8005cd8 <vsniprintf+0x18>)
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	f7ff ffcc 	bl	8005c6a <_vsniprintf_r>
 8005cd2:	b003      	add	sp, #12
 8005cd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8005cd8:	2000006c 	.word	0x2000006c

08005cdc <memset>:
 8005cdc:	4402      	add	r2, r0
 8005cde:	4603      	mov	r3, r0
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d100      	bne.n	8005ce6 <memset+0xa>
 8005ce4:	4770      	bx	lr
 8005ce6:	f803 1b01 	strb.w	r1, [r3], #1
 8005cea:	e7f9      	b.n	8005ce0 <memset+0x4>

08005cec <_localeconv_r>:
 8005cec:	4800      	ldr	r0, [pc, #0]	; (8005cf0 <_localeconv_r+0x4>)
 8005cee:	4770      	bx	lr
 8005cf0:	20000160 	.word	0x20000160

08005cf4 <_close_r>:
 8005cf4:	b538      	push	{r3, r4, r5, lr}
 8005cf6:	4d06      	ldr	r5, [pc, #24]	; (8005d10 <_close_r+0x1c>)
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	4604      	mov	r4, r0
 8005cfc:	4608      	mov	r0, r1
 8005cfe:	602b      	str	r3, [r5, #0]
 8005d00:	f7fb fcc4 	bl	800168c <_close>
 8005d04:	1c43      	adds	r3, r0, #1
 8005d06:	d102      	bne.n	8005d0e <_close_r+0x1a>
 8005d08:	682b      	ldr	r3, [r5, #0]
 8005d0a:	b103      	cbz	r3, 8005d0e <_close_r+0x1a>
 8005d0c:	6023      	str	r3, [r4, #0]
 8005d0e:	bd38      	pop	{r3, r4, r5, pc}
 8005d10:	20004644 	.word	0x20004644

08005d14 <_reclaim_reent>:
 8005d14:	4b29      	ldr	r3, [pc, #164]	; (8005dbc <_reclaim_reent+0xa8>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4283      	cmp	r3, r0
 8005d1a:	b570      	push	{r4, r5, r6, lr}
 8005d1c:	4604      	mov	r4, r0
 8005d1e:	d04b      	beq.n	8005db8 <_reclaim_reent+0xa4>
 8005d20:	69c3      	ldr	r3, [r0, #28]
 8005d22:	b143      	cbz	r3, 8005d36 <_reclaim_reent+0x22>
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d144      	bne.n	8005db4 <_reclaim_reent+0xa0>
 8005d2a:	69e3      	ldr	r3, [r4, #28]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	b111      	cbz	r1, 8005d36 <_reclaim_reent+0x22>
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 ff37 	bl	8006ba4 <_free_r>
 8005d36:	6961      	ldr	r1, [r4, #20]
 8005d38:	b111      	cbz	r1, 8005d40 <_reclaim_reent+0x2c>
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f000 ff32 	bl	8006ba4 <_free_r>
 8005d40:	69e1      	ldr	r1, [r4, #28]
 8005d42:	b111      	cbz	r1, 8005d4a <_reclaim_reent+0x36>
 8005d44:	4620      	mov	r0, r4
 8005d46:	f000 ff2d 	bl	8006ba4 <_free_r>
 8005d4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005d4c:	b111      	cbz	r1, 8005d54 <_reclaim_reent+0x40>
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f000 ff28 	bl	8006ba4 <_free_r>
 8005d54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d56:	b111      	cbz	r1, 8005d5e <_reclaim_reent+0x4a>
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f000 ff23 	bl	8006ba4 <_free_r>
 8005d5e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005d60:	b111      	cbz	r1, 8005d68 <_reclaim_reent+0x54>
 8005d62:	4620      	mov	r0, r4
 8005d64:	f000 ff1e 	bl	8006ba4 <_free_r>
 8005d68:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005d6a:	b111      	cbz	r1, 8005d72 <_reclaim_reent+0x5e>
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f000 ff19 	bl	8006ba4 <_free_r>
 8005d72:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005d74:	b111      	cbz	r1, 8005d7c <_reclaim_reent+0x68>
 8005d76:	4620      	mov	r0, r4
 8005d78:	f000 ff14 	bl	8006ba4 <_free_r>
 8005d7c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005d7e:	b111      	cbz	r1, 8005d86 <_reclaim_reent+0x72>
 8005d80:	4620      	mov	r0, r4
 8005d82:	f000 ff0f 	bl	8006ba4 <_free_r>
 8005d86:	6a23      	ldr	r3, [r4, #32]
 8005d88:	b1b3      	cbz	r3, 8005db8 <_reclaim_reent+0xa4>
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005d90:	4718      	bx	r3
 8005d92:	5949      	ldr	r1, [r1, r5]
 8005d94:	b941      	cbnz	r1, 8005da8 <_reclaim_reent+0x94>
 8005d96:	3504      	adds	r5, #4
 8005d98:	69e3      	ldr	r3, [r4, #28]
 8005d9a:	2d80      	cmp	r5, #128	; 0x80
 8005d9c:	68d9      	ldr	r1, [r3, #12]
 8005d9e:	d1f8      	bne.n	8005d92 <_reclaim_reent+0x7e>
 8005da0:	4620      	mov	r0, r4
 8005da2:	f000 feff 	bl	8006ba4 <_free_r>
 8005da6:	e7c0      	b.n	8005d2a <_reclaim_reent+0x16>
 8005da8:	680e      	ldr	r6, [r1, #0]
 8005daa:	4620      	mov	r0, r4
 8005dac:	f000 fefa 	bl	8006ba4 <_free_r>
 8005db0:	4631      	mov	r1, r6
 8005db2:	e7ef      	b.n	8005d94 <_reclaim_reent+0x80>
 8005db4:	2500      	movs	r5, #0
 8005db6:	e7ef      	b.n	8005d98 <_reclaim_reent+0x84>
 8005db8:	bd70      	pop	{r4, r5, r6, pc}
 8005dba:	bf00      	nop
 8005dbc:	2000006c 	.word	0x2000006c

08005dc0 <_lseek_r>:
 8005dc0:	b538      	push	{r3, r4, r5, lr}
 8005dc2:	4d07      	ldr	r5, [pc, #28]	; (8005de0 <_lseek_r+0x20>)
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	4608      	mov	r0, r1
 8005dc8:	4611      	mov	r1, r2
 8005dca:	2200      	movs	r2, #0
 8005dcc:	602a      	str	r2, [r5, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f7fb fc66 	bl	80016a0 <_lseek>
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d102      	bne.n	8005dde <_lseek_r+0x1e>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b103      	cbz	r3, 8005dde <_lseek_r+0x1e>
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	20004644 	.word	0x20004644

08005de4 <_read_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	4d07      	ldr	r5, [pc, #28]	; (8005e04 <_read_r+0x20>)
 8005de8:	4604      	mov	r4, r0
 8005dea:	4608      	mov	r0, r1
 8005dec:	4611      	mov	r1, r2
 8005dee:	2200      	movs	r2, #0
 8005df0:	602a      	str	r2, [r5, #0]
 8005df2:	461a      	mov	r2, r3
 8005df4:	f7fb fc2e 	bl	8001654 <_read>
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d102      	bne.n	8005e02 <_read_r+0x1e>
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	b103      	cbz	r3, 8005e02 <_read_r+0x1e>
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	bd38      	pop	{r3, r4, r5, pc}
 8005e04:	20004644 	.word	0x20004644

08005e08 <_write_r>:
 8005e08:	b538      	push	{r3, r4, r5, lr}
 8005e0a:	4d07      	ldr	r5, [pc, #28]	; (8005e28 <_write_r+0x20>)
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	4608      	mov	r0, r1
 8005e10:	4611      	mov	r1, r2
 8005e12:	2200      	movs	r2, #0
 8005e14:	602a      	str	r2, [r5, #0]
 8005e16:	461a      	mov	r2, r3
 8005e18:	f7fb fc2a 	bl	8001670 <_write>
 8005e1c:	1c43      	adds	r3, r0, #1
 8005e1e:	d102      	bne.n	8005e26 <_write_r+0x1e>
 8005e20:	682b      	ldr	r3, [r5, #0]
 8005e22:	b103      	cbz	r3, 8005e26 <_write_r+0x1e>
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	bd38      	pop	{r3, r4, r5, pc}
 8005e28:	20004644 	.word	0x20004644

08005e2c <__errno>:
 8005e2c:	4b01      	ldr	r3, [pc, #4]	; (8005e34 <__errno+0x8>)
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	2000006c 	.word	0x2000006c

08005e38 <__libc_init_array>:
 8005e38:	b570      	push	{r4, r5, r6, lr}
 8005e3a:	4d0d      	ldr	r5, [pc, #52]	; (8005e70 <__libc_init_array+0x38>)
 8005e3c:	4c0d      	ldr	r4, [pc, #52]	; (8005e74 <__libc_init_array+0x3c>)
 8005e3e:	1b64      	subs	r4, r4, r5
 8005e40:	10a4      	asrs	r4, r4, #2
 8005e42:	2600      	movs	r6, #0
 8005e44:	42a6      	cmp	r6, r4
 8005e46:	d109      	bne.n	8005e5c <__libc_init_array+0x24>
 8005e48:	4d0b      	ldr	r5, [pc, #44]	; (8005e78 <__libc_init_array+0x40>)
 8005e4a:	4c0c      	ldr	r4, [pc, #48]	; (8005e7c <__libc_init_array+0x44>)
 8005e4c:	f003 fbd4 	bl	80095f8 <_init>
 8005e50:	1b64      	subs	r4, r4, r5
 8005e52:	10a4      	asrs	r4, r4, #2
 8005e54:	2600      	movs	r6, #0
 8005e56:	42a6      	cmp	r6, r4
 8005e58:	d105      	bne.n	8005e66 <__libc_init_array+0x2e>
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}
 8005e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e60:	4798      	blx	r3
 8005e62:	3601      	adds	r6, #1
 8005e64:	e7ee      	b.n	8005e44 <__libc_init_array+0xc>
 8005e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e6a:	4798      	blx	r3
 8005e6c:	3601      	adds	r6, #1
 8005e6e:	e7f2      	b.n	8005e56 <__libc_init_array+0x1e>
 8005e70:	08009d98 	.word	0x08009d98
 8005e74:	08009d98 	.word	0x08009d98
 8005e78:	08009d98 	.word	0x08009d98
 8005e7c:	08009d9c 	.word	0x08009d9c

08005e80 <__retarget_lock_init_recursive>:
 8005e80:	4770      	bx	lr

08005e82 <__retarget_lock_acquire_recursive>:
 8005e82:	4770      	bx	lr

08005e84 <__retarget_lock_release_recursive>:
 8005e84:	4770      	bx	lr

08005e86 <memcpy>:
 8005e86:	440a      	add	r2, r1
 8005e88:	4291      	cmp	r1, r2
 8005e8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e8e:	d100      	bne.n	8005e92 <memcpy+0xc>
 8005e90:	4770      	bx	lr
 8005e92:	b510      	push	{r4, lr}
 8005e94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e9c:	4291      	cmp	r1, r2
 8005e9e:	d1f9      	bne.n	8005e94 <memcpy+0xe>
 8005ea0:	bd10      	pop	{r4, pc}
	...

08005ea4 <nanf>:
 8005ea4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005eac <nanf+0x8>
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	7fc00000 	.word	0x7fc00000

08005eb0 <quorem>:
 8005eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eb4:	6903      	ldr	r3, [r0, #16]
 8005eb6:	690c      	ldr	r4, [r1, #16]
 8005eb8:	42a3      	cmp	r3, r4
 8005eba:	4607      	mov	r7, r0
 8005ebc:	db7e      	blt.n	8005fbc <quorem+0x10c>
 8005ebe:	3c01      	subs	r4, #1
 8005ec0:	f101 0814 	add.w	r8, r1, #20
 8005ec4:	f100 0514 	add.w	r5, r0, #20
 8005ec8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ecc:	9301      	str	r3, [sp, #4]
 8005ece:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ed2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ede:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ee2:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ee6:	d331      	bcc.n	8005f4c <quorem+0x9c>
 8005ee8:	f04f 0e00 	mov.w	lr, #0
 8005eec:	4640      	mov	r0, r8
 8005eee:	46ac      	mov	ip, r5
 8005ef0:	46f2      	mov	sl, lr
 8005ef2:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ef6:	b293      	uxth	r3, r2
 8005ef8:	fb06 e303 	mla	r3, r6, r3, lr
 8005efc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f00:	0c1a      	lsrs	r2, r3, #16
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	ebaa 0303 	sub.w	r3, sl, r3
 8005f08:	f8dc a000 	ldr.w	sl, [ip]
 8005f0c:	fa13 f38a 	uxtah	r3, r3, sl
 8005f10:	fb06 220e 	mla	r2, r6, lr, r2
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	9b00      	ldr	r3, [sp, #0]
 8005f18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f1c:	b292      	uxth	r2, r2
 8005f1e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f26:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f2a:	4581      	cmp	r9, r0
 8005f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f30:	f84c 3b04 	str.w	r3, [ip], #4
 8005f34:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f38:	d2db      	bcs.n	8005ef2 <quorem+0x42>
 8005f3a:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f3e:	b92b      	cbnz	r3, 8005f4c <quorem+0x9c>
 8005f40:	9b01      	ldr	r3, [sp, #4]
 8005f42:	3b04      	subs	r3, #4
 8005f44:	429d      	cmp	r5, r3
 8005f46:	461a      	mov	r2, r3
 8005f48:	d32c      	bcc.n	8005fa4 <quorem+0xf4>
 8005f4a:	613c      	str	r4, [r7, #16]
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f001 f9ef 	bl	8007330 <__mcmp>
 8005f52:	2800      	cmp	r0, #0
 8005f54:	db22      	blt.n	8005f9c <quorem+0xec>
 8005f56:	3601      	adds	r6, #1
 8005f58:	4629      	mov	r1, r5
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f60:	f8d1 c000 	ldr.w	ip, [r1]
 8005f64:	b293      	uxth	r3, r2
 8005f66:	1ac3      	subs	r3, r0, r3
 8005f68:	0c12      	lsrs	r2, r2, #16
 8005f6a:	fa13 f38c 	uxtah	r3, r3, ip
 8005f6e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005f72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f7c:	45c1      	cmp	r9, r8
 8005f7e:	f841 3b04 	str.w	r3, [r1], #4
 8005f82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f86:	d2e9      	bcs.n	8005f5c <quorem+0xac>
 8005f88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f90:	b922      	cbnz	r2, 8005f9c <quorem+0xec>
 8005f92:	3b04      	subs	r3, #4
 8005f94:	429d      	cmp	r5, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	d30a      	bcc.n	8005fb0 <quorem+0x100>
 8005f9a:	613c      	str	r4, [r7, #16]
 8005f9c:	4630      	mov	r0, r6
 8005f9e:	b003      	add	sp, #12
 8005fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	3b04      	subs	r3, #4
 8005fa8:	2a00      	cmp	r2, #0
 8005faa:	d1ce      	bne.n	8005f4a <quorem+0x9a>
 8005fac:	3c01      	subs	r4, #1
 8005fae:	e7c9      	b.n	8005f44 <quorem+0x94>
 8005fb0:	6812      	ldr	r2, [r2, #0]
 8005fb2:	3b04      	subs	r3, #4
 8005fb4:	2a00      	cmp	r2, #0
 8005fb6:	d1f0      	bne.n	8005f9a <quorem+0xea>
 8005fb8:	3c01      	subs	r4, #1
 8005fba:	e7eb      	b.n	8005f94 <quorem+0xe4>
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	e7ee      	b.n	8005f9e <quorem+0xee>

08005fc0 <_dtoa_r>:
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	ed2d 8b04 	vpush	{d8-d9}
 8005fc8:	69c5      	ldr	r5, [r0, #28]
 8005fca:	b093      	sub	sp, #76	; 0x4c
 8005fcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005fd0:	ec57 6b10 	vmov	r6, r7, d0
 8005fd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005fd8:	9107      	str	r1, [sp, #28]
 8005fda:	4604      	mov	r4, r0
 8005fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8005fde:	930d      	str	r3, [sp, #52]	; 0x34
 8005fe0:	b975      	cbnz	r5, 8006000 <_dtoa_r+0x40>
 8005fe2:	2010      	movs	r0, #16
 8005fe4:	f000 fe2a 	bl	8006c3c <malloc>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	61e0      	str	r0, [r4, #28]
 8005fec:	b920      	cbnz	r0, 8005ff8 <_dtoa_r+0x38>
 8005fee:	4bae      	ldr	r3, [pc, #696]	; (80062a8 <_dtoa_r+0x2e8>)
 8005ff0:	21ef      	movs	r1, #239	; 0xef
 8005ff2:	48ae      	ldr	r0, [pc, #696]	; (80062ac <_dtoa_r+0x2ec>)
 8005ff4:	f002 fc64 	bl	80088c0 <__assert_func>
 8005ff8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ffc:	6005      	str	r5, [r0, #0]
 8005ffe:	60c5      	str	r5, [r0, #12]
 8006000:	69e3      	ldr	r3, [r4, #28]
 8006002:	6819      	ldr	r1, [r3, #0]
 8006004:	b151      	cbz	r1, 800601c <_dtoa_r+0x5c>
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	604a      	str	r2, [r1, #4]
 800600a:	2301      	movs	r3, #1
 800600c:	4093      	lsls	r3, r2
 800600e:	608b      	str	r3, [r1, #8]
 8006010:	4620      	mov	r0, r4
 8006012:	f000 ff07 	bl	8006e24 <_Bfree>
 8006016:	69e3      	ldr	r3, [r4, #28]
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	1e3b      	subs	r3, r7, #0
 800601e:	bfbb      	ittet	lt
 8006020:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006024:	9303      	strlt	r3, [sp, #12]
 8006026:	2300      	movge	r3, #0
 8006028:	2201      	movlt	r2, #1
 800602a:	bfac      	ite	ge
 800602c:	f8c8 3000 	strge.w	r3, [r8]
 8006030:	f8c8 2000 	strlt.w	r2, [r8]
 8006034:	4b9e      	ldr	r3, [pc, #632]	; (80062b0 <_dtoa_r+0x2f0>)
 8006036:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800603a:	ea33 0308 	bics.w	r3, r3, r8
 800603e:	d11b      	bne.n	8006078 <_dtoa_r+0xb8>
 8006040:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006042:	f242 730f 	movw	r3, #9999	; 0x270f
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800604c:	4333      	orrs	r3, r6
 800604e:	f000 8593 	beq.w	8006b78 <_dtoa_r+0xbb8>
 8006052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006054:	b963      	cbnz	r3, 8006070 <_dtoa_r+0xb0>
 8006056:	4b97      	ldr	r3, [pc, #604]	; (80062b4 <_dtoa_r+0x2f4>)
 8006058:	e027      	b.n	80060aa <_dtoa_r+0xea>
 800605a:	4b97      	ldr	r3, [pc, #604]	; (80062b8 <_dtoa_r+0x2f8>)
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	3308      	adds	r3, #8
 8006060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006062:	6013      	str	r3, [r2, #0]
 8006064:	9800      	ldr	r0, [sp, #0]
 8006066:	b013      	add	sp, #76	; 0x4c
 8006068:	ecbd 8b04 	vpop	{d8-d9}
 800606c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006070:	4b90      	ldr	r3, [pc, #576]	; (80062b4 <_dtoa_r+0x2f4>)
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	3303      	adds	r3, #3
 8006076:	e7f3      	b.n	8006060 <_dtoa_r+0xa0>
 8006078:	ed9d 7b02 	vldr	d7, [sp, #8]
 800607c:	2200      	movs	r2, #0
 800607e:	ec51 0b17 	vmov	r0, r1, d7
 8006082:	eeb0 8a47 	vmov.f32	s16, s14
 8006086:	eef0 8a67 	vmov.f32	s17, s15
 800608a:	2300      	movs	r3, #0
 800608c:	f7fa fd24 	bl	8000ad8 <__aeabi_dcmpeq>
 8006090:	4681      	mov	r9, r0
 8006092:	b160      	cbz	r0, 80060ae <_dtoa_r+0xee>
 8006094:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006096:	2301      	movs	r3, #1
 8006098:	6013      	str	r3, [r2, #0]
 800609a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800609c:	2b00      	cmp	r3, #0
 800609e:	f000 8568 	beq.w	8006b72 <_dtoa_r+0xbb2>
 80060a2:	4b86      	ldr	r3, [pc, #536]	; (80062bc <_dtoa_r+0x2fc>)
 80060a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	3b01      	subs	r3, #1
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	e7da      	b.n	8006064 <_dtoa_r+0xa4>
 80060ae:	aa10      	add	r2, sp, #64	; 0x40
 80060b0:	a911      	add	r1, sp, #68	; 0x44
 80060b2:	4620      	mov	r0, r4
 80060b4:	eeb0 0a48 	vmov.f32	s0, s16
 80060b8:	eef0 0a68 	vmov.f32	s1, s17
 80060bc:	f001 fa4e 	bl	800755c <__d2b>
 80060c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80060c4:	4682      	mov	sl, r0
 80060c6:	2d00      	cmp	r5, #0
 80060c8:	d07f      	beq.n	80061ca <_dtoa_r+0x20a>
 80060ca:	ee18 3a90 	vmov	r3, s17
 80060ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80060d6:	ec51 0b18 	vmov	r0, r1, d8
 80060da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80060de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80060e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80060e6:	4619      	mov	r1, r3
 80060e8:	2200      	movs	r2, #0
 80060ea:	4b75      	ldr	r3, [pc, #468]	; (80062c0 <_dtoa_r+0x300>)
 80060ec:	f7fa f8d4 	bl	8000298 <__aeabi_dsub>
 80060f0:	a367      	add	r3, pc, #412	; (adr r3, 8006290 <_dtoa_r+0x2d0>)
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f7fa fa87 	bl	8000608 <__aeabi_dmul>
 80060fa:	a367      	add	r3, pc, #412	; (adr r3, 8006298 <_dtoa_r+0x2d8>)
 80060fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006100:	f7fa f8cc 	bl	800029c <__adddf3>
 8006104:	4606      	mov	r6, r0
 8006106:	4628      	mov	r0, r5
 8006108:	460f      	mov	r7, r1
 800610a:	f7fa fa13 	bl	8000534 <__aeabi_i2d>
 800610e:	a364      	add	r3, pc, #400	; (adr r3, 80062a0 <_dtoa_r+0x2e0>)
 8006110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006114:	f7fa fa78 	bl	8000608 <__aeabi_dmul>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4630      	mov	r0, r6
 800611e:	4639      	mov	r1, r7
 8006120:	f7fa f8bc 	bl	800029c <__adddf3>
 8006124:	4606      	mov	r6, r0
 8006126:	460f      	mov	r7, r1
 8006128:	f7fa fd1e 	bl	8000b68 <__aeabi_d2iz>
 800612c:	2200      	movs	r2, #0
 800612e:	4683      	mov	fp, r0
 8006130:	2300      	movs	r3, #0
 8006132:	4630      	mov	r0, r6
 8006134:	4639      	mov	r1, r7
 8006136:	f7fa fcd9 	bl	8000aec <__aeabi_dcmplt>
 800613a:	b148      	cbz	r0, 8006150 <_dtoa_r+0x190>
 800613c:	4658      	mov	r0, fp
 800613e:	f7fa f9f9 	bl	8000534 <__aeabi_i2d>
 8006142:	4632      	mov	r2, r6
 8006144:	463b      	mov	r3, r7
 8006146:	f7fa fcc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800614a:	b908      	cbnz	r0, 8006150 <_dtoa_r+0x190>
 800614c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006150:	f1bb 0f16 	cmp.w	fp, #22
 8006154:	d857      	bhi.n	8006206 <_dtoa_r+0x246>
 8006156:	4b5b      	ldr	r3, [pc, #364]	; (80062c4 <_dtoa_r+0x304>)
 8006158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800615c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006160:	ec51 0b18 	vmov	r0, r1, d8
 8006164:	f7fa fcc2 	bl	8000aec <__aeabi_dcmplt>
 8006168:	2800      	cmp	r0, #0
 800616a:	d04e      	beq.n	800620a <_dtoa_r+0x24a>
 800616c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006170:	2300      	movs	r3, #0
 8006172:	930c      	str	r3, [sp, #48]	; 0x30
 8006174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006176:	1b5b      	subs	r3, r3, r5
 8006178:	1e5a      	subs	r2, r3, #1
 800617a:	bf45      	ittet	mi
 800617c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006180:	9305      	strmi	r3, [sp, #20]
 8006182:	2300      	movpl	r3, #0
 8006184:	2300      	movmi	r3, #0
 8006186:	9206      	str	r2, [sp, #24]
 8006188:	bf54      	ite	pl
 800618a:	9305      	strpl	r3, [sp, #20]
 800618c:	9306      	strmi	r3, [sp, #24]
 800618e:	f1bb 0f00 	cmp.w	fp, #0
 8006192:	db3c      	blt.n	800620e <_dtoa_r+0x24e>
 8006194:	9b06      	ldr	r3, [sp, #24]
 8006196:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800619a:	445b      	add	r3, fp
 800619c:	9306      	str	r3, [sp, #24]
 800619e:	2300      	movs	r3, #0
 80061a0:	9308      	str	r3, [sp, #32]
 80061a2:	9b07      	ldr	r3, [sp, #28]
 80061a4:	2b09      	cmp	r3, #9
 80061a6:	d868      	bhi.n	800627a <_dtoa_r+0x2ba>
 80061a8:	2b05      	cmp	r3, #5
 80061aa:	bfc4      	itt	gt
 80061ac:	3b04      	subgt	r3, #4
 80061ae:	9307      	strgt	r3, [sp, #28]
 80061b0:	9b07      	ldr	r3, [sp, #28]
 80061b2:	f1a3 0302 	sub.w	r3, r3, #2
 80061b6:	bfcc      	ite	gt
 80061b8:	2500      	movgt	r5, #0
 80061ba:	2501      	movle	r5, #1
 80061bc:	2b03      	cmp	r3, #3
 80061be:	f200 8085 	bhi.w	80062cc <_dtoa_r+0x30c>
 80061c2:	e8df f003 	tbb	[pc, r3]
 80061c6:	3b2e      	.short	0x3b2e
 80061c8:	5839      	.short	0x5839
 80061ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80061ce:	441d      	add	r5, r3
 80061d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80061d4:	2b20      	cmp	r3, #32
 80061d6:	bfc1      	itttt	gt
 80061d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80061dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80061e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80061e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80061e8:	bfd6      	itet	le
 80061ea:	f1c3 0320 	rsble	r3, r3, #32
 80061ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80061f2:	fa06 f003 	lslle.w	r0, r6, r3
 80061f6:	f7fa f98d 	bl	8000514 <__aeabi_ui2d>
 80061fa:	2201      	movs	r2, #1
 80061fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006200:	3d01      	subs	r5, #1
 8006202:	920e      	str	r2, [sp, #56]	; 0x38
 8006204:	e76f      	b.n	80060e6 <_dtoa_r+0x126>
 8006206:	2301      	movs	r3, #1
 8006208:	e7b3      	b.n	8006172 <_dtoa_r+0x1b2>
 800620a:	900c      	str	r0, [sp, #48]	; 0x30
 800620c:	e7b2      	b.n	8006174 <_dtoa_r+0x1b4>
 800620e:	9b05      	ldr	r3, [sp, #20]
 8006210:	eba3 030b 	sub.w	r3, r3, fp
 8006214:	9305      	str	r3, [sp, #20]
 8006216:	f1cb 0300 	rsb	r3, fp, #0
 800621a:	9308      	str	r3, [sp, #32]
 800621c:	2300      	movs	r3, #0
 800621e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006220:	e7bf      	b.n	80061a2 <_dtoa_r+0x1e2>
 8006222:	2300      	movs	r3, #0
 8006224:	9309      	str	r3, [sp, #36]	; 0x24
 8006226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006228:	2b00      	cmp	r3, #0
 800622a:	dc52      	bgt.n	80062d2 <_dtoa_r+0x312>
 800622c:	2301      	movs	r3, #1
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	9304      	str	r3, [sp, #16]
 8006232:	461a      	mov	r2, r3
 8006234:	920a      	str	r2, [sp, #40]	; 0x28
 8006236:	e00b      	b.n	8006250 <_dtoa_r+0x290>
 8006238:	2301      	movs	r3, #1
 800623a:	e7f3      	b.n	8006224 <_dtoa_r+0x264>
 800623c:	2300      	movs	r3, #0
 800623e:	9309      	str	r3, [sp, #36]	; 0x24
 8006240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006242:	445b      	add	r3, fp
 8006244:	9301      	str	r3, [sp, #4]
 8006246:	3301      	adds	r3, #1
 8006248:	2b01      	cmp	r3, #1
 800624a:	9304      	str	r3, [sp, #16]
 800624c:	bfb8      	it	lt
 800624e:	2301      	movlt	r3, #1
 8006250:	69e0      	ldr	r0, [r4, #28]
 8006252:	2100      	movs	r1, #0
 8006254:	2204      	movs	r2, #4
 8006256:	f102 0614 	add.w	r6, r2, #20
 800625a:	429e      	cmp	r6, r3
 800625c:	d93d      	bls.n	80062da <_dtoa_r+0x31a>
 800625e:	6041      	str	r1, [r0, #4]
 8006260:	4620      	mov	r0, r4
 8006262:	f000 fd9f 	bl	8006da4 <_Balloc>
 8006266:	9000      	str	r0, [sp, #0]
 8006268:	2800      	cmp	r0, #0
 800626a:	d139      	bne.n	80062e0 <_dtoa_r+0x320>
 800626c:	4b16      	ldr	r3, [pc, #88]	; (80062c8 <_dtoa_r+0x308>)
 800626e:	4602      	mov	r2, r0
 8006270:	f240 11af 	movw	r1, #431	; 0x1af
 8006274:	e6bd      	b.n	8005ff2 <_dtoa_r+0x32>
 8006276:	2301      	movs	r3, #1
 8006278:	e7e1      	b.n	800623e <_dtoa_r+0x27e>
 800627a:	2501      	movs	r5, #1
 800627c:	2300      	movs	r3, #0
 800627e:	9307      	str	r3, [sp, #28]
 8006280:	9509      	str	r5, [sp, #36]	; 0x24
 8006282:	f04f 33ff 	mov.w	r3, #4294967295
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	9304      	str	r3, [sp, #16]
 800628a:	2200      	movs	r2, #0
 800628c:	2312      	movs	r3, #18
 800628e:	e7d1      	b.n	8006234 <_dtoa_r+0x274>
 8006290:	636f4361 	.word	0x636f4361
 8006294:	3fd287a7 	.word	0x3fd287a7
 8006298:	8b60c8b3 	.word	0x8b60c8b3
 800629c:	3fc68a28 	.word	0x3fc68a28
 80062a0:	509f79fb 	.word	0x509f79fb
 80062a4:	3fd34413 	.word	0x3fd34413
 80062a8:	080099aa 	.word	0x080099aa
 80062ac:	080099c1 	.word	0x080099c1
 80062b0:	7ff00000 	.word	0x7ff00000
 80062b4:	080099a6 	.word	0x080099a6
 80062b8:	0800999d 	.word	0x0800999d
 80062bc:	08009975 	.word	0x08009975
 80062c0:	3ff80000 	.word	0x3ff80000
 80062c4:	08009ab0 	.word	0x08009ab0
 80062c8:	08009a19 	.word	0x08009a19
 80062cc:	2301      	movs	r3, #1
 80062ce:	9309      	str	r3, [sp, #36]	; 0x24
 80062d0:	e7d7      	b.n	8006282 <_dtoa_r+0x2c2>
 80062d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062d4:	9301      	str	r3, [sp, #4]
 80062d6:	9304      	str	r3, [sp, #16]
 80062d8:	e7ba      	b.n	8006250 <_dtoa_r+0x290>
 80062da:	3101      	adds	r1, #1
 80062dc:	0052      	lsls	r2, r2, #1
 80062de:	e7ba      	b.n	8006256 <_dtoa_r+0x296>
 80062e0:	69e3      	ldr	r3, [r4, #28]
 80062e2:	9a00      	ldr	r2, [sp, #0]
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	9b04      	ldr	r3, [sp, #16]
 80062e8:	2b0e      	cmp	r3, #14
 80062ea:	f200 80a8 	bhi.w	800643e <_dtoa_r+0x47e>
 80062ee:	2d00      	cmp	r5, #0
 80062f0:	f000 80a5 	beq.w	800643e <_dtoa_r+0x47e>
 80062f4:	f1bb 0f00 	cmp.w	fp, #0
 80062f8:	dd38      	ble.n	800636c <_dtoa_r+0x3ac>
 80062fa:	4bc0      	ldr	r3, [pc, #768]	; (80065fc <_dtoa_r+0x63c>)
 80062fc:	f00b 020f 	and.w	r2, fp, #15
 8006300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006304:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006308:	e9d3 6700 	ldrd	r6, r7, [r3]
 800630c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006310:	d019      	beq.n	8006346 <_dtoa_r+0x386>
 8006312:	4bbb      	ldr	r3, [pc, #748]	; (8006600 <_dtoa_r+0x640>)
 8006314:	ec51 0b18 	vmov	r0, r1, d8
 8006318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800631c:	f7fa fa9e 	bl	800085c <__aeabi_ddiv>
 8006320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006324:	f008 080f 	and.w	r8, r8, #15
 8006328:	2503      	movs	r5, #3
 800632a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006600 <_dtoa_r+0x640>
 800632e:	f1b8 0f00 	cmp.w	r8, #0
 8006332:	d10a      	bne.n	800634a <_dtoa_r+0x38a>
 8006334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006338:	4632      	mov	r2, r6
 800633a:	463b      	mov	r3, r7
 800633c:	f7fa fa8e 	bl	800085c <__aeabi_ddiv>
 8006340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006344:	e02b      	b.n	800639e <_dtoa_r+0x3de>
 8006346:	2502      	movs	r5, #2
 8006348:	e7ef      	b.n	800632a <_dtoa_r+0x36a>
 800634a:	f018 0f01 	tst.w	r8, #1
 800634e:	d008      	beq.n	8006362 <_dtoa_r+0x3a2>
 8006350:	4630      	mov	r0, r6
 8006352:	4639      	mov	r1, r7
 8006354:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006358:	f7fa f956 	bl	8000608 <__aeabi_dmul>
 800635c:	3501      	adds	r5, #1
 800635e:	4606      	mov	r6, r0
 8006360:	460f      	mov	r7, r1
 8006362:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006366:	f109 0908 	add.w	r9, r9, #8
 800636a:	e7e0      	b.n	800632e <_dtoa_r+0x36e>
 800636c:	f000 809f 	beq.w	80064ae <_dtoa_r+0x4ee>
 8006370:	f1cb 0600 	rsb	r6, fp, #0
 8006374:	4ba1      	ldr	r3, [pc, #644]	; (80065fc <_dtoa_r+0x63c>)
 8006376:	4fa2      	ldr	r7, [pc, #648]	; (8006600 <_dtoa_r+0x640>)
 8006378:	f006 020f 	and.w	r2, r6, #15
 800637c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	ec51 0b18 	vmov	r0, r1, d8
 8006388:	f7fa f93e 	bl	8000608 <__aeabi_dmul>
 800638c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006390:	1136      	asrs	r6, r6, #4
 8006392:	2300      	movs	r3, #0
 8006394:	2502      	movs	r5, #2
 8006396:	2e00      	cmp	r6, #0
 8006398:	d17e      	bne.n	8006498 <_dtoa_r+0x4d8>
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1d0      	bne.n	8006340 <_dtoa_r+0x380>
 800639e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 8084 	beq.w	80064b2 <_dtoa_r+0x4f2>
 80063aa:	4b96      	ldr	r3, [pc, #600]	; (8006604 <_dtoa_r+0x644>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	4640      	mov	r0, r8
 80063b0:	4649      	mov	r1, r9
 80063b2:	f7fa fb9b 	bl	8000aec <__aeabi_dcmplt>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	d07b      	beq.n	80064b2 <_dtoa_r+0x4f2>
 80063ba:	9b04      	ldr	r3, [sp, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d078      	beq.n	80064b2 <_dtoa_r+0x4f2>
 80063c0:	9b01      	ldr	r3, [sp, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	dd39      	ble.n	800643a <_dtoa_r+0x47a>
 80063c6:	4b90      	ldr	r3, [pc, #576]	; (8006608 <_dtoa_r+0x648>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	4640      	mov	r0, r8
 80063cc:	4649      	mov	r1, r9
 80063ce:	f7fa f91b 	bl	8000608 <__aeabi_dmul>
 80063d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d6:	9e01      	ldr	r6, [sp, #4]
 80063d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80063dc:	3501      	adds	r5, #1
 80063de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80063e2:	4628      	mov	r0, r5
 80063e4:	f7fa f8a6 	bl	8000534 <__aeabi_i2d>
 80063e8:	4642      	mov	r2, r8
 80063ea:	464b      	mov	r3, r9
 80063ec:	f7fa f90c 	bl	8000608 <__aeabi_dmul>
 80063f0:	4b86      	ldr	r3, [pc, #536]	; (800660c <_dtoa_r+0x64c>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	f7f9 ff52 	bl	800029c <__adddf3>
 80063f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80063fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006400:	9303      	str	r3, [sp, #12]
 8006402:	2e00      	cmp	r6, #0
 8006404:	d158      	bne.n	80064b8 <_dtoa_r+0x4f8>
 8006406:	4b82      	ldr	r3, [pc, #520]	; (8006610 <_dtoa_r+0x650>)
 8006408:	2200      	movs	r2, #0
 800640a:	4640      	mov	r0, r8
 800640c:	4649      	mov	r1, r9
 800640e:	f7f9 ff43 	bl	8000298 <__aeabi_dsub>
 8006412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006416:	4680      	mov	r8, r0
 8006418:	4689      	mov	r9, r1
 800641a:	f7fa fb85 	bl	8000b28 <__aeabi_dcmpgt>
 800641e:	2800      	cmp	r0, #0
 8006420:	f040 8296 	bne.w	8006950 <_dtoa_r+0x990>
 8006424:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006428:	4640      	mov	r0, r8
 800642a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800642e:	4649      	mov	r1, r9
 8006430:	f7fa fb5c 	bl	8000aec <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 8289 	bne.w	800694c <_dtoa_r+0x98c>
 800643a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800643e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006440:	2b00      	cmp	r3, #0
 8006442:	f2c0 814e 	blt.w	80066e2 <_dtoa_r+0x722>
 8006446:	f1bb 0f0e 	cmp.w	fp, #14
 800644a:	f300 814a 	bgt.w	80066e2 <_dtoa_r+0x722>
 800644e:	4b6b      	ldr	r3, [pc, #428]	; (80065fc <_dtoa_r+0x63c>)
 8006450:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006454:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800645a:	2b00      	cmp	r3, #0
 800645c:	f280 80dc 	bge.w	8006618 <_dtoa_r+0x658>
 8006460:	9b04      	ldr	r3, [sp, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	f300 80d8 	bgt.w	8006618 <_dtoa_r+0x658>
 8006468:	f040 826f 	bne.w	800694a <_dtoa_r+0x98a>
 800646c:	4b68      	ldr	r3, [pc, #416]	; (8006610 <_dtoa_r+0x650>)
 800646e:	2200      	movs	r2, #0
 8006470:	4640      	mov	r0, r8
 8006472:	4649      	mov	r1, r9
 8006474:	f7fa f8c8 	bl	8000608 <__aeabi_dmul>
 8006478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800647c:	f7fa fb4a 	bl	8000b14 <__aeabi_dcmpge>
 8006480:	9e04      	ldr	r6, [sp, #16]
 8006482:	4637      	mov	r7, r6
 8006484:	2800      	cmp	r0, #0
 8006486:	f040 8245 	bne.w	8006914 <_dtoa_r+0x954>
 800648a:	9d00      	ldr	r5, [sp, #0]
 800648c:	2331      	movs	r3, #49	; 0x31
 800648e:	f805 3b01 	strb.w	r3, [r5], #1
 8006492:	f10b 0b01 	add.w	fp, fp, #1
 8006496:	e241      	b.n	800691c <_dtoa_r+0x95c>
 8006498:	07f2      	lsls	r2, r6, #31
 800649a:	d505      	bpl.n	80064a8 <_dtoa_r+0x4e8>
 800649c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064a0:	f7fa f8b2 	bl	8000608 <__aeabi_dmul>
 80064a4:	3501      	adds	r5, #1
 80064a6:	2301      	movs	r3, #1
 80064a8:	1076      	asrs	r6, r6, #1
 80064aa:	3708      	adds	r7, #8
 80064ac:	e773      	b.n	8006396 <_dtoa_r+0x3d6>
 80064ae:	2502      	movs	r5, #2
 80064b0:	e775      	b.n	800639e <_dtoa_r+0x3de>
 80064b2:	9e04      	ldr	r6, [sp, #16]
 80064b4:	465f      	mov	r7, fp
 80064b6:	e792      	b.n	80063de <_dtoa_r+0x41e>
 80064b8:	9900      	ldr	r1, [sp, #0]
 80064ba:	4b50      	ldr	r3, [pc, #320]	; (80065fc <_dtoa_r+0x63c>)
 80064bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064c0:	4431      	add	r1, r6
 80064c2:	9102      	str	r1, [sp, #8]
 80064c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064c6:	eeb0 9a47 	vmov.f32	s18, s14
 80064ca:	eef0 9a67 	vmov.f32	s19, s15
 80064ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80064d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064d6:	2900      	cmp	r1, #0
 80064d8:	d044      	beq.n	8006564 <_dtoa_r+0x5a4>
 80064da:	494e      	ldr	r1, [pc, #312]	; (8006614 <_dtoa_r+0x654>)
 80064dc:	2000      	movs	r0, #0
 80064de:	f7fa f9bd 	bl	800085c <__aeabi_ddiv>
 80064e2:	ec53 2b19 	vmov	r2, r3, d9
 80064e6:	f7f9 fed7 	bl	8000298 <__aeabi_dsub>
 80064ea:	9d00      	ldr	r5, [sp, #0]
 80064ec:	ec41 0b19 	vmov	d9, r0, r1
 80064f0:	4649      	mov	r1, r9
 80064f2:	4640      	mov	r0, r8
 80064f4:	f7fa fb38 	bl	8000b68 <__aeabi_d2iz>
 80064f8:	4606      	mov	r6, r0
 80064fa:	f7fa f81b 	bl	8000534 <__aeabi_i2d>
 80064fe:	4602      	mov	r2, r0
 8006500:	460b      	mov	r3, r1
 8006502:	4640      	mov	r0, r8
 8006504:	4649      	mov	r1, r9
 8006506:	f7f9 fec7 	bl	8000298 <__aeabi_dsub>
 800650a:	3630      	adds	r6, #48	; 0x30
 800650c:	f805 6b01 	strb.w	r6, [r5], #1
 8006510:	ec53 2b19 	vmov	r2, r3, d9
 8006514:	4680      	mov	r8, r0
 8006516:	4689      	mov	r9, r1
 8006518:	f7fa fae8 	bl	8000aec <__aeabi_dcmplt>
 800651c:	2800      	cmp	r0, #0
 800651e:	d164      	bne.n	80065ea <_dtoa_r+0x62a>
 8006520:	4642      	mov	r2, r8
 8006522:	464b      	mov	r3, r9
 8006524:	4937      	ldr	r1, [pc, #220]	; (8006604 <_dtoa_r+0x644>)
 8006526:	2000      	movs	r0, #0
 8006528:	f7f9 feb6 	bl	8000298 <__aeabi_dsub>
 800652c:	ec53 2b19 	vmov	r2, r3, d9
 8006530:	f7fa fadc 	bl	8000aec <__aeabi_dcmplt>
 8006534:	2800      	cmp	r0, #0
 8006536:	f040 80b6 	bne.w	80066a6 <_dtoa_r+0x6e6>
 800653a:	9b02      	ldr	r3, [sp, #8]
 800653c:	429d      	cmp	r5, r3
 800653e:	f43f af7c 	beq.w	800643a <_dtoa_r+0x47a>
 8006542:	4b31      	ldr	r3, [pc, #196]	; (8006608 <_dtoa_r+0x648>)
 8006544:	ec51 0b19 	vmov	r0, r1, d9
 8006548:	2200      	movs	r2, #0
 800654a:	f7fa f85d 	bl	8000608 <__aeabi_dmul>
 800654e:	4b2e      	ldr	r3, [pc, #184]	; (8006608 <_dtoa_r+0x648>)
 8006550:	ec41 0b19 	vmov	d9, r0, r1
 8006554:	2200      	movs	r2, #0
 8006556:	4640      	mov	r0, r8
 8006558:	4649      	mov	r1, r9
 800655a:	f7fa f855 	bl	8000608 <__aeabi_dmul>
 800655e:	4680      	mov	r8, r0
 8006560:	4689      	mov	r9, r1
 8006562:	e7c5      	b.n	80064f0 <_dtoa_r+0x530>
 8006564:	ec51 0b17 	vmov	r0, r1, d7
 8006568:	f7fa f84e 	bl	8000608 <__aeabi_dmul>
 800656c:	9b02      	ldr	r3, [sp, #8]
 800656e:	9d00      	ldr	r5, [sp, #0]
 8006570:	930f      	str	r3, [sp, #60]	; 0x3c
 8006572:	ec41 0b19 	vmov	d9, r0, r1
 8006576:	4649      	mov	r1, r9
 8006578:	4640      	mov	r0, r8
 800657a:	f7fa faf5 	bl	8000b68 <__aeabi_d2iz>
 800657e:	4606      	mov	r6, r0
 8006580:	f7f9 ffd8 	bl	8000534 <__aeabi_i2d>
 8006584:	3630      	adds	r6, #48	; 0x30
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4640      	mov	r0, r8
 800658c:	4649      	mov	r1, r9
 800658e:	f7f9 fe83 	bl	8000298 <__aeabi_dsub>
 8006592:	f805 6b01 	strb.w	r6, [r5], #1
 8006596:	9b02      	ldr	r3, [sp, #8]
 8006598:	429d      	cmp	r5, r3
 800659a:	4680      	mov	r8, r0
 800659c:	4689      	mov	r9, r1
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	d124      	bne.n	80065ee <_dtoa_r+0x62e>
 80065a4:	4b1b      	ldr	r3, [pc, #108]	; (8006614 <_dtoa_r+0x654>)
 80065a6:	ec51 0b19 	vmov	r0, r1, d9
 80065aa:	f7f9 fe77 	bl	800029c <__adddf3>
 80065ae:	4602      	mov	r2, r0
 80065b0:	460b      	mov	r3, r1
 80065b2:	4640      	mov	r0, r8
 80065b4:	4649      	mov	r1, r9
 80065b6:	f7fa fab7 	bl	8000b28 <__aeabi_dcmpgt>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d173      	bne.n	80066a6 <_dtoa_r+0x6e6>
 80065be:	ec53 2b19 	vmov	r2, r3, d9
 80065c2:	4914      	ldr	r1, [pc, #80]	; (8006614 <_dtoa_r+0x654>)
 80065c4:	2000      	movs	r0, #0
 80065c6:	f7f9 fe67 	bl	8000298 <__aeabi_dsub>
 80065ca:	4602      	mov	r2, r0
 80065cc:	460b      	mov	r3, r1
 80065ce:	4640      	mov	r0, r8
 80065d0:	4649      	mov	r1, r9
 80065d2:	f7fa fa8b 	bl	8000aec <__aeabi_dcmplt>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	f43f af2f 	beq.w	800643a <_dtoa_r+0x47a>
 80065dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80065de:	1e6b      	subs	r3, r5, #1
 80065e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80065e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80065e6:	2b30      	cmp	r3, #48	; 0x30
 80065e8:	d0f8      	beq.n	80065dc <_dtoa_r+0x61c>
 80065ea:	46bb      	mov	fp, r7
 80065ec:	e04a      	b.n	8006684 <_dtoa_r+0x6c4>
 80065ee:	4b06      	ldr	r3, [pc, #24]	; (8006608 <_dtoa_r+0x648>)
 80065f0:	f7fa f80a 	bl	8000608 <__aeabi_dmul>
 80065f4:	4680      	mov	r8, r0
 80065f6:	4689      	mov	r9, r1
 80065f8:	e7bd      	b.n	8006576 <_dtoa_r+0x5b6>
 80065fa:	bf00      	nop
 80065fc:	08009ab0 	.word	0x08009ab0
 8006600:	08009a88 	.word	0x08009a88
 8006604:	3ff00000 	.word	0x3ff00000
 8006608:	40240000 	.word	0x40240000
 800660c:	401c0000 	.word	0x401c0000
 8006610:	40140000 	.word	0x40140000
 8006614:	3fe00000 	.word	0x3fe00000
 8006618:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800661c:	9d00      	ldr	r5, [sp, #0]
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	4630      	mov	r0, r6
 8006624:	4639      	mov	r1, r7
 8006626:	f7fa f919 	bl	800085c <__aeabi_ddiv>
 800662a:	f7fa fa9d 	bl	8000b68 <__aeabi_d2iz>
 800662e:	9001      	str	r0, [sp, #4]
 8006630:	f7f9 ff80 	bl	8000534 <__aeabi_i2d>
 8006634:	4642      	mov	r2, r8
 8006636:	464b      	mov	r3, r9
 8006638:	f7f9 ffe6 	bl	8000608 <__aeabi_dmul>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4630      	mov	r0, r6
 8006642:	4639      	mov	r1, r7
 8006644:	f7f9 fe28 	bl	8000298 <__aeabi_dsub>
 8006648:	9e01      	ldr	r6, [sp, #4]
 800664a:	9f04      	ldr	r7, [sp, #16]
 800664c:	3630      	adds	r6, #48	; 0x30
 800664e:	f805 6b01 	strb.w	r6, [r5], #1
 8006652:	9e00      	ldr	r6, [sp, #0]
 8006654:	1bae      	subs	r6, r5, r6
 8006656:	42b7      	cmp	r7, r6
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	d134      	bne.n	80066c8 <_dtoa_r+0x708>
 800665e:	f7f9 fe1d 	bl	800029c <__adddf3>
 8006662:	4642      	mov	r2, r8
 8006664:	464b      	mov	r3, r9
 8006666:	4606      	mov	r6, r0
 8006668:	460f      	mov	r7, r1
 800666a:	f7fa fa5d 	bl	8000b28 <__aeabi_dcmpgt>
 800666e:	b9c8      	cbnz	r0, 80066a4 <_dtoa_r+0x6e4>
 8006670:	4642      	mov	r2, r8
 8006672:	464b      	mov	r3, r9
 8006674:	4630      	mov	r0, r6
 8006676:	4639      	mov	r1, r7
 8006678:	f7fa fa2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800667c:	b110      	cbz	r0, 8006684 <_dtoa_r+0x6c4>
 800667e:	9b01      	ldr	r3, [sp, #4]
 8006680:	07db      	lsls	r3, r3, #31
 8006682:	d40f      	bmi.n	80066a4 <_dtoa_r+0x6e4>
 8006684:	4651      	mov	r1, sl
 8006686:	4620      	mov	r0, r4
 8006688:	f000 fbcc 	bl	8006e24 <_Bfree>
 800668c:	2300      	movs	r3, #0
 800668e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006690:	702b      	strb	r3, [r5, #0]
 8006692:	f10b 0301 	add.w	r3, fp, #1
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800669a:	2b00      	cmp	r3, #0
 800669c:	f43f ace2 	beq.w	8006064 <_dtoa_r+0xa4>
 80066a0:	601d      	str	r5, [r3, #0]
 80066a2:	e4df      	b.n	8006064 <_dtoa_r+0xa4>
 80066a4:	465f      	mov	r7, fp
 80066a6:	462b      	mov	r3, r5
 80066a8:	461d      	mov	r5, r3
 80066aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066ae:	2a39      	cmp	r2, #57	; 0x39
 80066b0:	d106      	bne.n	80066c0 <_dtoa_r+0x700>
 80066b2:	9a00      	ldr	r2, [sp, #0]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d1f7      	bne.n	80066a8 <_dtoa_r+0x6e8>
 80066b8:	9900      	ldr	r1, [sp, #0]
 80066ba:	2230      	movs	r2, #48	; 0x30
 80066bc:	3701      	adds	r7, #1
 80066be:	700a      	strb	r2, [r1, #0]
 80066c0:	781a      	ldrb	r2, [r3, #0]
 80066c2:	3201      	adds	r2, #1
 80066c4:	701a      	strb	r2, [r3, #0]
 80066c6:	e790      	b.n	80065ea <_dtoa_r+0x62a>
 80066c8:	4ba3      	ldr	r3, [pc, #652]	; (8006958 <_dtoa_r+0x998>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	f7f9 ff9c 	bl	8000608 <__aeabi_dmul>
 80066d0:	2200      	movs	r2, #0
 80066d2:	2300      	movs	r3, #0
 80066d4:	4606      	mov	r6, r0
 80066d6:	460f      	mov	r7, r1
 80066d8:	f7fa f9fe 	bl	8000ad8 <__aeabi_dcmpeq>
 80066dc:	2800      	cmp	r0, #0
 80066de:	d09e      	beq.n	800661e <_dtoa_r+0x65e>
 80066e0:	e7d0      	b.n	8006684 <_dtoa_r+0x6c4>
 80066e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066e4:	2a00      	cmp	r2, #0
 80066e6:	f000 80ca 	beq.w	800687e <_dtoa_r+0x8be>
 80066ea:	9a07      	ldr	r2, [sp, #28]
 80066ec:	2a01      	cmp	r2, #1
 80066ee:	f300 80ad 	bgt.w	800684c <_dtoa_r+0x88c>
 80066f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066f4:	2a00      	cmp	r2, #0
 80066f6:	f000 80a5 	beq.w	8006844 <_dtoa_r+0x884>
 80066fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066fe:	9e08      	ldr	r6, [sp, #32]
 8006700:	9d05      	ldr	r5, [sp, #20]
 8006702:	9a05      	ldr	r2, [sp, #20]
 8006704:	441a      	add	r2, r3
 8006706:	9205      	str	r2, [sp, #20]
 8006708:	9a06      	ldr	r2, [sp, #24]
 800670a:	2101      	movs	r1, #1
 800670c:	441a      	add	r2, r3
 800670e:	4620      	mov	r0, r4
 8006710:	9206      	str	r2, [sp, #24]
 8006712:	f000 fc87 	bl	8007024 <__i2b>
 8006716:	4607      	mov	r7, r0
 8006718:	b165      	cbz	r5, 8006734 <_dtoa_r+0x774>
 800671a:	9b06      	ldr	r3, [sp, #24]
 800671c:	2b00      	cmp	r3, #0
 800671e:	dd09      	ble.n	8006734 <_dtoa_r+0x774>
 8006720:	42ab      	cmp	r3, r5
 8006722:	9a05      	ldr	r2, [sp, #20]
 8006724:	bfa8      	it	ge
 8006726:	462b      	movge	r3, r5
 8006728:	1ad2      	subs	r2, r2, r3
 800672a:	9205      	str	r2, [sp, #20]
 800672c:	9a06      	ldr	r2, [sp, #24]
 800672e:	1aed      	subs	r5, r5, r3
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	9306      	str	r3, [sp, #24]
 8006734:	9b08      	ldr	r3, [sp, #32]
 8006736:	b1f3      	cbz	r3, 8006776 <_dtoa_r+0x7b6>
 8006738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 80a3 	beq.w	8006886 <_dtoa_r+0x8c6>
 8006740:	2e00      	cmp	r6, #0
 8006742:	dd10      	ble.n	8006766 <_dtoa_r+0x7a6>
 8006744:	4639      	mov	r1, r7
 8006746:	4632      	mov	r2, r6
 8006748:	4620      	mov	r0, r4
 800674a:	f000 fd2b 	bl	80071a4 <__pow5mult>
 800674e:	4652      	mov	r2, sl
 8006750:	4601      	mov	r1, r0
 8006752:	4607      	mov	r7, r0
 8006754:	4620      	mov	r0, r4
 8006756:	f000 fc7b 	bl	8007050 <__multiply>
 800675a:	4651      	mov	r1, sl
 800675c:	4680      	mov	r8, r0
 800675e:	4620      	mov	r0, r4
 8006760:	f000 fb60 	bl	8006e24 <_Bfree>
 8006764:	46c2      	mov	sl, r8
 8006766:	9b08      	ldr	r3, [sp, #32]
 8006768:	1b9a      	subs	r2, r3, r6
 800676a:	d004      	beq.n	8006776 <_dtoa_r+0x7b6>
 800676c:	4651      	mov	r1, sl
 800676e:	4620      	mov	r0, r4
 8006770:	f000 fd18 	bl	80071a4 <__pow5mult>
 8006774:	4682      	mov	sl, r0
 8006776:	2101      	movs	r1, #1
 8006778:	4620      	mov	r0, r4
 800677a:	f000 fc53 	bl	8007024 <__i2b>
 800677e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006780:	2b00      	cmp	r3, #0
 8006782:	4606      	mov	r6, r0
 8006784:	f340 8081 	ble.w	800688a <_dtoa_r+0x8ca>
 8006788:	461a      	mov	r2, r3
 800678a:	4601      	mov	r1, r0
 800678c:	4620      	mov	r0, r4
 800678e:	f000 fd09 	bl	80071a4 <__pow5mult>
 8006792:	9b07      	ldr	r3, [sp, #28]
 8006794:	2b01      	cmp	r3, #1
 8006796:	4606      	mov	r6, r0
 8006798:	dd7a      	ble.n	8006890 <_dtoa_r+0x8d0>
 800679a:	f04f 0800 	mov.w	r8, #0
 800679e:	6933      	ldr	r3, [r6, #16]
 80067a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80067a4:	6918      	ldr	r0, [r3, #16]
 80067a6:	f000 fbef 	bl	8006f88 <__hi0bits>
 80067aa:	f1c0 0020 	rsb	r0, r0, #32
 80067ae:	9b06      	ldr	r3, [sp, #24]
 80067b0:	4418      	add	r0, r3
 80067b2:	f010 001f 	ands.w	r0, r0, #31
 80067b6:	f000 8094 	beq.w	80068e2 <_dtoa_r+0x922>
 80067ba:	f1c0 0320 	rsb	r3, r0, #32
 80067be:	2b04      	cmp	r3, #4
 80067c0:	f340 8085 	ble.w	80068ce <_dtoa_r+0x90e>
 80067c4:	9b05      	ldr	r3, [sp, #20]
 80067c6:	f1c0 001c 	rsb	r0, r0, #28
 80067ca:	4403      	add	r3, r0
 80067cc:	9305      	str	r3, [sp, #20]
 80067ce:	9b06      	ldr	r3, [sp, #24]
 80067d0:	4403      	add	r3, r0
 80067d2:	4405      	add	r5, r0
 80067d4:	9306      	str	r3, [sp, #24]
 80067d6:	9b05      	ldr	r3, [sp, #20]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	dd05      	ble.n	80067e8 <_dtoa_r+0x828>
 80067dc:	4651      	mov	r1, sl
 80067de:	461a      	mov	r2, r3
 80067e0:	4620      	mov	r0, r4
 80067e2:	f000 fd39 	bl	8007258 <__lshift>
 80067e6:	4682      	mov	sl, r0
 80067e8:	9b06      	ldr	r3, [sp, #24]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dd05      	ble.n	80067fa <_dtoa_r+0x83a>
 80067ee:	4631      	mov	r1, r6
 80067f0:	461a      	mov	r2, r3
 80067f2:	4620      	mov	r0, r4
 80067f4:	f000 fd30 	bl	8007258 <__lshift>
 80067f8:	4606      	mov	r6, r0
 80067fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d072      	beq.n	80068e6 <_dtoa_r+0x926>
 8006800:	4631      	mov	r1, r6
 8006802:	4650      	mov	r0, sl
 8006804:	f000 fd94 	bl	8007330 <__mcmp>
 8006808:	2800      	cmp	r0, #0
 800680a:	da6c      	bge.n	80068e6 <_dtoa_r+0x926>
 800680c:	2300      	movs	r3, #0
 800680e:	4651      	mov	r1, sl
 8006810:	220a      	movs	r2, #10
 8006812:	4620      	mov	r0, r4
 8006814:	f000 fb28 	bl	8006e68 <__multadd>
 8006818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800681e:	4682      	mov	sl, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 81b0 	beq.w	8006b86 <_dtoa_r+0xbc6>
 8006826:	2300      	movs	r3, #0
 8006828:	4639      	mov	r1, r7
 800682a:	220a      	movs	r2, #10
 800682c:	4620      	mov	r0, r4
 800682e:	f000 fb1b 	bl	8006e68 <__multadd>
 8006832:	9b01      	ldr	r3, [sp, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	4607      	mov	r7, r0
 8006838:	f300 8096 	bgt.w	8006968 <_dtoa_r+0x9a8>
 800683c:	9b07      	ldr	r3, [sp, #28]
 800683e:	2b02      	cmp	r3, #2
 8006840:	dc59      	bgt.n	80068f6 <_dtoa_r+0x936>
 8006842:	e091      	b.n	8006968 <_dtoa_r+0x9a8>
 8006844:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800684a:	e758      	b.n	80066fe <_dtoa_r+0x73e>
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	1e5e      	subs	r6, r3, #1
 8006850:	9b08      	ldr	r3, [sp, #32]
 8006852:	42b3      	cmp	r3, r6
 8006854:	bfbf      	itttt	lt
 8006856:	9b08      	ldrlt	r3, [sp, #32]
 8006858:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800685a:	9608      	strlt	r6, [sp, #32]
 800685c:	1af3      	sublt	r3, r6, r3
 800685e:	bfb4      	ite	lt
 8006860:	18d2      	addlt	r2, r2, r3
 8006862:	1b9e      	subge	r6, r3, r6
 8006864:	9b04      	ldr	r3, [sp, #16]
 8006866:	bfbc      	itt	lt
 8006868:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800686a:	2600      	movlt	r6, #0
 800686c:	2b00      	cmp	r3, #0
 800686e:	bfb7      	itett	lt
 8006870:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006874:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006878:	1a9d      	sublt	r5, r3, r2
 800687a:	2300      	movlt	r3, #0
 800687c:	e741      	b.n	8006702 <_dtoa_r+0x742>
 800687e:	9e08      	ldr	r6, [sp, #32]
 8006880:	9d05      	ldr	r5, [sp, #20]
 8006882:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006884:	e748      	b.n	8006718 <_dtoa_r+0x758>
 8006886:	9a08      	ldr	r2, [sp, #32]
 8006888:	e770      	b.n	800676c <_dtoa_r+0x7ac>
 800688a:	9b07      	ldr	r3, [sp, #28]
 800688c:	2b01      	cmp	r3, #1
 800688e:	dc19      	bgt.n	80068c4 <_dtoa_r+0x904>
 8006890:	9b02      	ldr	r3, [sp, #8]
 8006892:	b9bb      	cbnz	r3, 80068c4 <_dtoa_r+0x904>
 8006894:	9b03      	ldr	r3, [sp, #12]
 8006896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800689a:	b99b      	cbnz	r3, 80068c4 <_dtoa_r+0x904>
 800689c:	9b03      	ldr	r3, [sp, #12]
 800689e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068a2:	0d1b      	lsrs	r3, r3, #20
 80068a4:	051b      	lsls	r3, r3, #20
 80068a6:	b183      	cbz	r3, 80068ca <_dtoa_r+0x90a>
 80068a8:	9b05      	ldr	r3, [sp, #20]
 80068aa:	3301      	adds	r3, #1
 80068ac:	9305      	str	r3, [sp, #20]
 80068ae:	9b06      	ldr	r3, [sp, #24]
 80068b0:	3301      	adds	r3, #1
 80068b2:	9306      	str	r3, [sp, #24]
 80068b4:	f04f 0801 	mov.w	r8, #1
 80068b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f47f af6f 	bne.w	800679e <_dtoa_r+0x7de>
 80068c0:	2001      	movs	r0, #1
 80068c2:	e774      	b.n	80067ae <_dtoa_r+0x7ee>
 80068c4:	f04f 0800 	mov.w	r8, #0
 80068c8:	e7f6      	b.n	80068b8 <_dtoa_r+0x8f8>
 80068ca:	4698      	mov	r8, r3
 80068cc:	e7f4      	b.n	80068b8 <_dtoa_r+0x8f8>
 80068ce:	d082      	beq.n	80067d6 <_dtoa_r+0x816>
 80068d0:	9a05      	ldr	r2, [sp, #20]
 80068d2:	331c      	adds	r3, #28
 80068d4:	441a      	add	r2, r3
 80068d6:	9205      	str	r2, [sp, #20]
 80068d8:	9a06      	ldr	r2, [sp, #24]
 80068da:	441a      	add	r2, r3
 80068dc:	441d      	add	r5, r3
 80068de:	9206      	str	r2, [sp, #24]
 80068e0:	e779      	b.n	80067d6 <_dtoa_r+0x816>
 80068e2:	4603      	mov	r3, r0
 80068e4:	e7f4      	b.n	80068d0 <_dtoa_r+0x910>
 80068e6:	9b04      	ldr	r3, [sp, #16]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	dc37      	bgt.n	800695c <_dtoa_r+0x99c>
 80068ec:	9b07      	ldr	r3, [sp, #28]
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	dd34      	ble.n	800695c <_dtoa_r+0x99c>
 80068f2:	9b04      	ldr	r3, [sp, #16]
 80068f4:	9301      	str	r3, [sp, #4]
 80068f6:	9b01      	ldr	r3, [sp, #4]
 80068f8:	b963      	cbnz	r3, 8006914 <_dtoa_r+0x954>
 80068fa:	4631      	mov	r1, r6
 80068fc:	2205      	movs	r2, #5
 80068fe:	4620      	mov	r0, r4
 8006900:	f000 fab2 	bl	8006e68 <__multadd>
 8006904:	4601      	mov	r1, r0
 8006906:	4606      	mov	r6, r0
 8006908:	4650      	mov	r0, sl
 800690a:	f000 fd11 	bl	8007330 <__mcmp>
 800690e:	2800      	cmp	r0, #0
 8006910:	f73f adbb 	bgt.w	800648a <_dtoa_r+0x4ca>
 8006914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006916:	9d00      	ldr	r5, [sp, #0]
 8006918:	ea6f 0b03 	mvn.w	fp, r3
 800691c:	f04f 0800 	mov.w	r8, #0
 8006920:	4631      	mov	r1, r6
 8006922:	4620      	mov	r0, r4
 8006924:	f000 fa7e 	bl	8006e24 <_Bfree>
 8006928:	2f00      	cmp	r7, #0
 800692a:	f43f aeab 	beq.w	8006684 <_dtoa_r+0x6c4>
 800692e:	f1b8 0f00 	cmp.w	r8, #0
 8006932:	d005      	beq.n	8006940 <_dtoa_r+0x980>
 8006934:	45b8      	cmp	r8, r7
 8006936:	d003      	beq.n	8006940 <_dtoa_r+0x980>
 8006938:	4641      	mov	r1, r8
 800693a:	4620      	mov	r0, r4
 800693c:	f000 fa72 	bl	8006e24 <_Bfree>
 8006940:	4639      	mov	r1, r7
 8006942:	4620      	mov	r0, r4
 8006944:	f000 fa6e 	bl	8006e24 <_Bfree>
 8006948:	e69c      	b.n	8006684 <_dtoa_r+0x6c4>
 800694a:	2600      	movs	r6, #0
 800694c:	4637      	mov	r7, r6
 800694e:	e7e1      	b.n	8006914 <_dtoa_r+0x954>
 8006950:	46bb      	mov	fp, r7
 8006952:	4637      	mov	r7, r6
 8006954:	e599      	b.n	800648a <_dtoa_r+0x4ca>
 8006956:	bf00      	nop
 8006958:	40240000 	.word	0x40240000
 800695c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 80c8 	beq.w	8006af4 <_dtoa_r+0xb34>
 8006964:	9b04      	ldr	r3, [sp, #16]
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	2d00      	cmp	r5, #0
 800696a:	dd05      	ble.n	8006978 <_dtoa_r+0x9b8>
 800696c:	4639      	mov	r1, r7
 800696e:	462a      	mov	r2, r5
 8006970:	4620      	mov	r0, r4
 8006972:	f000 fc71 	bl	8007258 <__lshift>
 8006976:	4607      	mov	r7, r0
 8006978:	f1b8 0f00 	cmp.w	r8, #0
 800697c:	d05b      	beq.n	8006a36 <_dtoa_r+0xa76>
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	4620      	mov	r0, r4
 8006982:	f000 fa0f 	bl	8006da4 <_Balloc>
 8006986:	4605      	mov	r5, r0
 8006988:	b928      	cbnz	r0, 8006996 <_dtoa_r+0x9d6>
 800698a:	4b83      	ldr	r3, [pc, #524]	; (8006b98 <_dtoa_r+0xbd8>)
 800698c:	4602      	mov	r2, r0
 800698e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006992:	f7ff bb2e 	b.w	8005ff2 <_dtoa_r+0x32>
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	3202      	adds	r2, #2
 800699a:	0092      	lsls	r2, r2, #2
 800699c:	f107 010c 	add.w	r1, r7, #12
 80069a0:	300c      	adds	r0, #12
 80069a2:	f7ff fa70 	bl	8005e86 <memcpy>
 80069a6:	2201      	movs	r2, #1
 80069a8:	4629      	mov	r1, r5
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 fc54 	bl	8007258 <__lshift>
 80069b0:	9b00      	ldr	r3, [sp, #0]
 80069b2:	3301      	adds	r3, #1
 80069b4:	9304      	str	r3, [sp, #16]
 80069b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069ba:	4413      	add	r3, r2
 80069bc:	9308      	str	r3, [sp, #32]
 80069be:	9b02      	ldr	r3, [sp, #8]
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	46b8      	mov	r8, r7
 80069c6:	9306      	str	r3, [sp, #24]
 80069c8:	4607      	mov	r7, r0
 80069ca:	9b04      	ldr	r3, [sp, #16]
 80069cc:	4631      	mov	r1, r6
 80069ce:	3b01      	subs	r3, #1
 80069d0:	4650      	mov	r0, sl
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	f7ff fa6c 	bl	8005eb0 <quorem>
 80069d8:	4641      	mov	r1, r8
 80069da:	9002      	str	r0, [sp, #8]
 80069dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80069e0:	4650      	mov	r0, sl
 80069e2:	f000 fca5 	bl	8007330 <__mcmp>
 80069e6:	463a      	mov	r2, r7
 80069e8:	9005      	str	r0, [sp, #20]
 80069ea:	4631      	mov	r1, r6
 80069ec:	4620      	mov	r0, r4
 80069ee:	f000 fcbb 	bl	8007368 <__mdiff>
 80069f2:	68c2      	ldr	r2, [r0, #12]
 80069f4:	4605      	mov	r5, r0
 80069f6:	bb02      	cbnz	r2, 8006a3a <_dtoa_r+0xa7a>
 80069f8:	4601      	mov	r1, r0
 80069fa:	4650      	mov	r0, sl
 80069fc:	f000 fc98 	bl	8007330 <__mcmp>
 8006a00:	4602      	mov	r2, r0
 8006a02:	4629      	mov	r1, r5
 8006a04:	4620      	mov	r0, r4
 8006a06:	9209      	str	r2, [sp, #36]	; 0x24
 8006a08:	f000 fa0c 	bl	8006e24 <_Bfree>
 8006a0c:	9b07      	ldr	r3, [sp, #28]
 8006a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a10:	9d04      	ldr	r5, [sp, #16]
 8006a12:	ea43 0102 	orr.w	r1, r3, r2
 8006a16:	9b06      	ldr	r3, [sp, #24]
 8006a18:	4319      	orrs	r1, r3
 8006a1a:	d110      	bne.n	8006a3e <_dtoa_r+0xa7e>
 8006a1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a20:	d029      	beq.n	8006a76 <_dtoa_r+0xab6>
 8006a22:	9b05      	ldr	r3, [sp, #20]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dd02      	ble.n	8006a2e <_dtoa_r+0xa6e>
 8006a28:	9b02      	ldr	r3, [sp, #8]
 8006a2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	f883 9000 	strb.w	r9, [r3]
 8006a34:	e774      	b.n	8006920 <_dtoa_r+0x960>
 8006a36:	4638      	mov	r0, r7
 8006a38:	e7ba      	b.n	80069b0 <_dtoa_r+0x9f0>
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	e7e1      	b.n	8006a02 <_dtoa_r+0xa42>
 8006a3e:	9b05      	ldr	r3, [sp, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	db04      	blt.n	8006a4e <_dtoa_r+0xa8e>
 8006a44:	9907      	ldr	r1, [sp, #28]
 8006a46:	430b      	orrs	r3, r1
 8006a48:	9906      	ldr	r1, [sp, #24]
 8006a4a:	430b      	orrs	r3, r1
 8006a4c:	d120      	bne.n	8006a90 <_dtoa_r+0xad0>
 8006a4e:	2a00      	cmp	r2, #0
 8006a50:	dded      	ble.n	8006a2e <_dtoa_r+0xa6e>
 8006a52:	4651      	mov	r1, sl
 8006a54:	2201      	movs	r2, #1
 8006a56:	4620      	mov	r0, r4
 8006a58:	f000 fbfe 	bl	8007258 <__lshift>
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	4682      	mov	sl, r0
 8006a60:	f000 fc66 	bl	8007330 <__mcmp>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	dc03      	bgt.n	8006a70 <_dtoa_r+0xab0>
 8006a68:	d1e1      	bne.n	8006a2e <_dtoa_r+0xa6e>
 8006a6a:	f019 0f01 	tst.w	r9, #1
 8006a6e:	d0de      	beq.n	8006a2e <_dtoa_r+0xa6e>
 8006a70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a74:	d1d8      	bne.n	8006a28 <_dtoa_r+0xa68>
 8006a76:	9a01      	ldr	r2, [sp, #4]
 8006a78:	2339      	movs	r3, #57	; 0x39
 8006a7a:	7013      	strb	r3, [r2, #0]
 8006a7c:	462b      	mov	r3, r5
 8006a7e:	461d      	mov	r5, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a86:	2a39      	cmp	r2, #57	; 0x39
 8006a88:	d06c      	beq.n	8006b64 <_dtoa_r+0xba4>
 8006a8a:	3201      	adds	r2, #1
 8006a8c:	701a      	strb	r2, [r3, #0]
 8006a8e:	e747      	b.n	8006920 <_dtoa_r+0x960>
 8006a90:	2a00      	cmp	r2, #0
 8006a92:	dd07      	ble.n	8006aa4 <_dtoa_r+0xae4>
 8006a94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a98:	d0ed      	beq.n	8006a76 <_dtoa_r+0xab6>
 8006a9a:	9a01      	ldr	r2, [sp, #4]
 8006a9c:	f109 0301 	add.w	r3, r9, #1
 8006aa0:	7013      	strb	r3, [r2, #0]
 8006aa2:	e73d      	b.n	8006920 <_dtoa_r+0x960>
 8006aa4:	9b04      	ldr	r3, [sp, #16]
 8006aa6:	9a08      	ldr	r2, [sp, #32]
 8006aa8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d043      	beq.n	8006b38 <_dtoa_r+0xb78>
 8006ab0:	4651      	mov	r1, sl
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	220a      	movs	r2, #10
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f000 f9d6 	bl	8006e68 <__multadd>
 8006abc:	45b8      	cmp	r8, r7
 8006abe:	4682      	mov	sl, r0
 8006ac0:	f04f 0300 	mov.w	r3, #0
 8006ac4:	f04f 020a 	mov.w	r2, #10
 8006ac8:	4641      	mov	r1, r8
 8006aca:	4620      	mov	r0, r4
 8006acc:	d107      	bne.n	8006ade <_dtoa_r+0xb1e>
 8006ace:	f000 f9cb 	bl	8006e68 <__multadd>
 8006ad2:	4680      	mov	r8, r0
 8006ad4:	4607      	mov	r7, r0
 8006ad6:	9b04      	ldr	r3, [sp, #16]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	9304      	str	r3, [sp, #16]
 8006adc:	e775      	b.n	80069ca <_dtoa_r+0xa0a>
 8006ade:	f000 f9c3 	bl	8006e68 <__multadd>
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	4680      	mov	r8, r0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	220a      	movs	r2, #10
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 f9bc 	bl	8006e68 <__multadd>
 8006af0:	4607      	mov	r7, r0
 8006af2:	e7f0      	b.n	8006ad6 <_dtoa_r+0xb16>
 8006af4:	9b04      	ldr	r3, [sp, #16]
 8006af6:	9301      	str	r3, [sp, #4]
 8006af8:	9d00      	ldr	r5, [sp, #0]
 8006afa:	4631      	mov	r1, r6
 8006afc:	4650      	mov	r0, sl
 8006afe:	f7ff f9d7 	bl	8005eb0 <quorem>
 8006b02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b06:	9b00      	ldr	r3, [sp, #0]
 8006b08:	f805 9b01 	strb.w	r9, [r5], #1
 8006b0c:	1aea      	subs	r2, r5, r3
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	4293      	cmp	r3, r2
 8006b12:	dd07      	ble.n	8006b24 <_dtoa_r+0xb64>
 8006b14:	4651      	mov	r1, sl
 8006b16:	2300      	movs	r3, #0
 8006b18:	220a      	movs	r2, #10
 8006b1a:	4620      	mov	r0, r4
 8006b1c:	f000 f9a4 	bl	8006e68 <__multadd>
 8006b20:	4682      	mov	sl, r0
 8006b22:	e7ea      	b.n	8006afa <_dtoa_r+0xb3a>
 8006b24:	9b01      	ldr	r3, [sp, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bfc8      	it	gt
 8006b2a:	461d      	movgt	r5, r3
 8006b2c:	9b00      	ldr	r3, [sp, #0]
 8006b2e:	bfd8      	it	le
 8006b30:	2501      	movle	r5, #1
 8006b32:	441d      	add	r5, r3
 8006b34:	f04f 0800 	mov.w	r8, #0
 8006b38:	4651      	mov	r1, sl
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fb8b 	bl	8007258 <__lshift>
 8006b42:	4631      	mov	r1, r6
 8006b44:	4682      	mov	sl, r0
 8006b46:	f000 fbf3 	bl	8007330 <__mcmp>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	dc96      	bgt.n	8006a7c <_dtoa_r+0xabc>
 8006b4e:	d102      	bne.n	8006b56 <_dtoa_r+0xb96>
 8006b50:	f019 0f01 	tst.w	r9, #1
 8006b54:	d192      	bne.n	8006a7c <_dtoa_r+0xabc>
 8006b56:	462b      	mov	r3, r5
 8006b58:	461d      	mov	r5, r3
 8006b5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b5e:	2a30      	cmp	r2, #48	; 0x30
 8006b60:	d0fa      	beq.n	8006b58 <_dtoa_r+0xb98>
 8006b62:	e6dd      	b.n	8006920 <_dtoa_r+0x960>
 8006b64:	9a00      	ldr	r2, [sp, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d189      	bne.n	8006a7e <_dtoa_r+0xabe>
 8006b6a:	f10b 0b01 	add.w	fp, fp, #1
 8006b6e:	2331      	movs	r3, #49	; 0x31
 8006b70:	e796      	b.n	8006aa0 <_dtoa_r+0xae0>
 8006b72:	4b0a      	ldr	r3, [pc, #40]	; (8006b9c <_dtoa_r+0xbdc>)
 8006b74:	f7ff ba99 	b.w	80060aa <_dtoa_r+0xea>
 8006b78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f47f aa6d 	bne.w	800605a <_dtoa_r+0x9a>
 8006b80:	4b07      	ldr	r3, [pc, #28]	; (8006ba0 <_dtoa_r+0xbe0>)
 8006b82:	f7ff ba92 	b.w	80060aa <_dtoa_r+0xea>
 8006b86:	9b01      	ldr	r3, [sp, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dcb5      	bgt.n	8006af8 <_dtoa_r+0xb38>
 8006b8c:	9b07      	ldr	r3, [sp, #28]
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	f73f aeb1 	bgt.w	80068f6 <_dtoa_r+0x936>
 8006b94:	e7b0      	b.n	8006af8 <_dtoa_r+0xb38>
 8006b96:	bf00      	nop
 8006b98:	08009a19 	.word	0x08009a19
 8006b9c:	08009974 	.word	0x08009974
 8006ba0:	0800999d 	.word	0x0800999d

08006ba4 <_free_r>:
 8006ba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ba6:	2900      	cmp	r1, #0
 8006ba8:	d044      	beq.n	8006c34 <_free_r+0x90>
 8006baa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bae:	9001      	str	r0, [sp, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f1a1 0404 	sub.w	r4, r1, #4
 8006bb6:	bfb8      	it	lt
 8006bb8:	18e4      	addlt	r4, r4, r3
 8006bba:	f000 f8e7 	bl	8006d8c <__malloc_lock>
 8006bbe:	4a1e      	ldr	r2, [pc, #120]	; (8006c38 <_free_r+0x94>)
 8006bc0:	9801      	ldr	r0, [sp, #4]
 8006bc2:	6813      	ldr	r3, [r2, #0]
 8006bc4:	b933      	cbnz	r3, 8006bd4 <_free_r+0x30>
 8006bc6:	6063      	str	r3, [r4, #4]
 8006bc8:	6014      	str	r4, [r2, #0]
 8006bca:	b003      	add	sp, #12
 8006bcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006bd0:	f000 b8e2 	b.w	8006d98 <__malloc_unlock>
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	d908      	bls.n	8006bea <_free_r+0x46>
 8006bd8:	6825      	ldr	r5, [r4, #0]
 8006bda:	1961      	adds	r1, r4, r5
 8006bdc:	428b      	cmp	r3, r1
 8006bde:	bf01      	itttt	eq
 8006be0:	6819      	ldreq	r1, [r3, #0]
 8006be2:	685b      	ldreq	r3, [r3, #4]
 8006be4:	1949      	addeq	r1, r1, r5
 8006be6:	6021      	streq	r1, [r4, #0]
 8006be8:	e7ed      	b.n	8006bc6 <_free_r+0x22>
 8006bea:	461a      	mov	r2, r3
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	b10b      	cbz	r3, 8006bf4 <_free_r+0x50>
 8006bf0:	42a3      	cmp	r3, r4
 8006bf2:	d9fa      	bls.n	8006bea <_free_r+0x46>
 8006bf4:	6811      	ldr	r1, [r2, #0]
 8006bf6:	1855      	adds	r5, r2, r1
 8006bf8:	42a5      	cmp	r5, r4
 8006bfa:	d10b      	bne.n	8006c14 <_free_r+0x70>
 8006bfc:	6824      	ldr	r4, [r4, #0]
 8006bfe:	4421      	add	r1, r4
 8006c00:	1854      	adds	r4, r2, r1
 8006c02:	42a3      	cmp	r3, r4
 8006c04:	6011      	str	r1, [r2, #0]
 8006c06:	d1e0      	bne.n	8006bca <_free_r+0x26>
 8006c08:	681c      	ldr	r4, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	6053      	str	r3, [r2, #4]
 8006c0e:	440c      	add	r4, r1
 8006c10:	6014      	str	r4, [r2, #0]
 8006c12:	e7da      	b.n	8006bca <_free_r+0x26>
 8006c14:	d902      	bls.n	8006c1c <_free_r+0x78>
 8006c16:	230c      	movs	r3, #12
 8006c18:	6003      	str	r3, [r0, #0]
 8006c1a:	e7d6      	b.n	8006bca <_free_r+0x26>
 8006c1c:	6825      	ldr	r5, [r4, #0]
 8006c1e:	1961      	adds	r1, r4, r5
 8006c20:	428b      	cmp	r3, r1
 8006c22:	bf04      	itt	eq
 8006c24:	6819      	ldreq	r1, [r3, #0]
 8006c26:	685b      	ldreq	r3, [r3, #4]
 8006c28:	6063      	str	r3, [r4, #4]
 8006c2a:	bf04      	itt	eq
 8006c2c:	1949      	addeq	r1, r1, r5
 8006c2e:	6021      	streq	r1, [r4, #0]
 8006c30:	6054      	str	r4, [r2, #4]
 8006c32:	e7ca      	b.n	8006bca <_free_r+0x26>
 8006c34:	b003      	add	sp, #12
 8006c36:	bd30      	pop	{r4, r5, pc}
 8006c38:	2000464c 	.word	0x2000464c

08006c3c <malloc>:
 8006c3c:	4b02      	ldr	r3, [pc, #8]	; (8006c48 <malloc+0xc>)
 8006c3e:	4601      	mov	r1, r0
 8006c40:	6818      	ldr	r0, [r3, #0]
 8006c42:	f000 b823 	b.w	8006c8c <_malloc_r>
 8006c46:	bf00      	nop
 8006c48:	2000006c 	.word	0x2000006c

08006c4c <sbrk_aligned>:
 8006c4c:	b570      	push	{r4, r5, r6, lr}
 8006c4e:	4e0e      	ldr	r6, [pc, #56]	; (8006c88 <sbrk_aligned+0x3c>)
 8006c50:	460c      	mov	r4, r1
 8006c52:	6831      	ldr	r1, [r6, #0]
 8006c54:	4605      	mov	r5, r0
 8006c56:	b911      	cbnz	r1, 8006c5e <sbrk_aligned+0x12>
 8006c58:	f001 fe1a 	bl	8008890 <_sbrk_r>
 8006c5c:	6030      	str	r0, [r6, #0]
 8006c5e:	4621      	mov	r1, r4
 8006c60:	4628      	mov	r0, r5
 8006c62:	f001 fe15 	bl	8008890 <_sbrk_r>
 8006c66:	1c43      	adds	r3, r0, #1
 8006c68:	d00a      	beq.n	8006c80 <sbrk_aligned+0x34>
 8006c6a:	1cc4      	adds	r4, r0, #3
 8006c6c:	f024 0403 	bic.w	r4, r4, #3
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d007      	beq.n	8006c84 <sbrk_aligned+0x38>
 8006c74:	1a21      	subs	r1, r4, r0
 8006c76:	4628      	mov	r0, r5
 8006c78:	f001 fe0a 	bl	8008890 <_sbrk_r>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d101      	bne.n	8006c84 <sbrk_aligned+0x38>
 8006c80:	f04f 34ff 	mov.w	r4, #4294967295
 8006c84:	4620      	mov	r0, r4
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	20004650 	.word	0x20004650

08006c8c <_malloc_r>:
 8006c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c90:	1ccd      	adds	r5, r1, #3
 8006c92:	f025 0503 	bic.w	r5, r5, #3
 8006c96:	3508      	adds	r5, #8
 8006c98:	2d0c      	cmp	r5, #12
 8006c9a:	bf38      	it	cc
 8006c9c:	250c      	movcc	r5, #12
 8006c9e:	2d00      	cmp	r5, #0
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	db01      	blt.n	8006ca8 <_malloc_r+0x1c>
 8006ca4:	42a9      	cmp	r1, r5
 8006ca6:	d905      	bls.n	8006cb4 <_malloc_r+0x28>
 8006ca8:	230c      	movs	r3, #12
 8006caa:	603b      	str	r3, [r7, #0]
 8006cac:	2600      	movs	r6, #0
 8006cae:	4630      	mov	r0, r6
 8006cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d88 <_malloc_r+0xfc>
 8006cb8:	f000 f868 	bl	8006d8c <__malloc_lock>
 8006cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8006cc0:	461c      	mov	r4, r3
 8006cc2:	bb5c      	cbnz	r4, 8006d1c <_malloc_r+0x90>
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	4638      	mov	r0, r7
 8006cc8:	f7ff ffc0 	bl	8006c4c <sbrk_aligned>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	4604      	mov	r4, r0
 8006cd0:	d155      	bne.n	8006d7e <_malloc_r+0xf2>
 8006cd2:	f8d8 4000 	ldr.w	r4, [r8]
 8006cd6:	4626      	mov	r6, r4
 8006cd8:	2e00      	cmp	r6, #0
 8006cda:	d145      	bne.n	8006d68 <_malloc_r+0xdc>
 8006cdc:	2c00      	cmp	r4, #0
 8006cde:	d048      	beq.n	8006d72 <_malloc_r+0xe6>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	4631      	mov	r1, r6
 8006ce4:	4638      	mov	r0, r7
 8006ce6:	eb04 0903 	add.w	r9, r4, r3
 8006cea:	f001 fdd1 	bl	8008890 <_sbrk_r>
 8006cee:	4581      	cmp	r9, r0
 8006cf0:	d13f      	bne.n	8006d72 <_malloc_r+0xe6>
 8006cf2:	6821      	ldr	r1, [r4, #0]
 8006cf4:	1a6d      	subs	r5, r5, r1
 8006cf6:	4629      	mov	r1, r5
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f7ff ffa7 	bl	8006c4c <sbrk_aligned>
 8006cfe:	3001      	adds	r0, #1
 8006d00:	d037      	beq.n	8006d72 <_malloc_r+0xe6>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	442b      	add	r3, r5
 8006d06:	6023      	str	r3, [r4, #0]
 8006d08:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d038      	beq.n	8006d82 <_malloc_r+0xf6>
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	42a2      	cmp	r2, r4
 8006d14:	d12b      	bne.n	8006d6e <_malloc_r+0xe2>
 8006d16:	2200      	movs	r2, #0
 8006d18:	605a      	str	r2, [r3, #4]
 8006d1a:	e00f      	b.n	8006d3c <_malloc_r+0xb0>
 8006d1c:	6822      	ldr	r2, [r4, #0]
 8006d1e:	1b52      	subs	r2, r2, r5
 8006d20:	d41f      	bmi.n	8006d62 <_malloc_r+0xd6>
 8006d22:	2a0b      	cmp	r2, #11
 8006d24:	d917      	bls.n	8006d56 <_malloc_r+0xca>
 8006d26:	1961      	adds	r1, r4, r5
 8006d28:	42a3      	cmp	r3, r4
 8006d2a:	6025      	str	r5, [r4, #0]
 8006d2c:	bf18      	it	ne
 8006d2e:	6059      	strne	r1, [r3, #4]
 8006d30:	6863      	ldr	r3, [r4, #4]
 8006d32:	bf08      	it	eq
 8006d34:	f8c8 1000 	streq.w	r1, [r8]
 8006d38:	5162      	str	r2, [r4, r5]
 8006d3a:	604b      	str	r3, [r1, #4]
 8006d3c:	4638      	mov	r0, r7
 8006d3e:	f104 060b 	add.w	r6, r4, #11
 8006d42:	f000 f829 	bl	8006d98 <__malloc_unlock>
 8006d46:	f026 0607 	bic.w	r6, r6, #7
 8006d4a:	1d23      	adds	r3, r4, #4
 8006d4c:	1af2      	subs	r2, r6, r3
 8006d4e:	d0ae      	beq.n	8006cae <_malloc_r+0x22>
 8006d50:	1b9b      	subs	r3, r3, r6
 8006d52:	50a3      	str	r3, [r4, r2]
 8006d54:	e7ab      	b.n	8006cae <_malloc_r+0x22>
 8006d56:	42a3      	cmp	r3, r4
 8006d58:	6862      	ldr	r2, [r4, #4]
 8006d5a:	d1dd      	bne.n	8006d18 <_malloc_r+0x8c>
 8006d5c:	f8c8 2000 	str.w	r2, [r8]
 8006d60:	e7ec      	b.n	8006d3c <_malloc_r+0xb0>
 8006d62:	4623      	mov	r3, r4
 8006d64:	6864      	ldr	r4, [r4, #4]
 8006d66:	e7ac      	b.n	8006cc2 <_malloc_r+0x36>
 8006d68:	4634      	mov	r4, r6
 8006d6a:	6876      	ldr	r6, [r6, #4]
 8006d6c:	e7b4      	b.n	8006cd8 <_malloc_r+0x4c>
 8006d6e:	4613      	mov	r3, r2
 8006d70:	e7cc      	b.n	8006d0c <_malloc_r+0x80>
 8006d72:	230c      	movs	r3, #12
 8006d74:	603b      	str	r3, [r7, #0]
 8006d76:	4638      	mov	r0, r7
 8006d78:	f000 f80e 	bl	8006d98 <__malloc_unlock>
 8006d7c:	e797      	b.n	8006cae <_malloc_r+0x22>
 8006d7e:	6025      	str	r5, [r4, #0]
 8006d80:	e7dc      	b.n	8006d3c <_malloc_r+0xb0>
 8006d82:	605b      	str	r3, [r3, #4]
 8006d84:	deff      	udf	#255	; 0xff
 8006d86:	bf00      	nop
 8006d88:	2000464c 	.word	0x2000464c

08006d8c <__malloc_lock>:
 8006d8c:	4801      	ldr	r0, [pc, #4]	; (8006d94 <__malloc_lock+0x8>)
 8006d8e:	f7ff b878 	b.w	8005e82 <__retarget_lock_acquire_recursive>
 8006d92:	bf00      	nop
 8006d94:	20004648 	.word	0x20004648

08006d98 <__malloc_unlock>:
 8006d98:	4801      	ldr	r0, [pc, #4]	; (8006da0 <__malloc_unlock+0x8>)
 8006d9a:	f7ff b873 	b.w	8005e84 <__retarget_lock_release_recursive>
 8006d9e:	bf00      	nop
 8006da0:	20004648 	.word	0x20004648

08006da4 <_Balloc>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	69c6      	ldr	r6, [r0, #28]
 8006da8:	4604      	mov	r4, r0
 8006daa:	460d      	mov	r5, r1
 8006dac:	b976      	cbnz	r6, 8006dcc <_Balloc+0x28>
 8006dae:	2010      	movs	r0, #16
 8006db0:	f7ff ff44 	bl	8006c3c <malloc>
 8006db4:	4602      	mov	r2, r0
 8006db6:	61e0      	str	r0, [r4, #28]
 8006db8:	b920      	cbnz	r0, 8006dc4 <_Balloc+0x20>
 8006dba:	4b18      	ldr	r3, [pc, #96]	; (8006e1c <_Balloc+0x78>)
 8006dbc:	4818      	ldr	r0, [pc, #96]	; (8006e20 <_Balloc+0x7c>)
 8006dbe:	216b      	movs	r1, #107	; 0x6b
 8006dc0:	f001 fd7e 	bl	80088c0 <__assert_func>
 8006dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dc8:	6006      	str	r6, [r0, #0]
 8006dca:	60c6      	str	r6, [r0, #12]
 8006dcc:	69e6      	ldr	r6, [r4, #28]
 8006dce:	68f3      	ldr	r3, [r6, #12]
 8006dd0:	b183      	cbz	r3, 8006df4 <_Balloc+0x50>
 8006dd2:	69e3      	ldr	r3, [r4, #28]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dda:	b9b8      	cbnz	r0, 8006e0c <_Balloc+0x68>
 8006ddc:	2101      	movs	r1, #1
 8006dde:	fa01 f605 	lsl.w	r6, r1, r5
 8006de2:	1d72      	adds	r2, r6, #5
 8006de4:	0092      	lsls	r2, r2, #2
 8006de6:	4620      	mov	r0, r4
 8006de8:	f001 fd88 	bl	80088fc <_calloc_r>
 8006dec:	b160      	cbz	r0, 8006e08 <_Balloc+0x64>
 8006dee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006df2:	e00e      	b.n	8006e12 <_Balloc+0x6e>
 8006df4:	2221      	movs	r2, #33	; 0x21
 8006df6:	2104      	movs	r1, #4
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f001 fd7f 	bl	80088fc <_calloc_r>
 8006dfe:	69e3      	ldr	r3, [r4, #28]
 8006e00:	60f0      	str	r0, [r6, #12]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1e4      	bne.n	8006dd2 <_Balloc+0x2e>
 8006e08:	2000      	movs	r0, #0
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	6802      	ldr	r2, [r0, #0]
 8006e0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e12:	2300      	movs	r3, #0
 8006e14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e18:	e7f7      	b.n	8006e0a <_Balloc+0x66>
 8006e1a:	bf00      	nop
 8006e1c:	080099aa 	.word	0x080099aa
 8006e20:	08009a2a 	.word	0x08009a2a

08006e24 <_Bfree>:
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	69c6      	ldr	r6, [r0, #28]
 8006e28:	4605      	mov	r5, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	b976      	cbnz	r6, 8006e4c <_Bfree+0x28>
 8006e2e:	2010      	movs	r0, #16
 8006e30:	f7ff ff04 	bl	8006c3c <malloc>
 8006e34:	4602      	mov	r2, r0
 8006e36:	61e8      	str	r0, [r5, #28]
 8006e38:	b920      	cbnz	r0, 8006e44 <_Bfree+0x20>
 8006e3a:	4b09      	ldr	r3, [pc, #36]	; (8006e60 <_Bfree+0x3c>)
 8006e3c:	4809      	ldr	r0, [pc, #36]	; (8006e64 <_Bfree+0x40>)
 8006e3e:	218f      	movs	r1, #143	; 0x8f
 8006e40:	f001 fd3e 	bl	80088c0 <__assert_func>
 8006e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e48:	6006      	str	r6, [r0, #0]
 8006e4a:	60c6      	str	r6, [r0, #12]
 8006e4c:	b13c      	cbz	r4, 8006e5e <_Bfree+0x3a>
 8006e4e:	69eb      	ldr	r3, [r5, #28]
 8006e50:	6862      	ldr	r2, [r4, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e58:	6021      	str	r1, [r4, #0]
 8006e5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
 8006e60:	080099aa 	.word	0x080099aa
 8006e64:	08009a2a 	.word	0x08009a2a

08006e68 <__multadd>:
 8006e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e6c:	690d      	ldr	r5, [r1, #16]
 8006e6e:	4607      	mov	r7, r0
 8006e70:	460c      	mov	r4, r1
 8006e72:	461e      	mov	r6, r3
 8006e74:	f101 0c14 	add.w	ip, r1, #20
 8006e78:	2000      	movs	r0, #0
 8006e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006e7e:	b299      	uxth	r1, r3
 8006e80:	fb02 6101 	mla	r1, r2, r1, r6
 8006e84:	0c1e      	lsrs	r6, r3, #16
 8006e86:	0c0b      	lsrs	r3, r1, #16
 8006e88:	fb02 3306 	mla	r3, r2, r6, r3
 8006e8c:	b289      	uxth	r1, r1
 8006e8e:	3001      	adds	r0, #1
 8006e90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e94:	4285      	cmp	r5, r0
 8006e96:	f84c 1b04 	str.w	r1, [ip], #4
 8006e9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e9e:	dcec      	bgt.n	8006e7a <__multadd+0x12>
 8006ea0:	b30e      	cbz	r6, 8006ee6 <__multadd+0x7e>
 8006ea2:	68a3      	ldr	r3, [r4, #8]
 8006ea4:	42ab      	cmp	r3, r5
 8006ea6:	dc19      	bgt.n	8006edc <__multadd+0x74>
 8006ea8:	6861      	ldr	r1, [r4, #4]
 8006eaa:	4638      	mov	r0, r7
 8006eac:	3101      	adds	r1, #1
 8006eae:	f7ff ff79 	bl	8006da4 <_Balloc>
 8006eb2:	4680      	mov	r8, r0
 8006eb4:	b928      	cbnz	r0, 8006ec2 <__multadd+0x5a>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	; (8006eec <__multadd+0x84>)
 8006eba:	480d      	ldr	r0, [pc, #52]	; (8006ef0 <__multadd+0x88>)
 8006ebc:	21ba      	movs	r1, #186	; 0xba
 8006ebe:	f001 fcff 	bl	80088c0 <__assert_func>
 8006ec2:	6922      	ldr	r2, [r4, #16]
 8006ec4:	3202      	adds	r2, #2
 8006ec6:	f104 010c 	add.w	r1, r4, #12
 8006eca:	0092      	lsls	r2, r2, #2
 8006ecc:	300c      	adds	r0, #12
 8006ece:	f7fe ffda 	bl	8005e86 <memcpy>
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	f7ff ffa5 	bl	8006e24 <_Bfree>
 8006eda:	4644      	mov	r4, r8
 8006edc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ee0:	3501      	adds	r5, #1
 8006ee2:	615e      	str	r6, [r3, #20]
 8006ee4:	6125      	str	r5, [r4, #16]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eec:	08009a19 	.word	0x08009a19
 8006ef0:	08009a2a 	.word	0x08009a2a

08006ef4 <__s2b>:
 8006ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ef8:	460c      	mov	r4, r1
 8006efa:	4615      	mov	r5, r2
 8006efc:	461f      	mov	r7, r3
 8006efe:	2209      	movs	r2, #9
 8006f00:	3308      	adds	r3, #8
 8006f02:	4606      	mov	r6, r0
 8006f04:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f08:	2100      	movs	r1, #0
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	db09      	blt.n	8006f24 <__s2b+0x30>
 8006f10:	4630      	mov	r0, r6
 8006f12:	f7ff ff47 	bl	8006da4 <_Balloc>
 8006f16:	b940      	cbnz	r0, 8006f2a <__s2b+0x36>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	4b19      	ldr	r3, [pc, #100]	; (8006f80 <__s2b+0x8c>)
 8006f1c:	4819      	ldr	r0, [pc, #100]	; (8006f84 <__s2b+0x90>)
 8006f1e:	21d3      	movs	r1, #211	; 0xd3
 8006f20:	f001 fcce 	bl	80088c0 <__assert_func>
 8006f24:	0052      	lsls	r2, r2, #1
 8006f26:	3101      	adds	r1, #1
 8006f28:	e7f0      	b.n	8006f0c <__s2b+0x18>
 8006f2a:	9b08      	ldr	r3, [sp, #32]
 8006f2c:	6143      	str	r3, [r0, #20]
 8006f2e:	2d09      	cmp	r5, #9
 8006f30:	f04f 0301 	mov.w	r3, #1
 8006f34:	6103      	str	r3, [r0, #16]
 8006f36:	dd16      	ble.n	8006f66 <__s2b+0x72>
 8006f38:	f104 0909 	add.w	r9, r4, #9
 8006f3c:	46c8      	mov	r8, r9
 8006f3e:	442c      	add	r4, r5
 8006f40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006f44:	4601      	mov	r1, r0
 8006f46:	3b30      	subs	r3, #48	; 0x30
 8006f48:	220a      	movs	r2, #10
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f7ff ff8c 	bl	8006e68 <__multadd>
 8006f50:	45a0      	cmp	r8, r4
 8006f52:	d1f5      	bne.n	8006f40 <__s2b+0x4c>
 8006f54:	f1a5 0408 	sub.w	r4, r5, #8
 8006f58:	444c      	add	r4, r9
 8006f5a:	1b2d      	subs	r5, r5, r4
 8006f5c:	1963      	adds	r3, r4, r5
 8006f5e:	42bb      	cmp	r3, r7
 8006f60:	db04      	blt.n	8006f6c <__s2b+0x78>
 8006f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f66:	340a      	adds	r4, #10
 8006f68:	2509      	movs	r5, #9
 8006f6a:	e7f6      	b.n	8006f5a <__s2b+0x66>
 8006f6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f70:	4601      	mov	r1, r0
 8006f72:	3b30      	subs	r3, #48	; 0x30
 8006f74:	220a      	movs	r2, #10
 8006f76:	4630      	mov	r0, r6
 8006f78:	f7ff ff76 	bl	8006e68 <__multadd>
 8006f7c:	e7ee      	b.n	8006f5c <__s2b+0x68>
 8006f7e:	bf00      	nop
 8006f80:	08009a19 	.word	0x08009a19
 8006f84:	08009a2a 	.word	0x08009a2a

08006f88 <__hi0bits>:
 8006f88:	0c03      	lsrs	r3, r0, #16
 8006f8a:	041b      	lsls	r3, r3, #16
 8006f8c:	b9d3      	cbnz	r3, 8006fc4 <__hi0bits+0x3c>
 8006f8e:	0400      	lsls	r0, r0, #16
 8006f90:	2310      	movs	r3, #16
 8006f92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f96:	bf04      	itt	eq
 8006f98:	0200      	lsleq	r0, r0, #8
 8006f9a:	3308      	addeq	r3, #8
 8006f9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006fa0:	bf04      	itt	eq
 8006fa2:	0100      	lsleq	r0, r0, #4
 8006fa4:	3304      	addeq	r3, #4
 8006fa6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006faa:	bf04      	itt	eq
 8006fac:	0080      	lsleq	r0, r0, #2
 8006fae:	3302      	addeq	r3, #2
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	db05      	blt.n	8006fc0 <__hi0bits+0x38>
 8006fb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006fb8:	f103 0301 	add.w	r3, r3, #1
 8006fbc:	bf08      	it	eq
 8006fbe:	2320      	moveq	r3, #32
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	4770      	bx	lr
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	e7e4      	b.n	8006f92 <__hi0bits+0xa>

08006fc8 <__lo0bits>:
 8006fc8:	6803      	ldr	r3, [r0, #0]
 8006fca:	f013 0207 	ands.w	r2, r3, #7
 8006fce:	d00c      	beq.n	8006fea <__lo0bits+0x22>
 8006fd0:	07d9      	lsls	r1, r3, #31
 8006fd2:	d422      	bmi.n	800701a <__lo0bits+0x52>
 8006fd4:	079a      	lsls	r2, r3, #30
 8006fd6:	bf49      	itett	mi
 8006fd8:	085b      	lsrmi	r3, r3, #1
 8006fda:	089b      	lsrpl	r3, r3, #2
 8006fdc:	6003      	strmi	r3, [r0, #0]
 8006fde:	2201      	movmi	r2, #1
 8006fe0:	bf5c      	itt	pl
 8006fe2:	6003      	strpl	r3, [r0, #0]
 8006fe4:	2202      	movpl	r2, #2
 8006fe6:	4610      	mov	r0, r2
 8006fe8:	4770      	bx	lr
 8006fea:	b299      	uxth	r1, r3
 8006fec:	b909      	cbnz	r1, 8006ff2 <__lo0bits+0x2a>
 8006fee:	0c1b      	lsrs	r3, r3, #16
 8006ff0:	2210      	movs	r2, #16
 8006ff2:	b2d9      	uxtb	r1, r3
 8006ff4:	b909      	cbnz	r1, 8006ffa <__lo0bits+0x32>
 8006ff6:	3208      	adds	r2, #8
 8006ff8:	0a1b      	lsrs	r3, r3, #8
 8006ffa:	0719      	lsls	r1, r3, #28
 8006ffc:	bf04      	itt	eq
 8006ffe:	091b      	lsreq	r3, r3, #4
 8007000:	3204      	addeq	r2, #4
 8007002:	0799      	lsls	r1, r3, #30
 8007004:	bf04      	itt	eq
 8007006:	089b      	lsreq	r3, r3, #2
 8007008:	3202      	addeq	r2, #2
 800700a:	07d9      	lsls	r1, r3, #31
 800700c:	d403      	bmi.n	8007016 <__lo0bits+0x4e>
 800700e:	085b      	lsrs	r3, r3, #1
 8007010:	f102 0201 	add.w	r2, r2, #1
 8007014:	d003      	beq.n	800701e <__lo0bits+0x56>
 8007016:	6003      	str	r3, [r0, #0]
 8007018:	e7e5      	b.n	8006fe6 <__lo0bits+0x1e>
 800701a:	2200      	movs	r2, #0
 800701c:	e7e3      	b.n	8006fe6 <__lo0bits+0x1e>
 800701e:	2220      	movs	r2, #32
 8007020:	e7e1      	b.n	8006fe6 <__lo0bits+0x1e>
	...

08007024 <__i2b>:
 8007024:	b510      	push	{r4, lr}
 8007026:	460c      	mov	r4, r1
 8007028:	2101      	movs	r1, #1
 800702a:	f7ff febb 	bl	8006da4 <_Balloc>
 800702e:	4602      	mov	r2, r0
 8007030:	b928      	cbnz	r0, 800703e <__i2b+0x1a>
 8007032:	4b05      	ldr	r3, [pc, #20]	; (8007048 <__i2b+0x24>)
 8007034:	4805      	ldr	r0, [pc, #20]	; (800704c <__i2b+0x28>)
 8007036:	f240 1145 	movw	r1, #325	; 0x145
 800703a:	f001 fc41 	bl	80088c0 <__assert_func>
 800703e:	2301      	movs	r3, #1
 8007040:	6144      	str	r4, [r0, #20]
 8007042:	6103      	str	r3, [r0, #16]
 8007044:	bd10      	pop	{r4, pc}
 8007046:	bf00      	nop
 8007048:	08009a19 	.word	0x08009a19
 800704c:	08009a2a 	.word	0x08009a2a

08007050 <__multiply>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	4691      	mov	r9, r2
 8007056:	690a      	ldr	r2, [r1, #16]
 8007058:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800705c:	429a      	cmp	r2, r3
 800705e:	bfb8      	it	lt
 8007060:	460b      	movlt	r3, r1
 8007062:	460c      	mov	r4, r1
 8007064:	bfbc      	itt	lt
 8007066:	464c      	movlt	r4, r9
 8007068:	4699      	movlt	r9, r3
 800706a:	6927      	ldr	r7, [r4, #16]
 800706c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007070:	68a3      	ldr	r3, [r4, #8]
 8007072:	6861      	ldr	r1, [r4, #4]
 8007074:	eb07 060a 	add.w	r6, r7, sl
 8007078:	42b3      	cmp	r3, r6
 800707a:	b085      	sub	sp, #20
 800707c:	bfb8      	it	lt
 800707e:	3101      	addlt	r1, #1
 8007080:	f7ff fe90 	bl	8006da4 <_Balloc>
 8007084:	b930      	cbnz	r0, 8007094 <__multiply+0x44>
 8007086:	4602      	mov	r2, r0
 8007088:	4b44      	ldr	r3, [pc, #272]	; (800719c <__multiply+0x14c>)
 800708a:	4845      	ldr	r0, [pc, #276]	; (80071a0 <__multiply+0x150>)
 800708c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007090:	f001 fc16 	bl	80088c0 <__assert_func>
 8007094:	f100 0514 	add.w	r5, r0, #20
 8007098:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800709c:	462b      	mov	r3, r5
 800709e:	2200      	movs	r2, #0
 80070a0:	4543      	cmp	r3, r8
 80070a2:	d321      	bcc.n	80070e8 <__multiply+0x98>
 80070a4:	f104 0314 	add.w	r3, r4, #20
 80070a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80070ac:	f109 0314 	add.w	r3, r9, #20
 80070b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80070b4:	9202      	str	r2, [sp, #8]
 80070b6:	1b3a      	subs	r2, r7, r4
 80070b8:	3a15      	subs	r2, #21
 80070ba:	f022 0203 	bic.w	r2, r2, #3
 80070be:	3204      	adds	r2, #4
 80070c0:	f104 0115 	add.w	r1, r4, #21
 80070c4:	428f      	cmp	r7, r1
 80070c6:	bf38      	it	cc
 80070c8:	2204      	movcc	r2, #4
 80070ca:	9201      	str	r2, [sp, #4]
 80070cc:	9a02      	ldr	r2, [sp, #8]
 80070ce:	9303      	str	r3, [sp, #12]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d80c      	bhi.n	80070ee <__multiply+0x9e>
 80070d4:	2e00      	cmp	r6, #0
 80070d6:	dd03      	ble.n	80070e0 <__multiply+0x90>
 80070d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d05b      	beq.n	8007198 <__multiply+0x148>
 80070e0:	6106      	str	r6, [r0, #16]
 80070e2:	b005      	add	sp, #20
 80070e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e8:	f843 2b04 	str.w	r2, [r3], #4
 80070ec:	e7d8      	b.n	80070a0 <__multiply+0x50>
 80070ee:	f8b3 a000 	ldrh.w	sl, [r3]
 80070f2:	f1ba 0f00 	cmp.w	sl, #0
 80070f6:	d024      	beq.n	8007142 <__multiply+0xf2>
 80070f8:	f104 0e14 	add.w	lr, r4, #20
 80070fc:	46a9      	mov	r9, r5
 80070fe:	f04f 0c00 	mov.w	ip, #0
 8007102:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007106:	f8d9 1000 	ldr.w	r1, [r9]
 800710a:	fa1f fb82 	uxth.w	fp, r2
 800710e:	b289      	uxth	r1, r1
 8007110:	fb0a 110b 	mla	r1, sl, fp, r1
 8007114:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007118:	f8d9 2000 	ldr.w	r2, [r9]
 800711c:	4461      	add	r1, ip
 800711e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007122:	fb0a c20b 	mla	r2, sl, fp, ip
 8007126:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800712a:	b289      	uxth	r1, r1
 800712c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007130:	4577      	cmp	r7, lr
 8007132:	f849 1b04 	str.w	r1, [r9], #4
 8007136:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800713a:	d8e2      	bhi.n	8007102 <__multiply+0xb2>
 800713c:	9a01      	ldr	r2, [sp, #4]
 800713e:	f845 c002 	str.w	ip, [r5, r2]
 8007142:	9a03      	ldr	r2, [sp, #12]
 8007144:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007148:	3304      	adds	r3, #4
 800714a:	f1b9 0f00 	cmp.w	r9, #0
 800714e:	d021      	beq.n	8007194 <__multiply+0x144>
 8007150:	6829      	ldr	r1, [r5, #0]
 8007152:	f104 0c14 	add.w	ip, r4, #20
 8007156:	46ae      	mov	lr, r5
 8007158:	f04f 0a00 	mov.w	sl, #0
 800715c:	f8bc b000 	ldrh.w	fp, [ip]
 8007160:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007164:	fb09 220b 	mla	r2, r9, fp, r2
 8007168:	4452      	add	r2, sl
 800716a:	b289      	uxth	r1, r1
 800716c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007170:	f84e 1b04 	str.w	r1, [lr], #4
 8007174:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007178:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800717c:	f8be 1000 	ldrh.w	r1, [lr]
 8007180:	fb09 110a 	mla	r1, r9, sl, r1
 8007184:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007188:	4567      	cmp	r7, ip
 800718a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800718e:	d8e5      	bhi.n	800715c <__multiply+0x10c>
 8007190:	9a01      	ldr	r2, [sp, #4]
 8007192:	50a9      	str	r1, [r5, r2]
 8007194:	3504      	adds	r5, #4
 8007196:	e799      	b.n	80070cc <__multiply+0x7c>
 8007198:	3e01      	subs	r6, #1
 800719a:	e79b      	b.n	80070d4 <__multiply+0x84>
 800719c:	08009a19 	.word	0x08009a19
 80071a0:	08009a2a 	.word	0x08009a2a

080071a4 <__pow5mult>:
 80071a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071a8:	4615      	mov	r5, r2
 80071aa:	f012 0203 	ands.w	r2, r2, #3
 80071ae:	4606      	mov	r6, r0
 80071b0:	460f      	mov	r7, r1
 80071b2:	d007      	beq.n	80071c4 <__pow5mult+0x20>
 80071b4:	4c25      	ldr	r4, [pc, #148]	; (800724c <__pow5mult+0xa8>)
 80071b6:	3a01      	subs	r2, #1
 80071b8:	2300      	movs	r3, #0
 80071ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80071be:	f7ff fe53 	bl	8006e68 <__multadd>
 80071c2:	4607      	mov	r7, r0
 80071c4:	10ad      	asrs	r5, r5, #2
 80071c6:	d03d      	beq.n	8007244 <__pow5mult+0xa0>
 80071c8:	69f4      	ldr	r4, [r6, #28]
 80071ca:	b97c      	cbnz	r4, 80071ec <__pow5mult+0x48>
 80071cc:	2010      	movs	r0, #16
 80071ce:	f7ff fd35 	bl	8006c3c <malloc>
 80071d2:	4602      	mov	r2, r0
 80071d4:	61f0      	str	r0, [r6, #28]
 80071d6:	b928      	cbnz	r0, 80071e4 <__pow5mult+0x40>
 80071d8:	4b1d      	ldr	r3, [pc, #116]	; (8007250 <__pow5mult+0xac>)
 80071da:	481e      	ldr	r0, [pc, #120]	; (8007254 <__pow5mult+0xb0>)
 80071dc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80071e0:	f001 fb6e 	bl	80088c0 <__assert_func>
 80071e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071e8:	6004      	str	r4, [r0, #0]
 80071ea:	60c4      	str	r4, [r0, #12]
 80071ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80071f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071f4:	b94c      	cbnz	r4, 800720a <__pow5mult+0x66>
 80071f6:	f240 2171 	movw	r1, #625	; 0x271
 80071fa:	4630      	mov	r0, r6
 80071fc:	f7ff ff12 	bl	8007024 <__i2b>
 8007200:	2300      	movs	r3, #0
 8007202:	f8c8 0008 	str.w	r0, [r8, #8]
 8007206:	4604      	mov	r4, r0
 8007208:	6003      	str	r3, [r0, #0]
 800720a:	f04f 0900 	mov.w	r9, #0
 800720e:	07eb      	lsls	r3, r5, #31
 8007210:	d50a      	bpl.n	8007228 <__pow5mult+0x84>
 8007212:	4639      	mov	r1, r7
 8007214:	4622      	mov	r2, r4
 8007216:	4630      	mov	r0, r6
 8007218:	f7ff ff1a 	bl	8007050 <__multiply>
 800721c:	4639      	mov	r1, r7
 800721e:	4680      	mov	r8, r0
 8007220:	4630      	mov	r0, r6
 8007222:	f7ff fdff 	bl	8006e24 <_Bfree>
 8007226:	4647      	mov	r7, r8
 8007228:	106d      	asrs	r5, r5, #1
 800722a:	d00b      	beq.n	8007244 <__pow5mult+0xa0>
 800722c:	6820      	ldr	r0, [r4, #0]
 800722e:	b938      	cbnz	r0, 8007240 <__pow5mult+0x9c>
 8007230:	4622      	mov	r2, r4
 8007232:	4621      	mov	r1, r4
 8007234:	4630      	mov	r0, r6
 8007236:	f7ff ff0b 	bl	8007050 <__multiply>
 800723a:	6020      	str	r0, [r4, #0]
 800723c:	f8c0 9000 	str.w	r9, [r0]
 8007240:	4604      	mov	r4, r0
 8007242:	e7e4      	b.n	800720e <__pow5mult+0x6a>
 8007244:	4638      	mov	r0, r7
 8007246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800724a:	bf00      	nop
 800724c:	08009b78 	.word	0x08009b78
 8007250:	080099aa 	.word	0x080099aa
 8007254:	08009a2a 	.word	0x08009a2a

08007258 <__lshift>:
 8007258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800725c:	460c      	mov	r4, r1
 800725e:	6849      	ldr	r1, [r1, #4]
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007266:	68a3      	ldr	r3, [r4, #8]
 8007268:	4607      	mov	r7, r0
 800726a:	4691      	mov	r9, r2
 800726c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007270:	f108 0601 	add.w	r6, r8, #1
 8007274:	42b3      	cmp	r3, r6
 8007276:	db0b      	blt.n	8007290 <__lshift+0x38>
 8007278:	4638      	mov	r0, r7
 800727a:	f7ff fd93 	bl	8006da4 <_Balloc>
 800727e:	4605      	mov	r5, r0
 8007280:	b948      	cbnz	r0, 8007296 <__lshift+0x3e>
 8007282:	4602      	mov	r2, r0
 8007284:	4b28      	ldr	r3, [pc, #160]	; (8007328 <__lshift+0xd0>)
 8007286:	4829      	ldr	r0, [pc, #164]	; (800732c <__lshift+0xd4>)
 8007288:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800728c:	f001 fb18 	bl	80088c0 <__assert_func>
 8007290:	3101      	adds	r1, #1
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	e7ee      	b.n	8007274 <__lshift+0x1c>
 8007296:	2300      	movs	r3, #0
 8007298:	f100 0114 	add.w	r1, r0, #20
 800729c:	f100 0210 	add.w	r2, r0, #16
 80072a0:	4618      	mov	r0, r3
 80072a2:	4553      	cmp	r3, sl
 80072a4:	db33      	blt.n	800730e <__lshift+0xb6>
 80072a6:	6920      	ldr	r0, [r4, #16]
 80072a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072ac:	f104 0314 	add.w	r3, r4, #20
 80072b0:	f019 091f 	ands.w	r9, r9, #31
 80072b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80072b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80072bc:	d02b      	beq.n	8007316 <__lshift+0xbe>
 80072be:	f1c9 0e20 	rsb	lr, r9, #32
 80072c2:	468a      	mov	sl, r1
 80072c4:	2200      	movs	r2, #0
 80072c6:	6818      	ldr	r0, [r3, #0]
 80072c8:	fa00 f009 	lsl.w	r0, r0, r9
 80072cc:	4310      	orrs	r0, r2
 80072ce:	f84a 0b04 	str.w	r0, [sl], #4
 80072d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072d6:	459c      	cmp	ip, r3
 80072d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80072dc:	d8f3      	bhi.n	80072c6 <__lshift+0x6e>
 80072de:	ebac 0304 	sub.w	r3, ip, r4
 80072e2:	3b15      	subs	r3, #21
 80072e4:	f023 0303 	bic.w	r3, r3, #3
 80072e8:	3304      	adds	r3, #4
 80072ea:	f104 0015 	add.w	r0, r4, #21
 80072ee:	4584      	cmp	ip, r0
 80072f0:	bf38      	it	cc
 80072f2:	2304      	movcc	r3, #4
 80072f4:	50ca      	str	r2, [r1, r3]
 80072f6:	b10a      	cbz	r2, 80072fc <__lshift+0xa4>
 80072f8:	f108 0602 	add.w	r6, r8, #2
 80072fc:	3e01      	subs	r6, #1
 80072fe:	4638      	mov	r0, r7
 8007300:	612e      	str	r6, [r5, #16]
 8007302:	4621      	mov	r1, r4
 8007304:	f7ff fd8e 	bl	8006e24 <_Bfree>
 8007308:	4628      	mov	r0, r5
 800730a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800730e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007312:	3301      	adds	r3, #1
 8007314:	e7c5      	b.n	80072a2 <__lshift+0x4a>
 8007316:	3904      	subs	r1, #4
 8007318:	f853 2b04 	ldr.w	r2, [r3], #4
 800731c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007320:	459c      	cmp	ip, r3
 8007322:	d8f9      	bhi.n	8007318 <__lshift+0xc0>
 8007324:	e7ea      	b.n	80072fc <__lshift+0xa4>
 8007326:	bf00      	nop
 8007328:	08009a19 	.word	0x08009a19
 800732c:	08009a2a 	.word	0x08009a2a

08007330 <__mcmp>:
 8007330:	b530      	push	{r4, r5, lr}
 8007332:	6902      	ldr	r2, [r0, #16]
 8007334:	690c      	ldr	r4, [r1, #16]
 8007336:	1b12      	subs	r2, r2, r4
 8007338:	d10e      	bne.n	8007358 <__mcmp+0x28>
 800733a:	f100 0314 	add.w	r3, r0, #20
 800733e:	3114      	adds	r1, #20
 8007340:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007344:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007348:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800734c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007350:	42a5      	cmp	r5, r4
 8007352:	d003      	beq.n	800735c <__mcmp+0x2c>
 8007354:	d305      	bcc.n	8007362 <__mcmp+0x32>
 8007356:	2201      	movs	r2, #1
 8007358:	4610      	mov	r0, r2
 800735a:	bd30      	pop	{r4, r5, pc}
 800735c:	4283      	cmp	r3, r0
 800735e:	d3f3      	bcc.n	8007348 <__mcmp+0x18>
 8007360:	e7fa      	b.n	8007358 <__mcmp+0x28>
 8007362:	f04f 32ff 	mov.w	r2, #4294967295
 8007366:	e7f7      	b.n	8007358 <__mcmp+0x28>

08007368 <__mdiff>:
 8007368:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736c:	460c      	mov	r4, r1
 800736e:	4606      	mov	r6, r0
 8007370:	4611      	mov	r1, r2
 8007372:	4620      	mov	r0, r4
 8007374:	4690      	mov	r8, r2
 8007376:	f7ff ffdb 	bl	8007330 <__mcmp>
 800737a:	1e05      	subs	r5, r0, #0
 800737c:	d110      	bne.n	80073a0 <__mdiff+0x38>
 800737e:	4629      	mov	r1, r5
 8007380:	4630      	mov	r0, r6
 8007382:	f7ff fd0f 	bl	8006da4 <_Balloc>
 8007386:	b930      	cbnz	r0, 8007396 <__mdiff+0x2e>
 8007388:	4b3a      	ldr	r3, [pc, #232]	; (8007474 <__mdiff+0x10c>)
 800738a:	4602      	mov	r2, r0
 800738c:	f240 2137 	movw	r1, #567	; 0x237
 8007390:	4839      	ldr	r0, [pc, #228]	; (8007478 <__mdiff+0x110>)
 8007392:	f001 fa95 	bl	80088c0 <__assert_func>
 8007396:	2301      	movs	r3, #1
 8007398:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800739c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	bfa4      	itt	ge
 80073a2:	4643      	movge	r3, r8
 80073a4:	46a0      	movge	r8, r4
 80073a6:	4630      	mov	r0, r6
 80073a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80073ac:	bfa6      	itte	ge
 80073ae:	461c      	movge	r4, r3
 80073b0:	2500      	movge	r5, #0
 80073b2:	2501      	movlt	r5, #1
 80073b4:	f7ff fcf6 	bl	8006da4 <_Balloc>
 80073b8:	b920      	cbnz	r0, 80073c4 <__mdiff+0x5c>
 80073ba:	4b2e      	ldr	r3, [pc, #184]	; (8007474 <__mdiff+0x10c>)
 80073bc:	4602      	mov	r2, r0
 80073be:	f240 2145 	movw	r1, #581	; 0x245
 80073c2:	e7e5      	b.n	8007390 <__mdiff+0x28>
 80073c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80073c8:	6926      	ldr	r6, [r4, #16]
 80073ca:	60c5      	str	r5, [r0, #12]
 80073cc:	f104 0914 	add.w	r9, r4, #20
 80073d0:	f108 0514 	add.w	r5, r8, #20
 80073d4:	f100 0e14 	add.w	lr, r0, #20
 80073d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80073dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80073e0:	f108 0210 	add.w	r2, r8, #16
 80073e4:	46f2      	mov	sl, lr
 80073e6:	2100      	movs	r1, #0
 80073e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80073ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80073f0:	fa11 f88b 	uxtah	r8, r1, fp
 80073f4:	b299      	uxth	r1, r3
 80073f6:	0c1b      	lsrs	r3, r3, #16
 80073f8:	eba8 0801 	sub.w	r8, r8, r1
 80073fc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007400:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007404:	fa1f f888 	uxth.w	r8, r8
 8007408:	1419      	asrs	r1, r3, #16
 800740a:	454e      	cmp	r6, r9
 800740c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007410:	f84a 3b04 	str.w	r3, [sl], #4
 8007414:	d8e8      	bhi.n	80073e8 <__mdiff+0x80>
 8007416:	1b33      	subs	r3, r6, r4
 8007418:	3b15      	subs	r3, #21
 800741a:	f023 0303 	bic.w	r3, r3, #3
 800741e:	3304      	adds	r3, #4
 8007420:	3415      	adds	r4, #21
 8007422:	42a6      	cmp	r6, r4
 8007424:	bf38      	it	cc
 8007426:	2304      	movcc	r3, #4
 8007428:	441d      	add	r5, r3
 800742a:	4473      	add	r3, lr
 800742c:	469e      	mov	lr, r3
 800742e:	462e      	mov	r6, r5
 8007430:	4566      	cmp	r6, ip
 8007432:	d30e      	bcc.n	8007452 <__mdiff+0xea>
 8007434:	f10c 0203 	add.w	r2, ip, #3
 8007438:	1b52      	subs	r2, r2, r5
 800743a:	f022 0203 	bic.w	r2, r2, #3
 800743e:	3d03      	subs	r5, #3
 8007440:	45ac      	cmp	ip, r5
 8007442:	bf38      	it	cc
 8007444:	2200      	movcc	r2, #0
 8007446:	4413      	add	r3, r2
 8007448:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800744c:	b17a      	cbz	r2, 800746e <__mdiff+0x106>
 800744e:	6107      	str	r7, [r0, #16]
 8007450:	e7a4      	b.n	800739c <__mdiff+0x34>
 8007452:	f856 8b04 	ldr.w	r8, [r6], #4
 8007456:	fa11 f288 	uxtah	r2, r1, r8
 800745a:	1414      	asrs	r4, r2, #16
 800745c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007460:	b292      	uxth	r2, r2
 8007462:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007466:	f84e 2b04 	str.w	r2, [lr], #4
 800746a:	1421      	asrs	r1, r4, #16
 800746c:	e7e0      	b.n	8007430 <__mdiff+0xc8>
 800746e:	3f01      	subs	r7, #1
 8007470:	e7ea      	b.n	8007448 <__mdiff+0xe0>
 8007472:	bf00      	nop
 8007474:	08009a19 	.word	0x08009a19
 8007478:	08009a2a 	.word	0x08009a2a

0800747c <__ulp>:
 800747c:	b082      	sub	sp, #8
 800747e:	ed8d 0b00 	vstr	d0, [sp]
 8007482:	9a01      	ldr	r2, [sp, #4]
 8007484:	4b0f      	ldr	r3, [pc, #60]	; (80074c4 <__ulp+0x48>)
 8007486:	4013      	ands	r3, r2
 8007488:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800748c:	2b00      	cmp	r3, #0
 800748e:	dc08      	bgt.n	80074a2 <__ulp+0x26>
 8007490:	425b      	negs	r3, r3
 8007492:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007496:	ea4f 5223 	mov.w	r2, r3, asr #20
 800749a:	da04      	bge.n	80074a6 <__ulp+0x2a>
 800749c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80074a0:	4113      	asrs	r3, r2
 80074a2:	2200      	movs	r2, #0
 80074a4:	e008      	b.n	80074b8 <__ulp+0x3c>
 80074a6:	f1a2 0314 	sub.w	r3, r2, #20
 80074aa:	2b1e      	cmp	r3, #30
 80074ac:	bfda      	itte	le
 80074ae:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80074b2:	40da      	lsrle	r2, r3
 80074b4:	2201      	movgt	r2, #1
 80074b6:	2300      	movs	r3, #0
 80074b8:	4619      	mov	r1, r3
 80074ba:	4610      	mov	r0, r2
 80074bc:	ec41 0b10 	vmov	d0, r0, r1
 80074c0:	b002      	add	sp, #8
 80074c2:	4770      	bx	lr
 80074c4:	7ff00000 	.word	0x7ff00000

080074c8 <__b2d>:
 80074c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074cc:	6906      	ldr	r6, [r0, #16]
 80074ce:	f100 0814 	add.w	r8, r0, #20
 80074d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80074d6:	1f37      	subs	r7, r6, #4
 80074d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80074dc:	4610      	mov	r0, r2
 80074de:	f7ff fd53 	bl	8006f88 <__hi0bits>
 80074e2:	f1c0 0320 	rsb	r3, r0, #32
 80074e6:	280a      	cmp	r0, #10
 80074e8:	600b      	str	r3, [r1, #0]
 80074ea:	491b      	ldr	r1, [pc, #108]	; (8007558 <__b2d+0x90>)
 80074ec:	dc15      	bgt.n	800751a <__b2d+0x52>
 80074ee:	f1c0 0c0b 	rsb	ip, r0, #11
 80074f2:	fa22 f30c 	lsr.w	r3, r2, ip
 80074f6:	45b8      	cmp	r8, r7
 80074f8:	ea43 0501 	orr.w	r5, r3, r1
 80074fc:	bf34      	ite	cc
 80074fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007502:	2300      	movcs	r3, #0
 8007504:	3015      	adds	r0, #21
 8007506:	fa02 f000 	lsl.w	r0, r2, r0
 800750a:	fa23 f30c 	lsr.w	r3, r3, ip
 800750e:	4303      	orrs	r3, r0
 8007510:	461c      	mov	r4, r3
 8007512:	ec45 4b10 	vmov	d0, r4, r5
 8007516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800751a:	45b8      	cmp	r8, r7
 800751c:	bf3a      	itte	cc
 800751e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007522:	f1a6 0708 	subcc.w	r7, r6, #8
 8007526:	2300      	movcs	r3, #0
 8007528:	380b      	subs	r0, #11
 800752a:	d012      	beq.n	8007552 <__b2d+0x8a>
 800752c:	f1c0 0120 	rsb	r1, r0, #32
 8007530:	fa23 f401 	lsr.w	r4, r3, r1
 8007534:	4082      	lsls	r2, r0
 8007536:	4322      	orrs	r2, r4
 8007538:	4547      	cmp	r7, r8
 800753a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800753e:	bf8c      	ite	hi
 8007540:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007544:	2200      	movls	r2, #0
 8007546:	4083      	lsls	r3, r0
 8007548:	40ca      	lsrs	r2, r1
 800754a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800754e:	4313      	orrs	r3, r2
 8007550:	e7de      	b.n	8007510 <__b2d+0x48>
 8007552:	ea42 0501 	orr.w	r5, r2, r1
 8007556:	e7db      	b.n	8007510 <__b2d+0x48>
 8007558:	3ff00000 	.word	0x3ff00000

0800755c <__d2b>:
 800755c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007560:	460f      	mov	r7, r1
 8007562:	2101      	movs	r1, #1
 8007564:	ec59 8b10 	vmov	r8, r9, d0
 8007568:	4616      	mov	r6, r2
 800756a:	f7ff fc1b 	bl	8006da4 <_Balloc>
 800756e:	4604      	mov	r4, r0
 8007570:	b930      	cbnz	r0, 8007580 <__d2b+0x24>
 8007572:	4602      	mov	r2, r0
 8007574:	4b24      	ldr	r3, [pc, #144]	; (8007608 <__d2b+0xac>)
 8007576:	4825      	ldr	r0, [pc, #148]	; (800760c <__d2b+0xb0>)
 8007578:	f240 310f 	movw	r1, #783	; 0x30f
 800757c:	f001 f9a0 	bl	80088c0 <__assert_func>
 8007580:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007584:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007588:	bb2d      	cbnz	r5, 80075d6 <__d2b+0x7a>
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	f1b8 0300 	subs.w	r3, r8, #0
 8007590:	d026      	beq.n	80075e0 <__d2b+0x84>
 8007592:	4668      	mov	r0, sp
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	f7ff fd17 	bl	8006fc8 <__lo0bits>
 800759a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800759e:	b1e8      	cbz	r0, 80075dc <__d2b+0x80>
 80075a0:	f1c0 0320 	rsb	r3, r0, #32
 80075a4:	fa02 f303 	lsl.w	r3, r2, r3
 80075a8:	430b      	orrs	r3, r1
 80075aa:	40c2      	lsrs	r2, r0
 80075ac:	6163      	str	r3, [r4, #20]
 80075ae:	9201      	str	r2, [sp, #4]
 80075b0:	9b01      	ldr	r3, [sp, #4]
 80075b2:	61a3      	str	r3, [r4, #24]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bf14      	ite	ne
 80075b8:	2202      	movne	r2, #2
 80075ba:	2201      	moveq	r2, #1
 80075bc:	6122      	str	r2, [r4, #16]
 80075be:	b1bd      	cbz	r5, 80075f0 <__d2b+0x94>
 80075c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80075c4:	4405      	add	r5, r0
 80075c6:	603d      	str	r5, [r7, #0]
 80075c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80075cc:	6030      	str	r0, [r6, #0]
 80075ce:	4620      	mov	r0, r4
 80075d0:	b003      	add	sp, #12
 80075d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075da:	e7d6      	b.n	800758a <__d2b+0x2e>
 80075dc:	6161      	str	r1, [r4, #20]
 80075de:	e7e7      	b.n	80075b0 <__d2b+0x54>
 80075e0:	a801      	add	r0, sp, #4
 80075e2:	f7ff fcf1 	bl	8006fc8 <__lo0bits>
 80075e6:	9b01      	ldr	r3, [sp, #4]
 80075e8:	6163      	str	r3, [r4, #20]
 80075ea:	3020      	adds	r0, #32
 80075ec:	2201      	movs	r2, #1
 80075ee:	e7e5      	b.n	80075bc <__d2b+0x60>
 80075f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075f8:	6038      	str	r0, [r7, #0]
 80075fa:	6918      	ldr	r0, [r3, #16]
 80075fc:	f7ff fcc4 	bl	8006f88 <__hi0bits>
 8007600:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007604:	e7e2      	b.n	80075cc <__d2b+0x70>
 8007606:	bf00      	nop
 8007608:	08009a19 	.word	0x08009a19
 800760c:	08009a2a 	.word	0x08009a2a

08007610 <__ratio>:
 8007610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	4688      	mov	r8, r1
 8007616:	4669      	mov	r1, sp
 8007618:	4681      	mov	r9, r0
 800761a:	f7ff ff55 	bl	80074c8 <__b2d>
 800761e:	a901      	add	r1, sp, #4
 8007620:	4640      	mov	r0, r8
 8007622:	ec55 4b10 	vmov	r4, r5, d0
 8007626:	f7ff ff4f 	bl	80074c8 <__b2d>
 800762a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800762e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007632:	eba3 0c02 	sub.w	ip, r3, r2
 8007636:	e9dd 3200 	ldrd	r3, r2, [sp]
 800763a:	1a9b      	subs	r3, r3, r2
 800763c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007640:	ec51 0b10 	vmov	r0, r1, d0
 8007644:	2b00      	cmp	r3, #0
 8007646:	bfd6      	itet	le
 8007648:	460a      	movle	r2, r1
 800764a:	462a      	movgt	r2, r5
 800764c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007650:	468b      	mov	fp, r1
 8007652:	462f      	mov	r7, r5
 8007654:	bfd4      	ite	le
 8007656:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800765a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800765e:	4620      	mov	r0, r4
 8007660:	ee10 2a10 	vmov	r2, s0
 8007664:	465b      	mov	r3, fp
 8007666:	4639      	mov	r1, r7
 8007668:	f7f9 f8f8 	bl	800085c <__aeabi_ddiv>
 800766c:	ec41 0b10 	vmov	d0, r0, r1
 8007670:	b003      	add	sp, #12
 8007672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007676 <__copybits>:
 8007676:	3901      	subs	r1, #1
 8007678:	b570      	push	{r4, r5, r6, lr}
 800767a:	1149      	asrs	r1, r1, #5
 800767c:	6914      	ldr	r4, [r2, #16]
 800767e:	3101      	adds	r1, #1
 8007680:	f102 0314 	add.w	r3, r2, #20
 8007684:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007688:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800768c:	1f05      	subs	r5, r0, #4
 800768e:	42a3      	cmp	r3, r4
 8007690:	d30c      	bcc.n	80076ac <__copybits+0x36>
 8007692:	1aa3      	subs	r3, r4, r2
 8007694:	3b11      	subs	r3, #17
 8007696:	f023 0303 	bic.w	r3, r3, #3
 800769a:	3211      	adds	r2, #17
 800769c:	42a2      	cmp	r2, r4
 800769e:	bf88      	it	hi
 80076a0:	2300      	movhi	r3, #0
 80076a2:	4418      	add	r0, r3
 80076a4:	2300      	movs	r3, #0
 80076a6:	4288      	cmp	r0, r1
 80076a8:	d305      	bcc.n	80076b6 <__copybits+0x40>
 80076aa:	bd70      	pop	{r4, r5, r6, pc}
 80076ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80076b0:	f845 6f04 	str.w	r6, [r5, #4]!
 80076b4:	e7eb      	b.n	800768e <__copybits+0x18>
 80076b6:	f840 3b04 	str.w	r3, [r0], #4
 80076ba:	e7f4      	b.n	80076a6 <__copybits+0x30>

080076bc <__any_on>:
 80076bc:	f100 0214 	add.w	r2, r0, #20
 80076c0:	6900      	ldr	r0, [r0, #16]
 80076c2:	114b      	asrs	r3, r1, #5
 80076c4:	4298      	cmp	r0, r3
 80076c6:	b510      	push	{r4, lr}
 80076c8:	db11      	blt.n	80076ee <__any_on+0x32>
 80076ca:	dd0a      	ble.n	80076e2 <__any_on+0x26>
 80076cc:	f011 011f 	ands.w	r1, r1, #31
 80076d0:	d007      	beq.n	80076e2 <__any_on+0x26>
 80076d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80076d6:	fa24 f001 	lsr.w	r0, r4, r1
 80076da:	fa00 f101 	lsl.w	r1, r0, r1
 80076de:	428c      	cmp	r4, r1
 80076e0:	d10b      	bne.n	80076fa <__any_on+0x3e>
 80076e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d803      	bhi.n	80076f2 <__any_on+0x36>
 80076ea:	2000      	movs	r0, #0
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	4603      	mov	r3, r0
 80076f0:	e7f7      	b.n	80076e2 <__any_on+0x26>
 80076f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076f6:	2900      	cmp	r1, #0
 80076f8:	d0f5      	beq.n	80076e6 <__any_on+0x2a>
 80076fa:	2001      	movs	r0, #1
 80076fc:	e7f6      	b.n	80076ec <__any_on+0x30>

080076fe <sulp>:
 80076fe:	b570      	push	{r4, r5, r6, lr}
 8007700:	4604      	mov	r4, r0
 8007702:	460d      	mov	r5, r1
 8007704:	ec45 4b10 	vmov	d0, r4, r5
 8007708:	4616      	mov	r6, r2
 800770a:	f7ff feb7 	bl	800747c <__ulp>
 800770e:	ec51 0b10 	vmov	r0, r1, d0
 8007712:	b17e      	cbz	r6, 8007734 <sulp+0x36>
 8007714:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007718:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800771c:	2b00      	cmp	r3, #0
 800771e:	dd09      	ble.n	8007734 <sulp+0x36>
 8007720:	051b      	lsls	r3, r3, #20
 8007722:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007726:	2400      	movs	r4, #0
 8007728:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800772c:	4622      	mov	r2, r4
 800772e:	462b      	mov	r3, r5
 8007730:	f7f8 ff6a 	bl	8000608 <__aeabi_dmul>
 8007734:	bd70      	pop	{r4, r5, r6, pc}
	...

08007738 <_strtod_l>:
 8007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	ed2d 8b02 	vpush	{d8}
 8007740:	b09b      	sub	sp, #108	; 0x6c
 8007742:	4604      	mov	r4, r0
 8007744:	9213      	str	r2, [sp, #76]	; 0x4c
 8007746:	2200      	movs	r2, #0
 8007748:	9216      	str	r2, [sp, #88]	; 0x58
 800774a:	460d      	mov	r5, r1
 800774c:	f04f 0800 	mov.w	r8, #0
 8007750:	f04f 0900 	mov.w	r9, #0
 8007754:	460a      	mov	r2, r1
 8007756:	9215      	str	r2, [sp, #84]	; 0x54
 8007758:	7811      	ldrb	r1, [r2, #0]
 800775a:	292b      	cmp	r1, #43	; 0x2b
 800775c:	d04c      	beq.n	80077f8 <_strtod_l+0xc0>
 800775e:	d83a      	bhi.n	80077d6 <_strtod_l+0x9e>
 8007760:	290d      	cmp	r1, #13
 8007762:	d834      	bhi.n	80077ce <_strtod_l+0x96>
 8007764:	2908      	cmp	r1, #8
 8007766:	d834      	bhi.n	80077d2 <_strtod_l+0x9a>
 8007768:	2900      	cmp	r1, #0
 800776a:	d03d      	beq.n	80077e8 <_strtod_l+0xb0>
 800776c:	2200      	movs	r2, #0
 800776e:	920a      	str	r2, [sp, #40]	; 0x28
 8007770:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007772:	7832      	ldrb	r2, [r6, #0]
 8007774:	2a30      	cmp	r2, #48	; 0x30
 8007776:	f040 80b4 	bne.w	80078e2 <_strtod_l+0x1aa>
 800777a:	7872      	ldrb	r2, [r6, #1]
 800777c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007780:	2a58      	cmp	r2, #88	; 0x58
 8007782:	d170      	bne.n	8007866 <_strtod_l+0x12e>
 8007784:	9302      	str	r3, [sp, #8]
 8007786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007788:	9301      	str	r3, [sp, #4]
 800778a:	ab16      	add	r3, sp, #88	; 0x58
 800778c:	9300      	str	r3, [sp, #0]
 800778e:	4a8e      	ldr	r2, [pc, #568]	; (80079c8 <_strtod_l+0x290>)
 8007790:	ab17      	add	r3, sp, #92	; 0x5c
 8007792:	a915      	add	r1, sp, #84	; 0x54
 8007794:	4620      	mov	r0, r4
 8007796:	f001 f92f 	bl	80089f8 <__gethex>
 800779a:	f010 070f 	ands.w	r7, r0, #15
 800779e:	4605      	mov	r5, r0
 80077a0:	d005      	beq.n	80077ae <_strtod_l+0x76>
 80077a2:	2f06      	cmp	r7, #6
 80077a4:	d12a      	bne.n	80077fc <_strtod_l+0xc4>
 80077a6:	3601      	adds	r6, #1
 80077a8:	2300      	movs	r3, #0
 80077aa:	9615      	str	r6, [sp, #84]	; 0x54
 80077ac:	930a      	str	r3, [sp, #40]	; 0x28
 80077ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f040 857f 	bne.w	80082b4 <_strtod_l+0xb7c>
 80077b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b8:	b1db      	cbz	r3, 80077f2 <_strtod_l+0xba>
 80077ba:	4642      	mov	r2, r8
 80077bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80077c0:	ec43 2b10 	vmov	d0, r2, r3
 80077c4:	b01b      	add	sp, #108	; 0x6c
 80077c6:	ecbd 8b02 	vpop	{d8}
 80077ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ce:	2920      	cmp	r1, #32
 80077d0:	d1cc      	bne.n	800776c <_strtod_l+0x34>
 80077d2:	3201      	adds	r2, #1
 80077d4:	e7bf      	b.n	8007756 <_strtod_l+0x1e>
 80077d6:	292d      	cmp	r1, #45	; 0x2d
 80077d8:	d1c8      	bne.n	800776c <_strtod_l+0x34>
 80077da:	2101      	movs	r1, #1
 80077dc:	910a      	str	r1, [sp, #40]	; 0x28
 80077de:	1c51      	adds	r1, r2, #1
 80077e0:	9115      	str	r1, [sp, #84]	; 0x54
 80077e2:	7852      	ldrb	r2, [r2, #1]
 80077e4:	2a00      	cmp	r2, #0
 80077e6:	d1c3      	bne.n	8007770 <_strtod_l+0x38>
 80077e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077ea:	9515      	str	r5, [sp, #84]	; 0x54
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f040 855f 	bne.w	80082b0 <_strtod_l+0xb78>
 80077f2:	4642      	mov	r2, r8
 80077f4:	464b      	mov	r3, r9
 80077f6:	e7e3      	b.n	80077c0 <_strtod_l+0x88>
 80077f8:	2100      	movs	r1, #0
 80077fa:	e7ef      	b.n	80077dc <_strtod_l+0xa4>
 80077fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80077fe:	b13a      	cbz	r2, 8007810 <_strtod_l+0xd8>
 8007800:	2135      	movs	r1, #53	; 0x35
 8007802:	a818      	add	r0, sp, #96	; 0x60
 8007804:	f7ff ff37 	bl	8007676 <__copybits>
 8007808:	9916      	ldr	r1, [sp, #88]	; 0x58
 800780a:	4620      	mov	r0, r4
 800780c:	f7ff fb0a 	bl	8006e24 <_Bfree>
 8007810:	3f01      	subs	r7, #1
 8007812:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007814:	2f04      	cmp	r7, #4
 8007816:	d806      	bhi.n	8007826 <_strtod_l+0xee>
 8007818:	e8df f007 	tbb	[pc, r7]
 800781c:	201d0314 	.word	0x201d0314
 8007820:	14          	.byte	0x14
 8007821:	00          	.byte	0x00
 8007822:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007826:	05e9      	lsls	r1, r5, #23
 8007828:	bf48      	it	mi
 800782a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800782e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007832:	0d1b      	lsrs	r3, r3, #20
 8007834:	051b      	lsls	r3, r3, #20
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1b9      	bne.n	80077ae <_strtod_l+0x76>
 800783a:	f7fe faf7 	bl	8005e2c <__errno>
 800783e:	2322      	movs	r3, #34	; 0x22
 8007840:	6003      	str	r3, [r0, #0]
 8007842:	e7b4      	b.n	80077ae <_strtod_l+0x76>
 8007844:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007848:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800784c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007850:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007854:	e7e7      	b.n	8007826 <_strtod_l+0xee>
 8007856:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80079d0 <_strtod_l+0x298>
 800785a:	e7e4      	b.n	8007826 <_strtod_l+0xee>
 800785c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007860:	f04f 38ff 	mov.w	r8, #4294967295
 8007864:	e7df      	b.n	8007826 <_strtod_l+0xee>
 8007866:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007868:	1c5a      	adds	r2, r3, #1
 800786a:	9215      	str	r2, [sp, #84]	; 0x54
 800786c:	785b      	ldrb	r3, [r3, #1]
 800786e:	2b30      	cmp	r3, #48	; 0x30
 8007870:	d0f9      	beq.n	8007866 <_strtod_l+0x12e>
 8007872:	2b00      	cmp	r3, #0
 8007874:	d09b      	beq.n	80077ae <_strtod_l+0x76>
 8007876:	2301      	movs	r3, #1
 8007878:	f04f 0a00 	mov.w	sl, #0
 800787c:	9304      	str	r3, [sp, #16]
 800787e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007880:	930b      	str	r3, [sp, #44]	; 0x2c
 8007882:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007886:	46d3      	mov	fp, sl
 8007888:	220a      	movs	r2, #10
 800788a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800788c:	7806      	ldrb	r6, [r0, #0]
 800788e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007892:	b2d9      	uxtb	r1, r3
 8007894:	2909      	cmp	r1, #9
 8007896:	d926      	bls.n	80078e6 <_strtod_l+0x1ae>
 8007898:	494c      	ldr	r1, [pc, #304]	; (80079cc <_strtod_l+0x294>)
 800789a:	2201      	movs	r2, #1
 800789c:	f000 ffe6 	bl	800886c <strncmp>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	d030      	beq.n	8007906 <_strtod_l+0x1ce>
 80078a4:	2000      	movs	r0, #0
 80078a6:	4632      	mov	r2, r6
 80078a8:	9005      	str	r0, [sp, #20]
 80078aa:	465e      	mov	r6, fp
 80078ac:	4603      	mov	r3, r0
 80078ae:	2a65      	cmp	r2, #101	; 0x65
 80078b0:	d001      	beq.n	80078b6 <_strtod_l+0x17e>
 80078b2:	2a45      	cmp	r2, #69	; 0x45
 80078b4:	d113      	bne.n	80078de <_strtod_l+0x1a6>
 80078b6:	b91e      	cbnz	r6, 80078c0 <_strtod_l+0x188>
 80078b8:	9a04      	ldr	r2, [sp, #16]
 80078ba:	4302      	orrs	r2, r0
 80078bc:	d094      	beq.n	80077e8 <_strtod_l+0xb0>
 80078be:	2600      	movs	r6, #0
 80078c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80078c2:	1c6a      	adds	r2, r5, #1
 80078c4:	9215      	str	r2, [sp, #84]	; 0x54
 80078c6:	786a      	ldrb	r2, [r5, #1]
 80078c8:	2a2b      	cmp	r2, #43	; 0x2b
 80078ca:	d074      	beq.n	80079b6 <_strtod_l+0x27e>
 80078cc:	2a2d      	cmp	r2, #45	; 0x2d
 80078ce:	d078      	beq.n	80079c2 <_strtod_l+0x28a>
 80078d0:	f04f 0c00 	mov.w	ip, #0
 80078d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80078d8:	2909      	cmp	r1, #9
 80078da:	d97f      	bls.n	80079dc <_strtod_l+0x2a4>
 80078dc:	9515      	str	r5, [sp, #84]	; 0x54
 80078de:	2700      	movs	r7, #0
 80078e0:	e09e      	b.n	8007a20 <_strtod_l+0x2e8>
 80078e2:	2300      	movs	r3, #0
 80078e4:	e7c8      	b.n	8007878 <_strtod_l+0x140>
 80078e6:	f1bb 0f08 	cmp.w	fp, #8
 80078ea:	bfd8      	it	le
 80078ec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80078ee:	f100 0001 	add.w	r0, r0, #1
 80078f2:	bfda      	itte	le
 80078f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80078f8:	9309      	strle	r3, [sp, #36]	; 0x24
 80078fa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80078fe:	f10b 0b01 	add.w	fp, fp, #1
 8007902:	9015      	str	r0, [sp, #84]	; 0x54
 8007904:	e7c1      	b.n	800788a <_strtod_l+0x152>
 8007906:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007908:	1c5a      	adds	r2, r3, #1
 800790a:	9215      	str	r2, [sp, #84]	; 0x54
 800790c:	785a      	ldrb	r2, [r3, #1]
 800790e:	f1bb 0f00 	cmp.w	fp, #0
 8007912:	d037      	beq.n	8007984 <_strtod_l+0x24c>
 8007914:	9005      	str	r0, [sp, #20]
 8007916:	465e      	mov	r6, fp
 8007918:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800791c:	2b09      	cmp	r3, #9
 800791e:	d912      	bls.n	8007946 <_strtod_l+0x20e>
 8007920:	2301      	movs	r3, #1
 8007922:	e7c4      	b.n	80078ae <_strtod_l+0x176>
 8007924:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007926:	1c5a      	adds	r2, r3, #1
 8007928:	9215      	str	r2, [sp, #84]	; 0x54
 800792a:	785a      	ldrb	r2, [r3, #1]
 800792c:	3001      	adds	r0, #1
 800792e:	2a30      	cmp	r2, #48	; 0x30
 8007930:	d0f8      	beq.n	8007924 <_strtod_l+0x1ec>
 8007932:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007936:	2b08      	cmp	r3, #8
 8007938:	f200 84c1 	bhi.w	80082be <_strtod_l+0xb86>
 800793c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800793e:	9005      	str	r0, [sp, #20]
 8007940:	2000      	movs	r0, #0
 8007942:	930b      	str	r3, [sp, #44]	; 0x2c
 8007944:	4606      	mov	r6, r0
 8007946:	3a30      	subs	r2, #48	; 0x30
 8007948:	f100 0301 	add.w	r3, r0, #1
 800794c:	d014      	beq.n	8007978 <_strtod_l+0x240>
 800794e:	9905      	ldr	r1, [sp, #20]
 8007950:	4419      	add	r1, r3
 8007952:	9105      	str	r1, [sp, #20]
 8007954:	4633      	mov	r3, r6
 8007956:	eb00 0c06 	add.w	ip, r0, r6
 800795a:	210a      	movs	r1, #10
 800795c:	4563      	cmp	r3, ip
 800795e:	d113      	bne.n	8007988 <_strtod_l+0x250>
 8007960:	1833      	adds	r3, r6, r0
 8007962:	2b08      	cmp	r3, #8
 8007964:	f106 0601 	add.w	r6, r6, #1
 8007968:	4406      	add	r6, r0
 800796a:	dc1a      	bgt.n	80079a2 <_strtod_l+0x26a>
 800796c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800796e:	230a      	movs	r3, #10
 8007970:	fb03 2301 	mla	r3, r3, r1, r2
 8007974:	9309      	str	r3, [sp, #36]	; 0x24
 8007976:	2300      	movs	r3, #0
 8007978:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800797a:	1c51      	adds	r1, r2, #1
 800797c:	9115      	str	r1, [sp, #84]	; 0x54
 800797e:	7852      	ldrb	r2, [r2, #1]
 8007980:	4618      	mov	r0, r3
 8007982:	e7c9      	b.n	8007918 <_strtod_l+0x1e0>
 8007984:	4658      	mov	r0, fp
 8007986:	e7d2      	b.n	800792e <_strtod_l+0x1f6>
 8007988:	2b08      	cmp	r3, #8
 800798a:	f103 0301 	add.w	r3, r3, #1
 800798e:	dc03      	bgt.n	8007998 <_strtod_l+0x260>
 8007990:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007992:	434f      	muls	r7, r1
 8007994:	9709      	str	r7, [sp, #36]	; 0x24
 8007996:	e7e1      	b.n	800795c <_strtod_l+0x224>
 8007998:	2b10      	cmp	r3, #16
 800799a:	bfd8      	it	le
 800799c:	fb01 fa0a 	mulle.w	sl, r1, sl
 80079a0:	e7dc      	b.n	800795c <_strtod_l+0x224>
 80079a2:	2e10      	cmp	r6, #16
 80079a4:	bfdc      	itt	le
 80079a6:	230a      	movle	r3, #10
 80079a8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80079ac:	e7e3      	b.n	8007976 <_strtod_l+0x23e>
 80079ae:	2300      	movs	r3, #0
 80079b0:	9305      	str	r3, [sp, #20]
 80079b2:	2301      	movs	r3, #1
 80079b4:	e780      	b.n	80078b8 <_strtod_l+0x180>
 80079b6:	f04f 0c00 	mov.w	ip, #0
 80079ba:	1caa      	adds	r2, r5, #2
 80079bc:	9215      	str	r2, [sp, #84]	; 0x54
 80079be:	78aa      	ldrb	r2, [r5, #2]
 80079c0:	e788      	b.n	80078d4 <_strtod_l+0x19c>
 80079c2:	f04f 0c01 	mov.w	ip, #1
 80079c6:	e7f8      	b.n	80079ba <_strtod_l+0x282>
 80079c8:	08009b88 	.word	0x08009b88
 80079cc:	08009b84 	.word	0x08009b84
 80079d0:	7ff00000 	.word	0x7ff00000
 80079d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079d6:	1c51      	adds	r1, r2, #1
 80079d8:	9115      	str	r1, [sp, #84]	; 0x54
 80079da:	7852      	ldrb	r2, [r2, #1]
 80079dc:	2a30      	cmp	r2, #48	; 0x30
 80079de:	d0f9      	beq.n	80079d4 <_strtod_l+0x29c>
 80079e0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80079e4:	2908      	cmp	r1, #8
 80079e6:	f63f af7a 	bhi.w	80078de <_strtod_l+0x1a6>
 80079ea:	3a30      	subs	r2, #48	; 0x30
 80079ec:	9208      	str	r2, [sp, #32]
 80079ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079f0:	920c      	str	r2, [sp, #48]	; 0x30
 80079f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80079f4:	1c57      	adds	r7, r2, #1
 80079f6:	9715      	str	r7, [sp, #84]	; 0x54
 80079f8:	7852      	ldrb	r2, [r2, #1]
 80079fa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80079fe:	f1be 0f09 	cmp.w	lr, #9
 8007a02:	d938      	bls.n	8007a76 <_strtod_l+0x33e>
 8007a04:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a06:	1a7f      	subs	r7, r7, r1
 8007a08:	2f08      	cmp	r7, #8
 8007a0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007a0e:	dc03      	bgt.n	8007a18 <_strtod_l+0x2e0>
 8007a10:	9908      	ldr	r1, [sp, #32]
 8007a12:	428f      	cmp	r7, r1
 8007a14:	bfa8      	it	ge
 8007a16:	460f      	movge	r7, r1
 8007a18:	f1bc 0f00 	cmp.w	ip, #0
 8007a1c:	d000      	beq.n	8007a20 <_strtod_l+0x2e8>
 8007a1e:	427f      	negs	r7, r7
 8007a20:	2e00      	cmp	r6, #0
 8007a22:	d14f      	bne.n	8007ac4 <_strtod_l+0x38c>
 8007a24:	9904      	ldr	r1, [sp, #16]
 8007a26:	4301      	orrs	r1, r0
 8007a28:	f47f aec1 	bne.w	80077ae <_strtod_l+0x76>
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f47f aedb 	bne.w	80077e8 <_strtod_l+0xb0>
 8007a32:	2a69      	cmp	r2, #105	; 0x69
 8007a34:	d029      	beq.n	8007a8a <_strtod_l+0x352>
 8007a36:	dc26      	bgt.n	8007a86 <_strtod_l+0x34e>
 8007a38:	2a49      	cmp	r2, #73	; 0x49
 8007a3a:	d026      	beq.n	8007a8a <_strtod_l+0x352>
 8007a3c:	2a4e      	cmp	r2, #78	; 0x4e
 8007a3e:	f47f aed3 	bne.w	80077e8 <_strtod_l+0xb0>
 8007a42:	499b      	ldr	r1, [pc, #620]	; (8007cb0 <_strtod_l+0x578>)
 8007a44:	a815      	add	r0, sp, #84	; 0x54
 8007a46:	f001 fa17 	bl	8008e78 <__match>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	f43f aecc 	beq.w	80077e8 <_strtod_l+0xb0>
 8007a50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	2b28      	cmp	r3, #40	; 0x28
 8007a56:	d12f      	bne.n	8007ab8 <_strtod_l+0x380>
 8007a58:	4996      	ldr	r1, [pc, #600]	; (8007cb4 <_strtod_l+0x57c>)
 8007a5a:	aa18      	add	r2, sp, #96	; 0x60
 8007a5c:	a815      	add	r0, sp, #84	; 0x54
 8007a5e:	f001 fa1f 	bl	8008ea0 <__hexnan>
 8007a62:	2805      	cmp	r0, #5
 8007a64:	d128      	bne.n	8007ab8 <_strtod_l+0x380>
 8007a66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a68:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a6c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007a70:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007a74:	e69b      	b.n	80077ae <_strtod_l+0x76>
 8007a76:	9f08      	ldr	r7, [sp, #32]
 8007a78:	210a      	movs	r1, #10
 8007a7a:	fb01 2107 	mla	r1, r1, r7, r2
 8007a7e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007a82:	9208      	str	r2, [sp, #32]
 8007a84:	e7b5      	b.n	80079f2 <_strtod_l+0x2ba>
 8007a86:	2a6e      	cmp	r2, #110	; 0x6e
 8007a88:	e7d9      	b.n	8007a3e <_strtod_l+0x306>
 8007a8a:	498b      	ldr	r1, [pc, #556]	; (8007cb8 <_strtod_l+0x580>)
 8007a8c:	a815      	add	r0, sp, #84	; 0x54
 8007a8e:	f001 f9f3 	bl	8008e78 <__match>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f43f aea8 	beq.w	80077e8 <_strtod_l+0xb0>
 8007a98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a9a:	4988      	ldr	r1, [pc, #544]	; (8007cbc <_strtod_l+0x584>)
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	a815      	add	r0, sp, #84	; 0x54
 8007aa0:	9315      	str	r3, [sp, #84]	; 0x54
 8007aa2:	f001 f9e9 	bl	8008e78 <__match>
 8007aa6:	b910      	cbnz	r0, 8007aae <_strtod_l+0x376>
 8007aa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aaa:	3301      	adds	r3, #1
 8007aac:	9315      	str	r3, [sp, #84]	; 0x54
 8007aae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007ccc <_strtod_l+0x594>
 8007ab2:	f04f 0800 	mov.w	r8, #0
 8007ab6:	e67a      	b.n	80077ae <_strtod_l+0x76>
 8007ab8:	4881      	ldr	r0, [pc, #516]	; (8007cc0 <_strtod_l+0x588>)
 8007aba:	f000 fef9 	bl	80088b0 <nan>
 8007abe:	ec59 8b10 	vmov	r8, r9, d0
 8007ac2:	e674      	b.n	80077ae <_strtod_l+0x76>
 8007ac4:	9b05      	ldr	r3, [sp, #20]
 8007ac6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ac8:	1afb      	subs	r3, r7, r3
 8007aca:	f1bb 0f00 	cmp.w	fp, #0
 8007ace:	bf08      	it	eq
 8007ad0:	46b3      	moveq	fp, r6
 8007ad2:	2e10      	cmp	r6, #16
 8007ad4:	9308      	str	r3, [sp, #32]
 8007ad6:	4635      	mov	r5, r6
 8007ad8:	bfa8      	it	ge
 8007ada:	2510      	movge	r5, #16
 8007adc:	f7f8 fd1a 	bl	8000514 <__aeabi_ui2d>
 8007ae0:	2e09      	cmp	r6, #9
 8007ae2:	4680      	mov	r8, r0
 8007ae4:	4689      	mov	r9, r1
 8007ae6:	dd13      	ble.n	8007b10 <_strtod_l+0x3d8>
 8007ae8:	4b76      	ldr	r3, [pc, #472]	; (8007cc4 <_strtod_l+0x58c>)
 8007aea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007aee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007af2:	f7f8 fd89 	bl	8000608 <__aeabi_dmul>
 8007af6:	4680      	mov	r8, r0
 8007af8:	4650      	mov	r0, sl
 8007afa:	4689      	mov	r9, r1
 8007afc:	f7f8 fd0a 	bl	8000514 <__aeabi_ui2d>
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	4640      	mov	r0, r8
 8007b06:	4649      	mov	r1, r9
 8007b08:	f7f8 fbc8 	bl	800029c <__adddf3>
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4689      	mov	r9, r1
 8007b10:	2e0f      	cmp	r6, #15
 8007b12:	dc38      	bgt.n	8007b86 <_strtod_l+0x44e>
 8007b14:	9b08      	ldr	r3, [sp, #32]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f43f ae49 	beq.w	80077ae <_strtod_l+0x76>
 8007b1c:	dd24      	ble.n	8007b68 <_strtod_l+0x430>
 8007b1e:	2b16      	cmp	r3, #22
 8007b20:	dc0b      	bgt.n	8007b3a <_strtod_l+0x402>
 8007b22:	4968      	ldr	r1, [pc, #416]	; (8007cc4 <_strtod_l+0x58c>)
 8007b24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b2c:	4642      	mov	r2, r8
 8007b2e:	464b      	mov	r3, r9
 8007b30:	f7f8 fd6a 	bl	8000608 <__aeabi_dmul>
 8007b34:	4680      	mov	r8, r0
 8007b36:	4689      	mov	r9, r1
 8007b38:	e639      	b.n	80077ae <_strtod_l+0x76>
 8007b3a:	9a08      	ldr	r2, [sp, #32]
 8007b3c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007b40:	4293      	cmp	r3, r2
 8007b42:	db20      	blt.n	8007b86 <_strtod_l+0x44e>
 8007b44:	4c5f      	ldr	r4, [pc, #380]	; (8007cc4 <_strtod_l+0x58c>)
 8007b46:	f1c6 060f 	rsb	r6, r6, #15
 8007b4a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007b4e:	4642      	mov	r2, r8
 8007b50:	464b      	mov	r3, r9
 8007b52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b56:	f7f8 fd57 	bl	8000608 <__aeabi_dmul>
 8007b5a:	9b08      	ldr	r3, [sp, #32]
 8007b5c:	1b9e      	subs	r6, r3, r6
 8007b5e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007b62:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b66:	e7e3      	b.n	8007b30 <_strtod_l+0x3f8>
 8007b68:	9b08      	ldr	r3, [sp, #32]
 8007b6a:	3316      	adds	r3, #22
 8007b6c:	db0b      	blt.n	8007b86 <_strtod_l+0x44e>
 8007b6e:	9b05      	ldr	r3, [sp, #20]
 8007b70:	1bdf      	subs	r7, r3, r7
 8007b72:	4b54      	ldr	r3, [pc, #336]	; (8007cc4 <_strtod_l+0x58c>)
 8007b74:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007b78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b7c:	4640      	mov	r0, r8
 8007b7e:	4649      	mov	r1, r9
 8007b80:	f7f8 fe6c 	bl	800085c <__aeabi_ddiv>
 8007b84:	e7d6      	b.n	8007b34 <_strtod_l+0x3fc>
 8007b86:	9b08      	ldr	r3, [sp, #32]
 8007b88:	1b75      	subs	r5, r6, r5
 8007b8a:	441d      	add	r5, r3
 8007b8c:	2d00      	cmp	r5, #0
 8007b8e:	dd70      	ble.n	8007c72 <_strtod_l+0x53a>
 8007b90:	f015 030f 	ands.w	r3, r5, #15
 8007b94:	d00a      	beq.n	8007bac <_strtod_l+0x474>
 8007b96:	494b      	ldr	r1, [pc, #300]	; (8007cc4 <_strtod_l+0x58c>)
 8007b98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ba4:	f7f8 fd30 	bl	8000608 <__aeabi_dmul>
 8007ba8:	4680      	mov	r8, r0
 8007baa:	4689      	mov	r9, r1
 8007bac:	f035 050f 	bics.w	r5, r5, #15
 8007bb0:	d04d      	beq.n	8007c4e <_strtod_l+0x516>
 8007bb2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007bb6:	dd22      	ble.n	8007bfe <_strtod_l+0x4c6>
 8007bb8:	2500      	movs	r5, #0
 8007bba:	46ab      	mov	fp, r5
 8007bbc:	9509      	str	r5, [sp, #36]	; 0x24
 8007bbe:	9505      	str	r5, [sp, #20]
 8007bc0:	2322      	movs	r3, #34	; 0x22
 8007bc2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007ccc <_strtod_l+0x594>
 8007bc6:	6023      	str	r3, [r4, #0]
 8007bc8:	f04f 0800 	mov.w	r8, #0
 8007bcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f43f aded 	beq.w	80077ae <_strtod_l+0x76>
 8007bd4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007bd6:	4620      	mov	r0, r4
 8007bd8:	f7ff f924 	bl	8006e24 <_Bfree>
 8007bdc:	9905      	ldr	r1, [sp, #20]
 8007bde:	4620      	mov	r0, r4
 8007be0:	f7ff f920 	bl	8006e24 <_Bfree>
 8007be4:	4659      	mov	r1, fp
 8007be6:	4620      	mov	r0, r4
 8007be8:	f7ff f91c 	bl	8006e24 <_Bfree>
 8007bec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bee:	4620      	mov	r0, r4
 8007bf0:	f7ff f918 	bl	8006e24 <_Bfree>
 8007bf4:	4629      	mov	r1, r5
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f7ff f914 	bl	8006e24 <_Bfree>
 8007bfc:	e5d7      	b.n	80077ae <_strtod_l+0x76>
 8007bfe:	4b32      	ldr	r3, [pc, #200]	; (8007cc8 <_strtod_l+0x590>)
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	2300      	movs	r3, #0
 8007c04:	112d      	asrs	r5, r5, #4
 8007c06:	4640      	mov	r0, r8
 8007c08:	4649      	mov	r1, r9
 8007c0a:	469a      	mov	sl, r3
 8007c0c:	2d01      	cmp	r5, #1
 8007c0e:	dc21      	bgt.n	8007c54 <_strtod_l+0x51c>
 8007c10:	b10b      	cbz	r3, 8007c16 <_strtod_l+0x4de>
 8007c12:	4680      	mov	r8, r0
 8007c14:	4689      	mov	r9, r1
 8007c16:	492c      	ldr	r1, [pc, #176]	; (8007cc8 <_strtod_l+0x590>)
 8007c18:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007c1c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007c20:	4642      	mov	r2, r8
 8007c22:	464b      	mov	r3, r9
 8007c24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c28:	f7f8 fcee 	bl	8000608 <__aeabi_dmul>
 8007c2c:	4b27      	ldr	r3, [pc, #156]	; (8007ccc <_strtod_l+0x594>)
 8007c2e:	460a      	mov	r2, r1
 8007c30:	400b      	ands	r3, r1
 8007c32:	4927      	ldr	r1, [pc, #156]	; (8007cd0 <_strtod_l+0x598>)
 8007c34:	428b      	cmp	r3, r1
 8007c36:	4680      	mov	r8, r0
 8007c38:	d8be      	bhi.n	8007bb8 <_strtod_l+0x480>
 8007c3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007c3e:	428b      	cmp	r3, r1
 8007c40:	bf86      	itte	hi
 8007c42:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007cd4 <_strtod_l+0x59c>
 8007c46:	f04f 38ff 	movhi.w	r8, #4294967295
 8007c4a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007c4e:	2300      	movs	r3, #0
 8007c50:	9304      	str	r3, [sp, #16]
 8007c52:	e07b      	b.n	8007d4c <_strtod_l+0x614>
 8007c54:	07ea      	lsls	r2, r5, #31
 8007c56:	d505      	bpl.n	8007c64 <_strtod_l+0x52c>
 8007c58:	9b04      	ldr	r3, [sp, #16]
 8007c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5e:	f7f8 fcd3 	bl	8000608 <__aeabi_dmul>
 8007c62:	2301      	movs	r3, #1
 8007c64:	9a04      	ldr	r2, [sp, #16]
 8007c66:	3208      	adds	r2, #8
 8007c68:	f10a 0a01 	add.w	sl, sl, #1
 8007c6c:	106d      	asrs	r5, r5, #1
 8007c6e:	9204      	str	r2, [sp, #16]
 8007c70:	e7cc      	b.n	8007c0c <_strtod_l+0x4d4>
 8007c72:	d0ec      	beq.n	8007c4e <_strtod_l+0x516>
 8007c74:	426d      	negs	r5, r5
 8007c76:	f015 020f 	ands.w	r2, r5, #15
 8007c7a:	d00a      	beq.n	8007c92 <_strtod_l+0x55a>
 8007c7c:	4b11      	ldr	r3, [pc, #68]	; (8007cc4 <_strtod_l+0x58c>)
 8007c7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c82:	4640      	mov	r0, r8
 8007c84:	4649      	mov	r1, r9
 8007c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8a:	f7f8 fde7 	bl	800085c <__aeabi_ddiv>
 8007c8e:	4680      	mov	r8, r0
 8007c90:	4689      	mov	r9, r1
 8007c92:	112d      	asrs	r5, r5, #4
 8007c94:	d0db      	beq.n	8007c4e <_strtod_l+0x516>
 8007c96:	2d1f      	cmp	r5, #31
 8007c98:	dd1e      	ble.n	8007cd8 <_strtod_l+0x5a0>
 8007c9a:	2500      	movs	r5, #0
 8007c9c:	46ab      	mov	fp, r5
 8007c9e:	9509      	str	r5, [sp, #36]	; 0x24
 8007ca0:	9505      	str	r5, [sp, #20]
 8007ca2:	2322      	movs	r3, #34	; 0x22
 8007ca4:	f04f 0800 	mov.w	r8, #0
 8007ca8:	f04f 0900 	mov.w	r9, #0
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	e78d      	b.n	8007bcc <_strtod_l+0x494>
 8007cb0:	08009971 	.word	0x08009971
 8007cb4:	08009b9c 	.word	0x08009b9c
 8007cb8:	08009969 	.word	0x08009969
 8007cbc:	080099a0 	.word	0x080099a0
 8007cc0:	08009674 	.word	0x08009674
 8007cc4:	08009ab0 	.word	0x08009ab0
 8007cc8:	08009a88 	.word	0x08009a88
 8007ccc:	7ff00000 	.word	0x7ff00000
 8007cd0:	7ca00000 	.word	0x7ca00000
 8007cd4:	7fefffff 	.word	0x7fefffff
 8007cd8:	f015 0310 	ands.w	r3, r5, #16
 8007cdc:	bf18      	it	ne
 8007cde:	236a      	movne	r3, #106	; 0x6a
 8007ce0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008084 <_strtod_l+0x94c>
 8007ce4:	9304      	str	r3, [sp, #16]
 8007ce6:	4640      	mov	r0, r8
 8007ce8:	4649      	mov	r1, r9
 8007cea:	2300      	movs	r3, #0
 8007cec:	07ea      	lsls	r2, r5, #31
 8007cee:	d504      	bpl.n	8007cfa <_strtod_l+0x5c2>
 8007cf0:	e9da 2300 	ldrd	r2, r3, [sl]
 8007cf4:	f7f8 fc88 	bl	8000608 <__aeabi_dmul>
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	106d      	asrs	r5, r5, #1
 8007cfc:	f10a 0a08 	add.w	sl, sl, #8
 8007d00:	d1f4      	bne.n	8007cec <_strtod_l+0x5b4>
 8007d02:	b10b      	cbz	r3, 8007d08 <_strtod_l+0x5d0>
 8007d04:	4680      	mov	r8, r0
 8007d06:	4689      	mov	r9, r1
 8007d08:	9b04      	ldr	r3, [sp, #16]
 8007d0a:	b1bb      	cbz	r3, 8007d3c <_strtod_l+0x604>
 8007d0c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007d10:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	4649      	mov	r1, r9
 8007d18:	dd10      	ble.n	8007d3c <_strtod_l+0x604>
 8007d1a:	2b1f      	cmp	r3, #31
 8007d1c:	f340 811e 	ble.w	8007f5c <_strtod_l+0x824>
 8007d20:	2b34      	cmp	r3, #52	; 0x34
 8007d22:	bfde      	ittt	le
 8007d24:	f04f 33ff 	movle.w	r3, #4294967295
 8007d28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007d2c:	4093      	lslle	r3, r2
 8007d2e:	f04f 0800 	mov.w	r8, #0
 8007d32:	bfcc      	ite	gt
 8007d34:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007d38:	ea03 0901 	andle.w	r9, r3, r1
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	2300      	movs	r3, #0
 8007d40:	4640      	mov	r0, r8
 8007d42:	4649      	mov	r1, r9
 8007d44:	f7f8 fec8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	d1a6      	bne.n	8007c9a <_strtod_l+0x562>
 8007d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d4e:	9300      	str	r3, [sp, #0]
 8007d50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d52:	4633      	mov	r3, r6
 8007d54:	465a      	mov	r2, fp
 8007d56:	4620      	mov	r0, r4
 8007d58:	f7ff f8cc 	bl	8006ef4 <__s2b>
 8007d5c:	9009      	str	r0, [sp, #36]	; 0x24
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f43f af2a 	beq.w	8007bb8 <_strtod_l+0x480>
 8007d64:	9a08      	ldr	r2, [sp, #32]
 8007d66:	9b05      	ldr	r3, [sp, #20]
 8007d68:	2a00      	cmp	r2, #0
 8007d6a:	eba3 0307 	sub.w	r3, r3, r7
 8007d6e:	bfa8      	it	ge
 8007d70:	2300      	movge	r3, #0
 8007d72:	930c      	str	r3, [sp, #48]	; 0x30
 8007d74:	2500      	movs	r5, #0
 8007d76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d7a:	9312      	str	r3, [sp, #72]	; 0x48
 8007d7c:	46ab      	mov	fp, r5
 8007d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d80:	4620      	mov	r0, r4
 8007d82:	6859      	ldr	r1, [r3, #4]
 8007d84:	f7ff f80e 	bl	8006da4 <_Balloc>
 8007d88:	9005      	str	r0, [sp, #20]
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	f43f af18 	beq.w	8007bc0 <_strtod_l+0x488>
 8007d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d92:	691a      	ldr	r2, [r3, #16]
 8007d94:	3202      	adds	r2, #2
 8007d96:	f103 010c 	add.w	r1, r3, #12
 8007d9a:	0092      	lsls	r2, r2, #2
 8007d9c:	300c      	adds	r0, #12
 8007d9e:	f7fe f872 	bl	8005e86 <memcpy>
 8007da2:	ec49 8b10 	vmov	d0, r8, r9
 8007da6:	aa18      	add	r2, sp, #96	; 0x60
 8007da8:	a917      	add	r1, sp, #92	; 0x5c
 8007daa:	4620      	mov	r0, r4
 8007dac:	f7ff fbd6 	bl	800755c <__d2b>
 8007db0:	ec49 8b18 	vmov	d8, r8, r9
 8007db4:	9016      	str	r0, [sp, #88]	; 0x58
 8007db6:	2800      	cmp	r0, #0
 8007db8:	f43f af02 	beq.w	8007bc0 <_strtod_l+0x488>
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f7ff f930 	bl	8007024 <__i2b>
 8007dc4:	4683      	mov	fp, r0
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	f43f aefa 	beq.w	8007bc0 <_strtod_l+0x488>
 8007dcc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007dce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007dd0:	2e00      	cmp	r6, #0
 8007dd2:	bfab      	itete	ge
 8007dd4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007dd6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007dd8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007dda:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007dde:	bfac      	ite	ge
 8007de0:	eb06 0a03 	addge.w	sl, r6, r3
 8007de4:	1b9f      	sublt	r7, r3, r6
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	1af6      	subs	r6, r6, r3
 8007dea:	4416      	add	r6, r2
 8007dec:	4ba0      	ldr	r3, [pc, #640]	; (8008070 <_strtod_l+0x938>)
 8007dee:	3e01      	subs	r6, #1
 8007df0:	429e      	cmp	r6, r3
 8007df2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007df6:	f280 80c4 	bge.w	8007f82 <_strtod_l+0x84a>
 8007dfa:	1b9b      	subs	r3, r3, r6
 8007dfc:	2b1f      	cmp	r3, #31
 8007dfe:	eba2 0203 	sub.w	r2, r2, r3
 8007e02:	f04f 0101 	mov.w	r1, #1
 8007e06:	f300 80b0 	bgt.w	8007f6a <_strtod_l+0x832>
 8007e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e0e:	930e      	str	r3, [sp, #56]	; 0x38
 8007e10:	2300      	movs	r3, #0
 8007e12:	930d      	str	r3, [sp, #52]	; 0x34
 8007e14:	eb0a 0602 	add.w	r6, sl, r2
 8007e18:	9b04      	ldr	r3, [sp, #16]
 8007e1a:	45b2      	cmp	sl, r6
 8007e1c:	4417      	add	r7, r2
 8007e1e:	441f      	add	r7, r3
 8007e20:	4653      	mov	r3, sl
 8007e22:	bfa8      	it	ge
 8007e24:	4633      	movge	r3, r6
 8007e26:	42bb      	cmp	r3, r7
 8007e28:	bfa8      	it	ge
 8007e2a:	463b      	movge	r3, r7
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	bfc2      	ittt	gt
 8007e30:	1af6      	subgt	r6, r6, r3
 8007e32:	1aff      	subgt	r7, r7, r3
 8007e34:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007e38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	dd17      	ble.n	8007e6e <_strtod_l+0x736>
 8007e3e:	4659      	mov	r1, fp
 8007e40:	461a      	mov	r2, r3
 8007e42:	4620      	mov	r0, r4
 8007e44:	f7ff f9ae 	bl	80071a4 <__pow5mult>
 8007e48:	4683      	mov	fp, r0
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	f43f aeb8 	beq.w	8007bc0 <_strtod_l+0x488>
 8007e50:	4601      	mov	r1, r0
 8007e52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e54:	4620      	mov	r0, r4
 8007e56:	f7ff f8fb 	bl	8007050 <__multiply>
 8007e5a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	f43f aeaf 	beq.w	8007bc0 <_strtod_l+0x488>
 8007e62:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e64:	4620      	mov	r0, r4
 8007e66:	f7fe ffdd 	bl	8006e24 <_Bfree>
 8007e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e6c:	9316      	str	r3, [sp, #88]	; 0x58
 8007e6e:	2e00      	cmp	r6, #0
 8007e70:	f300 808c 	bgt.w	8007f8c <_strtod_l+0x854>
 8007e74:	9b08      	ldr	r3, [sp, #32]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	dd08      	ble.n	8007e8c <_strtod_l+0x754>
 8007e7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e7c:	9905      	ldr	r1, [sp, #20]
 8007e7e:	4620      	mov	r0, r4
 8007e80:	f7ff f990 	bl	80071a4 <__pow5mult>
 8007e84:	9005      	str	r0, [sp, #20]
 8007e86:	2800      	cmp	r0, #0
 8007e88:	f43f ae9a 	beq.w	8007bc0 <_strtod_l+0x488>
 8007e8c:	2f00      	cmp	r7, #0
 8007e8e:	dd08      	ble.n	8007ea2 <_strtod_l+0x76a>
 8007e90:	9905      	ldr	r1, [sp, #20]
 8007e92:	463a      	mov	r2, r7
 8007e94:	4620      	mov	r0, r4
 8007e96:	f7ff f9df 	bl	8007258 <__lshift>
 8007e9a:	9005      	str	r0, [sp, #20]
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	f43f ae8f 	beq.w	8007bc0 <_strtod_l+0x488>
 8007ea2:	f1ba 0f00 	cmp.w	sl, #0
 8007ea6:	dd08      	ble.n	8007eba <_strtod_l+0x782>
 8007ea8:	4659      	mov	r1, fp
 8007eaa:	4652      	mov	r2, sl
 8007eac:	4620      	mov	r0, r4
 8007eae:	f7ff f9d3 	bl	8007258 <__lshift>
 8007eb2:	4683      	mov	fp, r0
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	f43f ae83 	beq.w	8007bc0 <_strtod_l+0x488>
 8007eba:	9a05      	ldr	r2, [sp, #20]
 8007ebc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f7ff fa52 	bl	8007368 <__mdiff>
 8007ec4:	4605      	mov	r5, r0
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f43f ae7a 	beq.w	8007bc0 <_strtod_l+0x488>
 8007ecc:	68c3      	ldr	r3, [r0, #12]
 8007ece:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	60c3      	str	r3, [r0, #12]
 8007ed4:	4659      	mov	r1, fp
 8007ed6:	f7ff fa2b 	bl	8007330 <__mcmp>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	da60      	bge.n	8007fa0 <_strtod_l+0x868>
 8007ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ee0:	ea53 0308 	orrs.w	r3, r3, r8
 8007ee4:	f040 8084 	bne.w	8007ff0 <_strtod_l+0x8b8>
 8007ee8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d17f      	bne.n	8007ff0 <_strtod_l+0x8b8>
 8007ef0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ef4:	0d1b      	lsrs	r3, r3, #20
 8007ef6:	051b      	lsls	r3, r3, #20
 8007ef8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007efc:	d978      	bls.n	8007ff0 <_strtod_l+0x8b8>
 8007efe:	696b      	ldr	r3, [r5, #20]
 8007f00:	b913      	cbnz	r3, 8007f08 <_strtod_l+0x7d0>
 8007f02:	692b      	ldr	r3, [r5, #16]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	dd73      	ble.n	8007ff0 <_strtod_l+0x8b8>
 8007f08:	4629      	mov	r1, r5
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	f7ff f9a3 	bl	8007258 <__lshift>
 8007f12:	4659      	mov	r1, fp
 8007f14:	4605      	mov	r5, r0
 8007f16:	f7ff fa0b 	bl	8007330 <__mcmp>
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	dd68      	ble.n	8007ff0 <_strtod_l+0x8b8>
 8007f1e:	9904      	ldr	r1, [sp, #16]
 8007f20:	4a54      	ldr	r2, [pc, #336]	; (8008074 <_strtod_l+0x93c>)
 8007f22:	464b      	mov	r3, r9
 8007f24:	2900      	cmp	r1, #0
 8007f26:	f000 8084 	beq.w	8008032 <_strtod_l+0x8fa>
 8007f2a:	ea02 0109 	and.w	r1, r2, r9
 8007f2e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f32:	dc7e      	bgt.n	8008032 <_strtod_l+0x8fa>
 8007f34:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007f38:	f77f aeb3 	ble.w	8007ca2 <_strtod_l+0x56a>
 8007f3c:	4b4e      	ldr	r3, [pc, #312]	; (8008078 <_strtod_l+0x940>)
 8007f3e:	4640      	mov	r0, r8
 8007f40:	4649      	mov	r1, r9
 8007f42:	2200      	movs	r2, #0
 8007f44:	f7f8 fb60 	bl	8000608 <__aeabi_dmul>
 8007f48:	4b4a      	ldr	r3, [pc, #296]	; (8008074 <_strtod_l+0x93c>)
 8007f4a:	400b      	ands	r3, r1
 8007f4c:	4680      	mov	r8, r0
 8007f4e:	4689      	mov	r9, r1
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f47f ae3f 	bne.w	8007bd4 <_strtod_l+0x49c>
 8007f56:	2322      	movs	r3, #34	; 0x22
 8007f58:	6023      	str	r3, [r4, #0]
 8007f5a:	e63b      	b.n	8007bd4 <_strtod_l+0x49c>
 8007f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f60:	fa02 f303 	lsl.w	r3, r2, r3
 8007f64:	ea03 0808 	and.w	r8, r3, r8
 8007f68:	e6e8      	b.n	8007d3c <_strtod_l+0x604>
 8007f6a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007f6e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007f72:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007f76:	36e2      	adds	r6, #226	; 0xe2
 8007f78:	fa01 f306 	lsl.w	r3, r1, r6
 8007f7c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007f80:	e748      	b.n	8007e14 <_strtod_l+0x6dc>
 8007f82:	2100      	movs	r1, #0
 8007f84:	2301      	movs	r3, #1
 8007f86:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007f8a:	e743      	b.n	8007e14 <_strtod_l+0x6dc>
 8007f8c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007f8e:	4632      	mov	r2, r6
 8007f90:	4620      	mov	r0, r4
 8007f92:	f7ff f961 	bl	8007258 <__lshift>
 8007f96:	9016      	str	r0, [sp, #88]	; 0x58
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	f47f af6b 	bne.w	8007e74 <_strtod_l+0x73c>
 8007f9e:	e60f      	b.n	8007bc0 <_strtod_l+0x488>
 8007fa0:	46ca      	mov	sl, r9
 8007fa2:	d171      	bne.n	8008088 <_strtod_l+0x950>
 8007fa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fa6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007faa:	b352      	cbz	r2, 8008002 <_strtod_l+0x8ca>
 8007fac:	4a33      	ldr	r2, [pc, #204]	; (800807c <_strtod_l+0x944>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d12a      	bne.n	8008008 <_strtod_l+0x8d0>
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	4641      	mov	r1, r8
 8007fb6:	b1fb      	cbz	r3, 8007ff8 <_strtod_l+0x8c0>
 8007fb8:	4b2e      	ldr	r3, [pc, #184]	; (8008074 <_strtod_l+0x93c>)
 8007fba:	ea09 0303 	and.w	r3, r9, r3
 8007fbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fc6:	d81a      	bhi.n	8007ffe <_strtod_l+0x8c6>
 8007fc8:	0d1b      	lsrs	r3, r3, #20
 8007fca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007fce:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd2:	4299      	cmp	r1, r3
 8007fd4:	d118      	bne.n	8008008 <_strtod_l+0x8d0>
 8007fd6:	4b2a      	ldr	r3, [pc, #168]	; (8008080 <_strtod_l+0x948>)
 8007fd8:	459a      	cmp	sl, r3
 8007fda:	d102      	bne.n	8007fe2 <_strtod_l+0x8aa>
 8007fdc:	3101      	adds	r1, #1
 8007fde:	f43f adef 	beq.w	8007bc0 <_strtod_l+0x488>
 8007fe2:	4b24      	ldr	r3, [pc, #144]	; (8008074 <_strtod_l+0x93c>)
 8007fe4:	ea0a 0303 	and.w	r3, sl, r3
 8007fe8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007fec:	f04f 0800 	mov.w	r8, #0
 8007ff0:	9b04      	ldr	r3, [sp, #16]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1a2      	bne.n	8007f3c <_strtod_l+0x804>
 8007ff6:	e5ed      	b.n	8007bd4 <_strtod_l+0x49c>
 8007ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffc:	e7e9      	b.n	8007fd2 <_strtod_l+0x89a>
 8007ffe:	4613      	mov	r3, r2
 8008000:	e7e7      	b.n	8007fd2 <_strtod_l+0x89a>
 8008002:	ea53 0308 	orrs.w	r3, r3, r8
 8008006:	d08a      	beq.n	8007f1e <_strtod_l+0x7e6>
 8008008:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800800a:	b1e3      	cbz	r3, 8008046 <_strtod_l+0x90e>
 800800c:	ea13 0f0a 	tst.w	r3, sl
 8008010:	d0ee      	beq.n	8007ff0 <_strtod_l+0x8b8>
 8008012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008014:	9a04      	ldr	r2, [sp, #16]
 8008016:	4640      	mov	r0, r8
 8008018:	4649      	mov	r1, r9
 800801a:	b1c3      	cbz	r3, 800804e <_strtod_l+0x916>
 800801c:	f7ff fb6f 	bl	80076fe <sulp>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	ec51 0b18 	vmov	r0, r1, d8
 8008028:	f7f8 f938 	bl	800029c <__adddf3>
 800802c:	4680      	mov	r8, r0
 800802e:	4689      	mov	r9, r1
 8008030:	e7de      	b.n	8007ff0 <_strtod_l+0x8b8>
 8008032:	4013      	ands	r3, r2
 8008034:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008038:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800803c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008040:	f04f 38ff 	mov.w	r8, #4294967295
 8008044:	e7d4      	b.n	8007ff0 <_strtod_l+0x8b8>
 8008046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008048:	ea13 0f08 	tst.w	r3, r8
 800804c:	e7e0      	b.n	8008010 <_strtod_l+0x8d8>
 800804e:	f7ff fb56 	bl	80076fe <sulp>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	ec51 0b18 	vmov	r0, r1, d8
 800805a:	f7f8 f91d 	bl	8000298 <__aeabi_dsub>
 800805e:	2200      	movs	r2, #0
 8008060:	2300      	movs	r3, #0
 8008062:	4680      	mov	r8, r0
 8008064:	4689      	mov	r9, r1
 8008066:	f7f8 fd37 	bl	8000ad8 <__aeabi_dcmpeq>
 800806a:	2800      	cmp	r0, #0
 800806c:	d0c0      	beq.n	8007ff0 <_strtod_l+0x8b8>
 800806e:	e618      	b.n	8007ca2 <_strtod_l+0x56a>
 8008070:	fffffc02 	.word	0xfffffc02
 8008074:	7ff00000 	.word	0x7ff00000
 8008078:	39500000 	.word	0x39500000
 800807c:	000fffff 	.word	0x000fffff
 8008080:	7fefffff 	.word	0x7fefffff
 8008084:	08009bb0 	.word	0x08009bb0
 8008088:	4659      	mov	r1, fp
 800808a:	4628      	mov	r0, r5
 800808c:	f7ff fac0 	bl	8007610 <__ratio>
 8008090:	ec57 6b10 	vmov	r6, r7, d0
 8008094:	ee10 0a10 	vmov	r0, s0
 8008098:	2200      	movs	r2, #0
 800809a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800809e:	4639      	mov	r1, r7
 80080a0:	f7f8 fd2e 	bl	8000b00 <__aeabi_dcmple>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	d071      	beq.n	800818c <_strtod_l+0xa54>
 80080a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d17c      	bne.n	80081a8 <_strtod_l+0xa70>
 80080ae:	f1b8 0f00 	cmp.w	r8, #0
 80080b2:	d15a      	bne.n	800816a <_strtod_l+0xa32>
 80080b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d15d      	bne.n	8008178 <_strtod_l+0xa40>
 80080bc:	4b90      	ldr	r3, [pc, #576]	; (8008300 <_strtod_l+0xbc8>)
 80080be:	2200      	movs	r2, #0
 80080c0:	4630      	mov	r0, r6
 80080c2:	4639      	mov	r1, r7
 80080c4:	f7f8 fd12 	bl	8000aec <__aeabi_dcmplt>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	d15c      	bne.n	8008186 <_strtod_l+0xa4e>
 80080cc:	4630      	mov	r0, r6
 80080ce:	4639      	mov	r1, r7
 80080d0:	4b8c      	ldr	r3, [pc, #560]	; (8008304 <_strtod_l+0xbcc>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	f7f8 fa98 	bl	8000608 <__aeabi_dmul>
 80080d8:	4606      	mov	r6, r0
 80080da:	460f      	mov	r7, r1
 80080dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80080e0:	9606      	str	r6, [sp, #24]
 80080e2:	9307      	str	r3, [sp, #28]
 80080e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80080ec:	4b86      	ldr	r3, [pc, #536]	; (8008308 <_strtod_l+0xbd0>)
 80080ee:	ea0a 0303 	and.w	r3, sl, r3
 80080f2:	930d      	str	r3, [sp, #52]	; 0x34
 80080f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080f6:	4b85      	ldr	r3, [pc, #532]	; (800830c <_strtod_l+0xbd4>)
 80080f8:	429a      	cmp	r2, r3
 80080fa:	f040 8090 	bne.w	800821e <_strtod_l+0xae6>
 80080fe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008102:	ec49 8b10 	vmov	d0, r8, r9
 8008106:	f7ff f9b9 	bl	800747c <__ulp>
 800810a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800810e:	ec51 0b10 	vmov	r0, r1, d0
 8008112:	f7f8 fa79 	bl	8000608 <__aeabi_dmul>
 8008116:	4642      	mov	r2, r8
 8008118:	464b      	mov	r3, r9
 800811a:	f7f8 f8bf 	bl	800029c <__adddf3>
 800811e:	460b      	mov	r3, r1
 8008120:	4979      	ldr	r1, [pc, #484]	; (8008308 <_strtod_l+0xbd0>)
 8008122:	4a7b      	ldr	r2, [pc, #492]	; (8008310 <_strtod_l+0xbd8>)
 8008124:	4019      	ands	r1, r3
 8008126:	4291      	cmp	r1, r2
 8008128:	4680      	mov	r8, r0
 800812a:	d944      	bls.n	80081b6 <_strtod_l+0xa7e>
 800812c:	ee18 2a90 	vmov	r2, s17
 8008130:	4b78      	ldr	r3, [pc, #480]	; (8008314 <_strtod_l+0xbdc>)
 8008132:	429a      	cmp	r2, r3
 8008134:	d104      	bne.n	8008140 <_strtod_l+0xa08>
 8008136:	ee18 3a10 	vmov	r3, s16
 800813a:	3301      	adds	r3, #1
 800813c:	f43f ad40 	beq.w	8007bc0 <_strtod_l+0x488>
 8008140:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008314 <_strtod_l+0xbdc>
 8008144:	f04f 38ff 	mov.w	r8, #4294967295
 8008148:	9916      	ldr	r1, [sp, #88]	; 0x58
 800814a:	4620      	mov	r0, r4
 800814c:	f7fe fe6a 	bl	8006e24 <_Bfree>
 8008150:	9905      	ldr	r1, [sp, #20]
 8008152:	4620      	mov	r0, r4
 8008154:	f7fe fe66 	bl	8006e24 <_Bfree>
 8008158:	4659      	mov	r1, fp
 800815a:	4620      	mov	r0, r4
 800815c:	f7fe fe62 	bl	8006e24 <_Bfree>
 8008160:	4629      	mov	r1, r5
 8008162:	4620      	mov	r0, r4
 8008164:	f7fe fe5e 	bl	8006e24 <_Bfree>
 8008168:	e609      	b.n	8007d7e <_strtod_l+0x646>
 800816a:	f1b8 0f01 	cmp.w	r8, #1
 800816e:	d103      	bne.n	8008178 <_strtod_l+0xa40>
 8008170:	f1b9 0f00 	cmp.w	r9, #0
 8008174:	f43f ad95 	beq.w	8007ca2 <_strtod_l+0x56a>
 8008178:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80082d0 <_strtod_l+0xb98>
 800817c:	4f60      	ldr	r7, [pc, #384]	; (8008300 <_strtod_l+0xbc8>)
 800817e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008182:	2600      	movs	r6, #0
 8008184:	e7ae      	b.n	80080e4 <_strtod_l+0x9ac>
 8008186:	4f5f      	ldr	r7, [pc, #380]	; (8008304 <_strtod_l+0xbcc>)
 8008188:	2600      	movs	r6, #0
 800818a:	e7a7      	b.n	80080dc <_strtod_l+0x9a4>
 800818c:	4b5d      	ldr	r3, [pc, #372]	; (8008304 <_strtod_l+0xbcc>)
 800818e:	4630      	mov	r0, r6
 8008190:	4639      	mov	r1, r7
 8008192:	2200      	movs	r2, #0
 8008194:	f7f8 fa38 	bl	8000608 <__aeabi_dmul>
 8008198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819a:	4606      	mov	r6, r0
 800819c:	460f      	mov	r7, r1
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d09c      	beq.n	80080dc <_strtod_l+0x9a4>
 80081a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80081a6:	e79d      	b.n	80080e4 <_strtod_l+0x9ac>
 80081a8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80082d8 <_strtod_l+0xba0>
 80081ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081b0:	ec57 6b17 	vmov	r6, r7, d7
 80081b4:	e796      	b.n	80080e4 <_strtod_l+0x9ac>
 80081b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80081ba:	9b04      	ldr	r3, [sp, #16]
 80081bc:	46ca      	mov	sl, r9
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1c2      	bne.n	8008148 <_strtod_l+0xa10>
 80081c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80081c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081c8:	0d1b      	lsrs	r3, r3, #20
 80081ca:	051b      	lsls	r3, r3, #20
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d1bb      	bne.n	8008148 <_strtod_l+0xa10>
 80081d0:	4630      	mov	r0, r6
 80081d2:	4639      	mov	r1, r7
 80081d4:	f7f8 fd78 	bl	8000cc8 <__aeabi_d2lz>
 80081d8:	f7f8 f9e8 	bl	80005ac <__aeabi_l2d>
 80081dc:	4602      	mov	r2, r0
 80081de:	460b      	mov	r3, r1
 80081e0:	4630      	mov	r0, r6
 80081e2:	4639      	mov	r1, r7
 80081e4:	f7f8 f858 	bl	8000298 <__aeabi_dsub>
 80081e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80081ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081ee:	ea43 0308 	orr.w	r3, r3, r8
 80081f2:	4313      	orrs	r3, r2
 80081f4:	4606      	mov	r6, r0
 80081f6:	460f      	mov	r7, r1
 80081f8:	d054      	beq.n	80082a4 <_strtod_l+0xb6c>
 80081fa:	a339      	add	r3, pc, #228	; (adr r3, 80082e0 <_strtod_l+0xba8>)
 80081fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008200:	f7f8 fc74 	bl	8000aec <__aeabi_dcmplt>
 8008204:	2800      	cmp	r0, #0
 8008206:	f47f ace5 	bne.w	8007bd4 <_strtod_l+0x49c>
 800820a:	a337      	add	r3, pc, #220	; (adr r3, 80082e8 <_strtod_l+0xbb0>)
 800820c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008210:	4630      	mov	r0, r6
 8008212:	4639      	mov	r1, r7
 8008214:	f7f8 fc88 	bl	8000b28 <__aeabi_dcmpgt>
 8008218:	2800      	cmp	r0, #0
 800821a:	d095      	beq.n	8008148 <_strtod_l+0xa10>
 800821c:	e4da      	b.n	8007bd4 <_strtod_l+0x49c>
 800821e:	9b04      	ldr	r3, [sp, #16]
 8008220:	b333      	cbz	r3, 8008270 <_strtod_l+0xb38>
 8008222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008224:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008228:	d822      	bhi.n	8008270 <_strtod_l+0xb38>
 800822a:	a331      	add	r3, pc, #196	; (adr r3, 80082f0 <_strtod_l+0xbb8>)
 800822c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008230:	4630      	mov	r0, r6
 8008232:	4639      	mov	r1, r7
 8008234:	f7f8 fc64 	bl	8000b00 <__aeabi_dcmple>
 8008238:	b1a0      	cbz	r0, 8008264 <_strtod_l+0xb2c>
 800823a:	4639      	mov	r1, r7
 800823c:	4630      	mov	r0, r6
 800823e:	f7f8 fcbb 	bl	8000bb8 <__aeabi_d2uiz>
 8008242:	2801      	cmp	r0, #1
 8008244:	bf38      	it	cc
 8008246:	2001      	movcc	r0, #1
 8008248:	f7f8 f964 	bl	8000514 <__aeabi_ui2d>
 800824c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800824e:	4606      	mov	r6, r0
 8008250:	460f      	mov	r7, r1
 8008252:	bb23      	cbnz	r3, 800829e <_strtod_l+0xb66>
 8008254:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008258:	9010      	str	r0, [sp, #64]	; 0x40
 800825a:	9311      	str	r3, [sp, #68]	; 0x44
 800825c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008260:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008264:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008266:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008268:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800826c:	1a9b      	subs	r3, r3, r2
 800826e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008270:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008274:	eeb0 0a48 	vmov.f32	s0, s16
 8008278:	eef0 0a68 	vmov.f32	s1, s17
 800827c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008280:	f7ff f8fc 	bl	800747c <__ulp>
 8008284:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008288:	ec53 2b10 	vmov	r2, r3, d0
 800828c:	f7f8 f9bc 	bl	8000608 <__aeabi_dmul>
 8008290:	ec53 2b18 	vmov	r2, r3, d8
 8008294:	f7f8 f802 	bl	800029c <__adddf3>
 8008298:	4680      	mov	r8, r0
 800829a:	4689      	mov	r9, r1
 800829c:	e78d      	b.n	80081ba <_strtod_l+0xa82>
 800829e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80082a2:	e7db      	b.n	800825c <_strtod_l+0xb24>
 80082a4:	a314      	add	r3, pc, #80	; (adr r3, 80082f8 <_strtod_l+0xbc0>)
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f8 fc1f 	bl	8000aec <__aeabi_dcmplt>
 80082ae:	e7b3      	b.n	8008218 <_strtod_l+0xae0>
 80082b0:	2300      	movs	r3, #0
 80082b2:	930a      	str	r3, [sp, #40]	; 0x28
 80082b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	f7ff ba7c 	b.w	80077b6 <_strtod_l+0x7e>
 80082be:	2a65      	cmp	r2, #101	; 0x65
 80082c0:	f43f ab75 	beq.w	80079ae <_strtod_l+0x276>
 80082c4:	2a45      	cmp	r2, #69	; 0x45
 80082c6:	f43f ab72 	beq.w	80079ae <_strtod_l+0x276>
 80082ca:	2301      	movs	r3, #1
 80082cc:	f7ff bbaa 	b.w	8007a24 <_strtod_l+0x2ec>
 80082d0:	00000000 	.word	0x00000000
 80082d4:	bff00000 	.word	0xbff00000
 80082d8:	00000000 	.word	0x00000000
 80082dc:	3ff00000 	.word	0x3ff00000
 80082e0:	94a03595 	.word	0x94a03595
 80082e4:	3fdfffff 	.word	0x3fdfffff
 80082e8:	35afe535 	.word	0x35afe535
 80082ec:	3fe00000 	.word	0x3fe00000
 80082f0:	ffc00000 	.word	0xffc00000
 80082f4:	41dfffff 	.word	0x41dfffff
 80082f8:	94a03595 	.word	0x94a03595
 80082fc:	3fcfffff 	.word	0x3fcfffff
 8008300:	3ff00000 	.word	0x3ff00000
 8008304:	3fe00000 	.word	0x3fe00000
 8008308:	7ff00000 	.word	0x7ff00000
 800830c:	7fe00000 	.word	0x7fe00000
 8008310:	7c9fffff 	.word	0x7c9fffff
 8008314:	7fefffff 	.word	0x7fefffff

08008318 <_strtod_r>:
 8008318:	4b01      	ldr	r3, [pc, #4]	; (8008320 <_strtod_r+0x8>)
 800831a:	f7ff ba0d 	b.w	8007738 <_strtod_l>
 800831e:	bf00      	nop
 8008320:	20000070 	.word	0x20000070

08008324 <_strtol_l.constprop.0>:
 8008324:	2b01      	cmp	r3, #1
 8008326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800832a:	d001      	beq.n	8008330 <_strtol_l.constprop.0+0xc>
 800832c:	2b24      	cmp	r3, #36	; 0x24
 800832e:	d906      	bls.n	800833e <_strtol_l.constprop.0+0x1a>
 8008330:	f7fd fd7c 	bl	8005e2c <__errno>
 8008334:	2316      	movs	r3, #22
 8008336:	6003      	str	r3, [r0, #0]
 8008338:	2000      	movs	r0, #0
 800833a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008424 <_strtol_l.constprop.0+0x100>
 8008342:	460d      	mov	r5, r1
 8008344:	462e      	mov	r6, r5
 8008346:	f815 4b01 	ldrb.w	r4, [r5], #1
 800834a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800834e:	f017 0708 	ands.w	r7, r7, #8
 8008352:	d1f7      	bne.n	8008344 <_strtol_l.constprop.0+0x20>
 8008354:	2c2d      	cmp	r4, #45	; 0x2d
 8008356:	d132      	bne.n	80083be <_strtol_l.constprop.0+0x9a>
 8008358:	782c      	ldrb	r4, [r5, #0]
 800835a:	2701      	movs	r7, #1
 800835c:	1cb5      	adds	r5, r6, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d05b      	beq.n	800841a <_strtol_l.constprop.0+0xf6>
 8008362:	2b10      	cmp	r3, #16
 8008364:	d109      	bne.n	800837a <_strtol_l.constprop.0+0x56>
 8008366:	2c30      	cmp	r4, #48	; 0x30
 8008368:	d107      	bne.n	800837a <_strtol_l.constprop.0+0x56>
 800836a:	782c      	ldrb	r4, [r5, #0]
 800836c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008370:	2c58      	cmp	r4, #88	; 0x58
 8008372:	d14d      	bne.n	8008410 <_strtol_l.constprop.0+0xec>
 8008374:	786c      	ldrb	r4, [r5, #1]
 8008376:	2310      	movs	r3, #16
 8008378:	3502      	adds	r5, #2
 800837a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800837e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008382:	f04f 0e00 	mov.w	lr, #0
 8008386:	fbb8 f9f3 	udiv	r9, r8, r3
 800838a:	4676      	mov	r6, lr
 800838c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008390:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008394:	f1bc 0f09 	cmp.w	ip, #9
 8008398:	d816      	bhi.n	80083c8 <_strtol_l.constprop.0+0xa4>
 800839a:	4664      	mov	r4, ip
 800839c:	42a3      	cmp	r3, r4
 800839e:	dd24      	ble.n	80083ea <_strtol_l.constprop.0+0xc6>
 80083a0:	f1be 3fff 	cmp.w	lr, #4294967295
 80083a4:	d008      	beq.n	80083b8 <_strtol_l.constprop.0+0x94>
 80083a6:	45b1      	cmp	r9, r6
 80083a8:	d31c      	bcc.n	80083e4 <_strtol_l.constprop.0+0xc0>
 80083aa:	d101      	bne.n	80083b0 <_strtol_l.constprop.0+0x8c>
 80083ac:	45a2      	cmp	sl, r4
 80083ae:	db19      	blt.n	80083e4 <_strtol_l.constprop.0+0xc0>
 80083b0:	fb06 4603 	mla	r6, r6, r3, r4
 80083b4:	f04f 0e01 	mov.w	lr, #1
 80083b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083bc:	e7e8      	b.n	8008390 <_strtol_l.constprop.0+0x6c>
 80083be:	2c2b      	cmp	r4, #43	; 0x2b
 80083c0:	bf04      	itt	eq
 80083c2:	782c      	ldrbeq	r4, [r5, #0]
 80083c4:	1cb5      	addeq	r5, r6, #2
 80083c6:	e7ca      	b.n	800835e <_strtol_l.constprop.0+0x3a>
 80083c8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80083cc:	f1bc 0f19 	cmp.w	ip, #25
 80083d0:	d801      	bhi.n	80083d6 <_strtol_l.constprop.0+0xb2>
 80083d2:	3c37      	subs	r4, #55	; 0x37
 80083d4:	e7e2      	b.n	800839c <_strtol_l.constprop.0+0x78>
 80083d6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80083da:	f1bc 0f19 	cmp.w	ip, #25
 80083de:	d804      	bhi.n	80083ea <_strtol_l.constprop.0+0xc6>
 80083e0:	3c57      	subs	r4, #87	; 0x57
 80083e2:	e7db      	b.n	800839c <_strtol_l.constprop.0+0x78>
 80083e4:	f04f 3eff 	mov.w	lr, #4294967295
 80083e8:	e7e6      	b.n	80083b8 <_strtol_l.constprop.0+0x94>
 80083ea:	f1be 3fff 	cmp.w	lr, #4294967295
 80083ee:	d105      	bne.n	80083fc <_strtol_l.constprop.0+0xd8>
 80083f0:	2322      	movs	r3, #34	; 0x22
 80083f2:	6003      	str	r3, [r0, #0]
 80083f4:	4646      	mov	r6, r8
 80083f6:	b942      	cbnz	r2, 800840a <_strtol_l.constprop.0+0xe6>
 80083f8:	4630      	mov	r0, r6
 80083fa:	e79e      	b.n	800833a <_strtol_l.constprop.0+0x16>
 80083fc:	b107      	cbz	r7, 8008400 <_strtol_l.constprop.0+0xdc>
 80083fe:	4276      	negs	r6, r6
 8008400:	2a00      	cmp	r2, #0
 8008402:	d0f9      	beq.n	80083f8 <_strtol_l.constprop.0+0xd4>
 8008404:	f1be 0f00 	cmp.w	lr, #0
 8008408:	d000      	beq.n	800840c <_strtol_l.constprop.0+0xe8>
 800840a:	1e69      	subs	r1, r5, #1
 800840c:	6011      	str	r1, [r2, #0]
 800840e:	e7f3      	b.n	80083f8 <_strtol_l.constprop.0+0xd4>
 8008410:	2430      	movs	r4, #48	; 0x30
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1b1      	bne.n	800837a <_strtol_l.constprop.0+0x56>
 8008416:	2308      	movs	r3, #8
 8008418:	e7af      	b.n	800837a <_strtol_l.constprop.0+0x56>
 800841a:	2c30      	cmp	r4, #48	; 0x30
 800841c:	d0a5      	beq.n	800836a <_strtol_l.constprop.0+0x46>
 800841e:	230a      	movs	r3, #10
 8008420:	e7ab      	b.n	800837a <_strtol_l.constprop.0+0x56>
 8008422:	bf00      	nop
 8008424:	08009bd9 	.word	0x08009bd9

08008428 <_strtol_r>:
 8008428:	f7ff bf7c 	b.w	8008324 <_strtol_l.constprop.0>

0800842c <__ssputs_r>:
 800842c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008430:	688e      	ldr	r6, [r1, #8]
 8008432:	461f      	mov	r7, r3
 8008434:	42be      	cmp	r6, r7
 8008436:	680b      	ldr	r3, [r1, #0]
 8008438:	4682      	mov	sl, r0
 800843a:	460c      	mov	r4, r1
 800843c:	4690      	mov	r8, r2
 800843e:	d82c      	bhi.n	800849a <__ssputs_r+0x6e>
 8008440:	898a      	ldrh	r2, [r1, #12]
 8008442:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008446:	d026      	beq.n	8008496 <__ssputs_r+0x6a>
 8008448:	6965      	ldr	r5, [r4, #20]
 800844a:	6909      	ldr	r1, [r1, #16]
 800844c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008450:	eba3 0901 	sub.w	r9, r3, r1
 8008454:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008458:	1c7b      	adds	r3, r7, #1
 800845a:	444b      	add	r3, r9
 800845c:	106d      	asrs	r5, r5, #1
 800845e:	429d      	cmp	r5, r3
 8008460:	bf38      	it	cc
 8008462:	461d      	movcc	r5, r3
 8008464:	0553      	lsls	r3, r2, #21
 8008466:	d527      	bpl.n	80084b8 <__ssputs_r+0x8c>
 8008468:	4629      	mov	r1, r5
 800846a:	f7fe fc0f 	bl	8006c8c <_malloc_r>
 800846e:	4606      	mov	r6, r0
 8008470:	b360      	cbz	r0, 80084cc <__ssputs_r+0xa0>
 8008472:	6921      	ldr	r1, [r4, #16]
 8008474:	464a      	mov	r2, r9
 8008476:	f7fd fd06 	bl	8005e86 <memcpy>
 800847a:	89a3      	ldrh	r3, [r4, #12]
 800847c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008484:	81a3      	strh	r3, [r4, #12]
 8008486:	6126      	str	r6, [r4, #16]
 8008488:	6165      	str	r5, [r4, #20]
 800848a:	444e      	add	r6, r9
 800848c:	eba5 0509 	sub.w	r5, r5, r9
 8008490:	6026      	str	r6, [r4, #0]
 8008492:	60a5      	str	r5, [r4, #8]
 8008494:	463e      	mov	r6, r7
 8008496:	42be      	cmp	r6, r7
 8008498:	d900      	bls.n	800849c <__ssputs_r+0x70>
 800849a:	463e      	mov	r6, r7
 800849c:	6820      	ldr	r0, [r4, #0]
 800849e:	4632      	mov	r2, r6
 80084a0:	4641      	mov	r1, r8
 80084a2:	f000 f9c9 	bl	8008838 <memmove>
 80084a6:	68a3      	ldr	r3, [r4, #8]
 80084a8:	1b9b      	subs	r3, r3, r6
 80084aa:	60a3      	str	r3, [r4, #8]
 80084ac:	6823      	ldr	r3, [r4, #0]
 80084ae:	4433      	add	r3, r6
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	2000      	movs	r0, #0
 80084b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b8:	462a      	mov	r2, r5
 80084ba:	f000 fd9e 	bl	8008ffa <_realloc_r>
 80084be:	4606      	mov	r6, r0
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d1e0      	bne.n	8008486 <__ssputs_r+0x5a>
 80084c4:	6921      	ldr	r1, [r4, #16]
 80084c6:	4650      	mov	r0, sl
 80084c8:	f7fe fb6c 	bl	8006ba4 <_free_r>
 80084cc:	230c      	movs	r3, #12
 80084ce:	f8ca 3000 	str.w	r3, [sl]
 80084d2:	89a3      	ldrh	r3, [r4, #12]
 80084d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	f04f 30ff 	mov.w	r0, #4294967295
 80084de:	e7e9      	b.n	80084b4 <__ssputs_r+0x88>

080084e0 <_svfiprintf_r>:
 80084e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e4:	4698      	mov	r8, r3
 80084e6:	898b      	ldrh	r3, [r1, #12]
 80084e8:	061b      	lsls	r3, r3, #24
 80084ea:	b09d      	sub	sp, #116	; 0x74
 80084ec:	4607      	mov	r7, r0
 80084ee:	460d      	mov	r5, r1
 80084f0:	4614      	mov	r4, r2
 80084f2:	d50e      	bpl.n	8008512 <_svfiprintf_r+0x32>
 80084f4:	690b      	ldr	r3, [r1, #16]
 80084f6:	b963      	cbnz	r3, 8008512 <_svfiprintf_r+0x32>
 80084f8:	2140      	movs	r1, #64	; 0x40
 80084fa:	f7fe fbc7 	bl	8006c8c <_malloc_r>
 80084fe:	6028      	str	r0, [r5, #0]
 8008500:	6128      	str	r0, [r5, #16]
 8008502:	b920      	cbnz	r0, 800850e <_svfiprintf_r+0x2e>
 8008504:	230c      	movs	r3, #12
 8008506:	603b      	str	r3, [r7, #0]
 8008508:	f04f 30ff 	mov.w	r0, #4294967295
 800850c:	e0d0      	b.n	80086b0 <_svfiprintf_r+0x1d0>
 800850e:	2340      	movs	r3, #64	; 0x40
 8008510:	616b      	str	r3, [r5, #20]
 8008512:	2300      	movs	r3, #0
 8008514:	9309      	str	r3, [sp, #36]	; 0x24
 8008516:	2320      	movs	r3, #32
 8008518:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800851c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008520:	2330      	movs	r3, #48	; 0x30
 8008522:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80086c8 <_svfiprintf_r+0x1e8>
 8008526:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800852a:	f04f 0901 	mov.w	r9, #1
 800852e:	4623      	mov	r3, r4
 8008530:	469a      	mov	sl, r3
 8008532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008536:	b10a      	cbz	r2, 800853c <_svfiprintf_r+0x5c>
 8008538:	2a25      	cmp	r2, #37	; 0x25
 800853a:	d1f9      	bne.n	8008530 <_svfiprintf_r+0x50>
 800853c:	ebba 0b04 	subs.w	fp, sl, r4
 8008540:	d00b      	beq.n	800855a <_svfiprintf_r+0x7a>
 8008542:	465b      	mov	r3, fp
 8008544:	4622      	mov	r2, r4
 8008546:	4629      	mov	r1, r5
 8008548:	4638      	mov	r0, r7
 800854a:	f7ff ff6f 	bl	800842c <__ssputs_r>
 800854e:	3001      	adds	r0, #1
 8008550:	f000 80a9 	beq.w	80086a6 <_svfiprintf_r+0x1c6>
 8008554:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008556:	445a      	add	r2, fp
 8008558:	9209      	str	r2, [sp, #36]	; 0x24
 800855a:	f89a 3000 	ldrb.w	r3, [sl]
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 80a1 	beq.w	80086a6 <_svfiprintf_r+0x1c6>
 8008564:	2300      	movs	r3, #0
 8008566:	f04f 32ff 	mov.w	r2, #4294967295
 800856a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800856e:	f10a 0a01 	add.w	sl, sl, #1
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	9307      	str	r3, [sp, #28]
 8008576:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800857a:	931a      	str	r3, [sp, #104]	; 0x68
 800857c:	4654      	mov	r4, sl
 800857e:	2205      	movs	r2, #5
 8008580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008584:	4850      	ldr	r0, [pc, #320]	; (80086c8 <_svfiprintf_r+0x1e8>)
 8008586:	f7f7 fe2b 	bl	80001e0 <memchr>
 800858a:	9a04      	ldr	r2, [sp, #16]
 800858c:	b9d8      	cbnz	r0, 80085c6 <_svfiprintf_r+0xe6>
 800858e:	06d0      	lsls	r0, r2, #27
 8008590:	bf44      	itt	mi
 8008592:	2320      	movmi	r3, #32
 8008594:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008598:	0711      	lsls	r1, r2, #28
 800859a:	bf44      	itt	mi
 800859c:	232b      	movmi	r3, #43	; 0x2b
 800859e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085a2:	f89a 3000 	ldrb.w	r3, [sl]
 80085a6:	2b2a      	cmp	r3, #42	; 0x2a
 80085a8:	d015      	beq.n	80085d6 <_svfiprintf_r+0xf6>
 80085aa:	9a07      	ldr	r2, [sp, #28]
 80085ac:	4654      	mov	r4, sl
 80085ae:	2000      	movs	r0, #0
 80085b0:	f04f 0c0a 	mov.w	ip, #10
 80085b4:	4621      	mov	r1, r4
 80085b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ba:	3b30      	subs	r3, #48	; 0x30
 80085bc:	2b09      	cmp	r3, #9
 80085be:	d94d      	bls.n	800865c <_svfiprintf_r+0x17c>
 80085c0:	b1b0      	cbz	r0, 80085f0 <_svfiprintf_r+0x110>
 80085c2:	9207      	str	r2, [sp, #28]
 80085c4:	e014      	b.n	80085f0 <_svfiprintf_r+0x110>
 80085c6:	eba0 0308 	sub.w	r3, r0, r8
 80085ca:	fa09 f303 	lsl.w	r3, r9, r3
 80085ce:	4313      	orrs	r3, r2
 80085d0:	9304      	str	r3, [sp, #16]
 80085d2:	46a2      	mov	sl, r4
 80085d4:	e7d2      	b.n	800857c <_svfiprintf_r+0x9c>
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	1d19      	adds	r1, r3, #4
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	9103      	str	r1, [sp, #12]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	bfbb      	ittet	lt
 80085e2:	425b      	neglt	r3, r3
 80085e4:	f042 0202 	orrlt.w	r2, r2, #2
 80085e8:	9307      	strge	r3, [sp, #28]
 80085ea:	9307      	strlt	r3, [sp, #28]
 80085ec:	bfb8      	it	lt
 80085ee:	9204      	strlt	r2, [sp, #16]
 80085f0:	7823      	ldrb	r3, [r4, #0]
 80085f2:	2b2e      	cmp	r3, #46	; 0x2e
 80085f4:	d10c      	bne.n	8008610 <_svfiprintf_r+0x130>
 80085f6:	7863      	ldrb	r3, [r4, #1]
 80085f8:	2b2a      	cmp	r3, #42	; 0x2a
 80085fa:	d134      	bne.n	8008666 <_svfiprintf_r+0x186>
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	1d1a      	adds	r2, r3, #4
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	9203      	str	r2, [sp, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	bfb8      	it	lt
 8008608:	f04f 33ff 	movlt.w	r3, #4294967295
 800860c:	3402      	adds	r4, #2
 800860e:	9305      	str	r3, [sp, #20]
 8008610:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80086d8 <_svfiprintf_r+0x1f8>
 8008614:	7821      	ldrb	r1, [r4, #0]
 8008616:	2203      	movs	r2, #3
 8008618:	4650      	mov	r0, sl
 800861a:	f7f7 fde1 	bl	80001e0 <memchr>
 800861e:	b138      	cbz	r0, 8008630 <_svfiprintf_r+0x150>
 8008620:	9b04      	ldr	r3, [sp, #16]
 8008622:	eba0 000a 	sub.w	r0, r0, sl
 8008626:	2240      	movs	r2, #64	; 0x40
 8008628:	4082      	lsls	r2, r0
 800862a:	4313      	orrs	r3, r2
 800862c:	3401      	adds	r4, #1
 800862e:	9304      	str	r3, [sp, #16]
 8008630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008634:	4825      	ldr	r0, [pc, #148]	; (80086cc <_svfiprintf_r+0x1ec>)
 8008636:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800863a:	2206      	movs	r2, #6
 800863c:	f7f7 fdd0 	bl	80001e0 <memchr>
 8008640:	2800      	cmp	r0, #0
 8008642:	d038      	beq.n	80086b6 <_svfiprintf_r+0x1d6>
 8008644:	4b22      	ldr	r3, [pc, #136]	; (80086d0 <_svfiprintf_r+0x1f0>)
 8008646:	bb1b      	cbnz	r3, 8008690 <_svfiprintf_r+0x1b0>
 8008648:	9b03      	ldr	r3, [sp, #12]
 800864a:	3307      	adds	r3, #7
 800864c:	f023 0307 	bic.w	r3, r3, #7
 8008650:	3308      	adds	r3, #8
 8008652:	9303      	str	r3, [sp, #12]
 8008654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008656:	4433      	add	r3, r6
 8008658:	9309      	str	r3, [sp, #36]	; 0x24
 800865a:	e768      	b.n	800852e <_svfiprintf_r+0x4e>
 800865c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008660:	460c      	mov	r4, r1
 8008662:	2001      	movs	r0, #1
 8008664:	e7a6      	b.n	80085b4 <_svfiprintf_r+0xd4>
 8008666:	2300      	movs	r3, #0
 8008668:	3401      	adds	r4, #1
 800866a:	9305      	str	r3, [sp, #20]
 800866c:	4619      	mov	r1, r3
 800866e:	f04f 0c0a 	mov.w	ip, #10
 8008672:	4620      	mov	r0, r4
 8008674:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008678:	3a30      	subs	r2, #48	; 0x30
 800867a:	2a09      	cmp	r2, #9
 800867c:	d903      	bls.n	8008686 <_svfiprintf_r+0x1a6>
 800867e:	2b00      	cmp	r3, #0
 8008680:	d0c6      	beq.n	8008610 <_svfiprintf_r+0x130>
 8008682:	9105      	str	r1, [sp, #20]
 8008684:	e7c4      	b.n	8008610 <_svfiprintf_r+0x130>
 8008686:	fb0c 2101 	mla	r1, ip, r1, r2
 800868a:	4604      	mov	r4, r0
 800868c:	2301      	movs	r3, #1
 800868e:	e7f0      	b.n	8008672 <_svfiprintf_r+0x192>
 8008690:	ab03      	add	r3, sp, #12
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	462a      	mov	r2, r5
 8008696:	4b0f      	ldr	r3, [pc, #60]	; (80086d4 <_svfiprintf_r+0x1f4>)
 8008698:	a904      	add	r1, sp, #16
 800869a:	4638      	mov	r0, r7
 800869c:	f7fc fbea 	bl	8004e74 <_printf_float>
 80086a0:	1c42      	adds	r2, r0, #1
 80086a2:	4606      	mov	r6, r0
 80086a4:	d1d6      	bne.n	8008654 <_svfiprintf_r+0x174>
 80086a6:	89ab      	ldrh	r3, [r5, #12]
 80086a8:	065b      	lsls	r3, r3, #25
 80086aa:	f53f af2d 	bmi.w	8008508 <_svfiprintf_r+0x28>
 80086ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086b0:	b01d      	add	sp, #116	; 0x74
 80086b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b6:	ab03      	add	r3, sp, #12
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	462a      	mov	r2, r5
 80086bc:	4b05      	ldr	r3, [pc, #20]	; (80086d4 <_svfiprintf_r+0x1f4>)
 80086be:	a904      	add	r1, sp, #16
 80086c0:	4638      	mov	r0, r7
 80086c2:	f7fc fe7b 	bl	80053bc <_printf_i>
 80086c6:	e7eb      	b.n	80086a0 <_svfiprintf_r+0x1c0>
 80086c8:	08009cd9 	.word	0x08009cd9
 80086cc:	08009ce3 	.word	0x08009ce3
 80086d0:	08004e75 	.word	0x08004e75
 80086d4:	0800842d 	.word	0x0800842d
 80086d8:	08009cdf 	.word	0x08009cdf

080086dc <__sflush_r>:
 80086dc:	898a      	ldrh	r2, [r1, #12]
 80086de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e2:	4605      	mov	r5, r0
 80086e4:	0710      	lsls	r0, r2, #28
 80086e6:	460c      	mov	r4, r1
 80086e8:	d458      	bmi.n	800879c <__sflush_r+0xc0>
 80086ea:	684b      	ldr	r3, [r1, #4]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	dc05      	bgt.n	80086fc <__sflush_r+0x20>
 80086f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dc02      	bgt.n	80086fc <__sflush_r+0x20>
 80086f6:	2000      	movs	r0, #0
 80086f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086fe:	2e00      	cmp	r6, #0
 8008700:	d0f9      	beq.n	80086f6 <__sflush_r+0x1a>
 8008702:	2300      	movs	r3, #0
 8008704:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008708:	682f      	ldr	r7, [r5, #0]
 800870a:	6a21      	ldr	r1, [r4, #32]
 800870c:	602b      	str	r3, [r5, #0]
 800870e:	d032      	beq.n	8008776 <__sflush_r+0x9a>
 8008710:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008712:	89a3      	ldrh	r3, [r4, #12]
 8008714:	075a      	lsls	r2, r3, #29
 8008716:	d505      	bpl.n	8008724 <__sflush_r+0x48>
 8008718:	6863      	ldr	r3, [r4, #4]
 800871a:	1ac0      	subs	r0, r0, r3
 800871c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800871e:	b10b      	cbz	r3, 8008724 <__sflush_r+0x48>
 8008720:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008722:	1ac0      	subs	r0, r0, r3
 8008724:	2300      	movs	r3, #0
 8008726:	4602      	mov	r2, r0
 8008728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800872a:	6a21      	ldr	r1, [r4, #32]
 800872c:	4628      	mov	r0, r5
 800872e:	47b0      	blx	r6
 8008730:	1c43      	adds	r3, r0, #1
 8008732:	89a3      	ldrh	r3, [r4, #12]
 8008734:	d106      	bne.n	8008744 <__sflush_r+0x68>
 8008736:	6829      	ldr	r1, [r5, #0]
 8008738:	291d      	cmp	r1, #29
 800873a:	d82b      	bhi.n	8008794 <__sflush_r+0xb8>
 800873c:	4a29      	ldr	r2, [pc, #164]	; (80087e4 <__sflush_r+0x108>)
 800873e:	410a      	asrs	r2, r1
 8008740:	07d6      	lsls	r6, r2, #31
 8008742:	d427      	bmi.n	8008794 <__sflush_r+0xb8>
 8008744:	2200      	movs	r2, #0
 8008746:	6062      	str	r2, [r4, #4]
 8008748:	04d9      	lsls	r1, r3, #19
 800874a:	6922      	ldr	r2, [r4, #16]
 800874c:	6022      	str	r2, [r4, #0]
 800874e:	d504      	bpl.n	800875a <__sflush_r+0x7e>
 8008750:	1c42      	adds	r2, r0, #1
 8008752:	d101      	bne.n	8008758 <__sflush_r+0x7c>
 8008754:	682b      	ldr	r3, [r5, #0]
 8008756:	b903      	cbnz	r3, 800875a <__sflush_r+0x7e>
 8008758:	6560      	str	r0, [r4, #84]	; 0x54
 800875a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800875c:	602f      	str	r7, [r5, #0]
 800875e:	2900      	cmp	r1, #0
 8008760:	d0c9      	beq.n	80086f6 <__sflush_r+0x1a>
 8008762:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008766:	4299      	cmp	r1, r3
 8008768:	d002      	beq.n	8008770 <__sflush_r+0x94>
 800876a:	4628      	mov	r0, r5
 800876c:	f7fe fa1a 	bl	8006ba4 <_free_r>
 8008770:	2000      	movs	r0, #0
 8008772:	6360      	str	r0, [r4, #52]	; 0x34
 8008774:	e7c0      	b.n	80086f8 <__sflush_r+0x1c>
 8008776:	2301      	movs	r3, #1
 8008778:	4628      	mov	r0, r5
 800877a:	47b0      	blx	r6
 800877c:	1c41      	adds	r1, r0, #1
 800877e:	d1c8      	bne.n	8008712 <__sflush_r+0x36>
 8008780:	682b      	ldr	r3, [r5, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d0c5      	beq.n	8008712 <__sflush_r+0x36>
 8008786:	2b1d      	cmp	r3, #29
 8008788:	d001      	beq.n	800878e <__sflush_r+0xb2>
 800878a:	2b16      	cmp	r3, #22
 800878c:	d101      	bne.n	8008792 <__sflush_r+0xb6>
 800878e:	602f      	str	r7, [r5, #0]
 8008790:	e7b1      	b.n	80086f6 <__sflush_r+0x1a>
 8008792:	89a3      	ldrh	r3, [r4, #12]
 8008794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008798:	81a3      	strh	r3, [r4, #12]
 800879a:	e7ad      	b.n	80086f8 <__sflush_r+0x1c>
 800879c:	690f      	ldr	r7, [r1, #16]
 800879e:	2f00      	cmp	r7, #0
 80087a0:	d0a9      	beq.n	80086f6 <__sflush_r+0x1a>
 80087a2:	0793      	lsls	r3, r2, #30
 80087a4:	680e      	ldr	r6, [r1, #0]
 80087a6:	bf08      	it	eq
 80087a8:	694b      	ldreq	r3, [r1, #20]
 80087aa:	600f      	str	r7, [r1, #0]
 80087ac:	bf18      	it	ne
 80087ae:	2300      	movne	r3, #0
 80087b0:	eba6 0807 	sub.w	r8, r6, r7
 80087b4:	608b      	str	r3, [r1, #8]
 80087b6:	f1b8 0f00 	cmp.w	r8, #0
 80087ba:	dd9c      	ble.n	80086f6 <__sflush_r+0x1a>
 80087bc:	6a21      	ldr	r1, [r4, #32]
 80087be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087c0:	4643      	mov	r3, r8
 80087c2:	463a      	mov	r2, r7
 80087c4:	4628      	mov	r0, r5
 80087c6:	47b0      	blx	r6
 80087c8:	2800      	cmp	r0, #0
 80087ca:	dc06      	bgt.n	80087da <__sflush_r+0xfe>
 80087cc:	89a3      	ldrh	r3, [r4, #12]
 80087ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087d2:	81a3      	strh	r3, [r4, #12]
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295
 80087d8:	e78e      	b.n	80086f8 <__sflush_r+0x1c>
 80087da:	4407      	add	r7, r0
 80087dc:	eba8 0800 	sub.w	r8, r8, r0
 80087e0:	e7e9      	b.n	80087b6 <__sflush_r+0xda>
 80087e2:	bf00      	nop
 80087e4:	dfbffffe 	.word	0xdfbffffe

080087e8 <_fflush_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	690b      	ldr	r3, [r1, #16]
 80087ec:	4605      	mov	r5, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	b913      	cbnz	r3, 80087f8 <_fflush_r+0x10>
 80087f2:	2500      	movs	r5, #0
 80087f4:	4628      	mov	r0, r5
 80087f6:	bd38      	pop	{r3, r4, r5, pc}
 80087f8:	b118      	cbz	r0, 8008802 <_fflush_r+0x1a>
 80087fa:	6a03      	ldr	r3, [r0, #32]
 80087fc:	b90b      	cbnz	r3, 8008802 <_fflush_r+0x1a>
 80087fe:	f7fd f99b 	bl	8005b38 <__sinit>
 8008802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0f3      	beq.n	80087f2 <_fflush_r+0xa>
 800880a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800880c:	07d0      	lsls	r0, r2, #31
 800880e:	d404      	bmi.n	800881a <_fflush_r+0x32>
 8008810:	0599      	lsls	r1, r3, #22
 8008812:	d402      	bmi.n	800881a <_fflush_r+0x32>
 8008814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008816:	f7fd fb34 	bl	8005e82 <__retarget_lock_acquire_recursive>
 800881a:	4628      	mov	r0, r5
 800881c:	4621      	mov	r1, r4
 800881e:	f7ff ff5d 	bl	80086dc <__sflush_r>
 8008822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008824:	07da      	lsls	r2, r3, #31
 8008826:	4605      	mov	r5, r0
 8008828:	d4e4      	bmi.n	80087f4 <_fflush_r+0xc>
 800882a:	89a3      	ldrh	r3, [r4, #12]
 800882c:	059b      	lsls	r3, r3, #22
 800882e:	d4e1      	bmi.n	80087f4 <_fflush_r+0xc>
 8008830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008832:	f7fd fb27 	bl	8005e84 <__retarget_lock_release_recursive>
 8008836:	e7dd      	b.n	80087f4 <_fflush_r+0xc>

08008838 <memmove>:
 8008838:	4288      	cmp	r0, r1
 800883a:	b510      	push	{r4, lr}
 800883c:	eb01 0402 	add.w	r4, r1, r2
 8008840:	d902      	bls.n	8008848 <memmove+0x10>
 8008842:	4284      	cmp	r4, r0
 8008844:	4623      	mov	r3, r4
 8008846:	d807      	bhi.n	8008858 <memmove+0x20>
 8008848:	1e43      	subs	r3, r0, #1
 800884a:	42a1      	cmp	r1, r4
 800884c:	d008      	beq.n	8008860 <memmove+0x28>
 800884e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008856:	e7f8      	b.n	800884a <memmove+0x12>
 8008858:	4402      	add	r2, r0
 800885a:	4601      	mov	r1, r0
 800885c:	428a      	cmp	r2, r1
 800885e:	d100      	bne.n	8008862 <memmove+0x2a>
 8008860:	bd10      	pop	{r4, pc}
 8008862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800886a:	e7f7      	b.n	800885c <memmove+0x24>

0800886c <strncmp>:
 800886c:	b510      	push	{r4, lr}
 800886e:	b16a      	cbz	r2, 800888c <strncmp+0x20>
 8008870:	3901      	subs	r1, #1
 8008872:	1884      	adds	r4, r0, r2
 8008874:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008878:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800887c:	429a      	cmp	r2, r3
 800887e:	d103      	bne.n	8008888 <strncmp+0x1c>
 8008880:	42a0      	cmp	r0, r4
 8008882:	d001      	beq.n	8008888 <strncmp+0x1c>
 8008884:	2a00      	cmp	r2, #0
 8008886:	d1f5      	bne.n	8008874 <strncmp+0x8>
 8008888:	1ad0      	subs	r0, r2, r3
 800888a:	bd10      	pop	{r4, pc}
 800888c:	4610      	mov	r0, r2
 800888e:	e7fc      	b.n	800888a <strncmp+0x1e>

08008890 <_sbrk_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d06      	ldr	r5, [pc, #24]	; (80088ac <_sbrk_r+0x1c>)
 8008894:	2300      	movs	r3, #0
 8008896:	4604      	mov	r4, r0
 8008898:	4608      	mov	r0, r1
 800889a:	602b      	str	r3, [r5, #0]
 800889c:	f7f8 ff02 	bl	80016a4 <_sbrk>
 80088a0:	1c43      	adds	r3, r0, #1
 80088a2:	d102      	bne.n	80088aa <_sbrk_r+0x1a>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	b103      	cbz	r3, 80088aa <_sbrk_r+0x1a>
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	20004644 	.word	0x20004644

080088b0 <nan>:
 80088b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80088b8 <nan+0x8>
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	00000000 	.word	0x00000000
 80088bc:	7ff80000 	.word	0x7ff80000

080088c0 <__assert_func>:
 80088c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088c2:	4614      	mov	r4, r2
 80088c4:	461a      	mov	r2, r3
 80088c6:	4b09      	ldr	r3, [pc, #36]	; (80088ec <__assert_func+0x2c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4605      	mov	r5, r0
 80088cc:	68d8      	ldr	r0, [r3, #12]
 80088ce:	b14c      	cbz	r4, 80088e4 <__assert_func+0x24>
 80088d0:	4b07      	ldr	r3, [pc, #28]	; (80088f0 <__assert_func+0x30>)
 80088d2:	9100      	str	r1, [sp, #0]
 80088d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088d8:	4906      	ldr	r1, [pc, #24]	; (80088f4 <__assert_func+0x34>)
 80088da:	462b      	mov	r3, r5
 80088dc:	f000 fbca 	bl	8009074 <fiprintf>
 80088e0:	f000 fbda 	bl	8009098 <abort>
 80088e4:	4b04      	ldr	r3, [pc, #16]	; (80088f8 <__assert_func+0x38>)
 80088e6:	461c      	mov	r4, r3
 80088e8:	e7f3      	b.n	80088d2 <__assert_func+0x12>
 80088ea:	bf00      	nop
 80088ec:	2000006c 	.word	0x2000006c
 80088f0:	08009cf2 	.word	0x08009cf2
 80088f4:	08009cff 	.word	0x08009cff
 80088f8:	08009674 	.word	0x08009674

080088fc <_calloc_r>:
 80088fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088fe:	fba1 2402 	umull	r2, r4, r1, r2
 8008902:	b94c      	cbnz	r4, 8008918 <_calloc_r+0x1c>
 8008904:	4611      	mov	r1, r2
 8008906:	9201      	str	r2, [sp, #4]
 8008908:	f7fe f9c0 	bl	8006c8c <_malloc_r>
 800890c:	9a01      	ldr	r2, [sp, #4]
 800890e:	4605      	mov	r5, r0
 8008910:	b930      	cbnz	r0, 8008920 <_calloc_r+0x24>
 8008912:	4628      	mov	r0, r5
 8008914:	b003      	add	sp, #12
 8008916:	bd30      	pop	{r4, r5, pc}
 8008918:	220c      	movs	r2, #12
 800891a:	6002      	str	r2, [r0, #0]
 800891c:	2500      	movs	r5, #0
 800891e:	e7f8      	b.n	8008912 <_calloc_r+0x16>
 8008920:	4621      	mov	r1, r4
 8008922:	f7fd f9db 	bl	8005cdc <memset>
 8008926:	e7f4      	b.n	8008912 <_calloc_r+0x16>

08008928 <rshift>:
 8008928:	6903      	ldr	r3, [r0, #16]
 800892a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800892e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008932:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008936:	f100 0414 	add.w	r4, r0, #20
 800893a:	dd45      	ble.n	80089c8 <rshift+0xa0>
 800893c:	f011 011f 	ands.w	r1, r1, #31
 8008940:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008944:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008948:	d10c      	bne.n	8008964 <rshift+0x3c>
 800894a:	f100 0710 	add.w	r7, r0, #16
 800894e:	4629      	mov	r1, r5
 8008950:	42b1      	cmp	r1, r6
 8008952:	d334      	bcc.n	80089be <rshift+0x96>
 8008954:	1a9b      	subs	r3, r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	1eea      	subs	r2, r5, #3
 800895a:	4296      	cmp	r6, r2
 800895c:	bf38      	it	cc
 800895e:	2300      	movcc	r3, #0
 8008960:	4423      	add	r3, r4
 8008962:	e015      	b.n	8008990 <rshift+0x68>
 8008964:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008968:	f1c1 0820 	rsb	r8, r1, #32
 800896c:	40cf      	lsrs	r7, r1
 800896e:	f105 0e04 	add.w	lr, r5, #4
 8008972:	46a1      	mov	r9, r4
 8008974:	4576      	cmp	r6, lr
 8008976:	46f4      	mov	ip, lr
 8008978:	d815      	bhi.n	80089a6 <rshift+0x7e>
 800897a:	1a9a      	subs	r2, r3, r2
 800897c:	0092      	lsls	r2, r2, #2
 800897e:	3a04      	subs	r2, #4
 8008980:	3501      	adds	r5, #1
 8008982:	42ae      	cmp	r6, r5
 8008984:	bf38      	it	cc
 8008986:	2200      	movcc	r2, #0
 8008988:	18a3      	adds	r3, r4, r2
 800898a:	50a7      	str	r7, [r4, r2]
 800898c:	b107      	cbz	r7, 8008990 <rshift+0x68>
 800898e:	3304      	adds	r3, #4
 8008990:	1b1a      	subs	r2, r3, r4
 8008992:	42a3      	cmp	r3, r4
 8008994:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008998:	bf08      	it	eq
 800899a:	2300      	moveq	r3, #0
 800899c:	6102      	str	r2, [r0, #16]
 800899e:	bf08      	it	eq
 80089a0:	6143      	streq	r3, [r0, #20]
 80089a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089a6:	f8dc c000 	ldr.w	ip, [ip]
 80089aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80089ae:	ea4c 0707 	orr.w	r7, ip, r7
 80089b2:	f849 7b04 	str.w	r7, [r9], #4
 80089b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80089ba:	40cf      	lsrs	r7, r1
 80089bc:	e7da      	b.n	8008974 <rshift+0x4c>
 80089be:	f851 cb04 	ldr.w	ip, [r1], #4
 80089c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80089c6:	e7c3      	b.n	8008950 <rshift+0x28>
 80089c8:	4623      	mov	r3, r4
 80089ca:	e7e1      	b.n	8008990 <rshift+0x68>

080089cc <__hexdig_fun>:
 80089cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80089d0:	2b09      	cmp	r3, #9
 80089d2:	d802      	bhi.n	80089da <__hexdig_fun+0xe>
 80089d4:	3820      	subs	r0, #32
 80089d6:	b2c0      	uxtb	r0, r0
 80089d8:	4770      	bx	lr
 80089da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80089de:	2b05      	cmp	r3, #5
 80089e0:	d801      	bhi.n	80089e6 <__hexdig_fun+0x1a>
 80089e2:	3847      	subs	r0, #71	; 0x47
 80089e4:	e7f7      	b.n	80089d6 <__hexdig_fun+0xa>
 80089e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80089ea:	2b05      	cmp	r3, #5
 80089ec:	d801      	bhi.n	80089f2 <__hexdig_fun+0x26>
 80089ee:	3827      	subs	r0, #39	; 0x27
 80089f0:	e7f1      	b.n	80089d6 <__hexdig_fun+0xa>
 80089f2:	2000      	movs	r0, #0
 80089f4:	4770      	bx	lr
	...

080089f8 <__gethex>:
 80089f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	4617      	mov	r7, r2
 80089fe:	680a      	ldr	r2, [r1, #0]
 8008a00:	b085      	sub	sp, #20
 8008a02:	f102 0b02 	add.w	fp, r2, #2
 8008a06:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008a0a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008a0e:	4681      	mov	r9, r0
 8008a10:	468a      	mov	sl, r1
 8008a12:	9302      	str	r3, [sp, #8]
 8008a14:	32fe      	adds	r2, #254	; 0xfe
 8008a16:	eb02 030b 	add.w	r3, r2, fp
 8008a1a:	46d8      	mov	r8, fp
 8008a1c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008a20:	9301      	str	r3, [sp, #4]
 8008a22:	2830      	cmp	r0, #48	; 0x30
 8008a24:	d0f7      	beq.n	8008a16 <__gethex+0x1e>
 8008a26:	f7ff ffd1 	bl	80089cc <__hexdig_fun>
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d138      	bne.n	8008aa2 <__gethex+0xaa>
 8008a30:	49a7      	ldr	r1, [pc, #668]	; (8008cd0 <__gethex+0x2d8>)
 8008a32:	2201      	movs	r2, #1
 8008a34:	4640      	mov	r0, r8
 8008a36:	f7ff ff19 	bl	800886c <strncmp>
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d169      	bne.n	8008b14 <__gethex+0x11c>
 8008a40:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008a44:	465d      	mov	r5, fp
 8008a46:	f7ff ffc1 	bl	80089cc <__hexdig_fun>
 8008a4a:	2800      	cmp	r0, #0
 8008a4c:	d064      	beq.n	8008b18 <__gethex+0x120>
 8008a4e:	465a      	mov	r2, fp
 8008a50:	7810      	ldrb	r0, [r2, #0]
 8008a52:	2830      	cmp	r0, #48	; 0x30
 8008a54:	4690      	mov	r8, r2
 8008a56:	f102 0201 	add.w	r2, r2, #1
 8008a5a:	d0f9      	beq.n	8008a50 <__gethex+0x58>
 8008a5c:	f7ff ffb6 	bl	80089cc <__hexdig_fun>
 8008a60:	2301      	movs	r3, #1
 8008a62:	fab0 f480 	clz	r4, r0
 8008a66:	0964      	lsrs	r4, r4, #5
 8008a68:	465e      	mov	r6, fp
 8008a6a:	9301      	str	r3, [sp, #4]
 8008a6c:	4642      	mov	r2, r8
 8008a6e:	4615      	mov	r5, r2
 8008a70:	3201      	adds	r2, #1
 8008a72:	7828      	ldrb	r0, [r5, #0]
 8008a74:	f7ff ffaa 	bl	80089cc <__hexdig_fun>
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	d1f8      	bne.n	8008a6e <__gethex+0x76>
 8008a7c:	4994      	ldr	r1, [pc, #592]	; (8008cd0 <__gethex+0x2d8>)
 8008a7e:	2201      	movs	r2, #1
 8008a80:	4628      	mov	r0, r5
 8008a82:	f7ff fef3 	bl	800886c <strncmp>
 8008a86:	b978      	cbnz	r0, 8008aa8 <__gethex+0xb0>
 8008a88:	b946      	cbnz	r6, 8008a9c <__gethex+0xa4>
 8008a8a:	1c6e      	adds	r6, r5, #1
 8008a8c:	4632      	mov	r2, r6
 8008a8e:	4615      	mov	r5, r2
 8008a90:	3201      	adds	r2, #1
 8008a92:	7828      	ldrb	r0, [r5, #0]
 8008a94:	f7ff ff9a 	bl	80089cc <__hexdig_fun>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d1f8      	bne.n	8008a8e <__gethex+0x96>
 8008a9c:	1b73      	subs	r3, r6, r5
 8008a9e:	009e      	lsls	r6, r3, #2
 8008aa0:	e004      	b.n	8008aac <__gethex+0xb4>
 8008aa2:	2400      	movs	r4, #0
 8008aa4:	4626      	mov	r6, r4
 8008aa6:	e7e1      	b.n	8008a6c <__gethex+0x74>
 8008aa8:	2e00      	cmp	r6, #0
 8008aaa:	d1f7      	bne.n	8008a9c <__gethex+0xa4>
 8008aac:	782b      	ldrb	r3, [r5, #0]
 8008aae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008ab2:	2b50      	cmp	r3, #80	; 0x50
 8008ab4:	d13d      	bne.n	8008b32 <__gethex+0x13a>
 8008ab6:	786b      	ldrb	r3, [r5, #1]
 8008ab8:	2b2b      	cmp	r3, #43	; 0x2b
 8008aba:	d02f      	beq.n	8008b1c <__gethex+0x124>
 8008abc:	2b2d      	cmp	r3, #45	; 0x2d
 8008abe:	d031      	beq.n	8008b24 <__gethex+0x12c>
 8008ac0:	1c69      	adds	r1, r5, #1
 8008ac2:	f04f 0b00 	mov.w	fp, #0
 8008ac6:	7808      	ldrb	r0, [r1, #0]
 8008ac8:	f7ff ff80 	bl	80089cc <__hexdig_fun>
 8008acc:	1e42      	subs	r2, r0, #1
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	2a18      	cmp	r2, #24
 8008ad2:	d82e      	bhi.n	8008b32 <__gethex+0x13a>
 8008ad4:	f1a0 0210 	sub.w	r2, r0, #16
 8008ad8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008adc:	f7ff ff76 	bl	80089cc <__hexdig_fun>
 8008ae0:	f100 3cff 	add.w	ip, r0, #4294967295
 8008ae4:	fa5f fc8c 	uxtb.w	ip, ip
 8008ae8:	f1bc 0f18 	cmp.w	ip, #24
 8008aec:	d91d      	bls.n	8008b2a <__gethex+0x132>
 8008aee:	f1bb 0f00 	cmp.w	fp, #0
 8008af2:	d000      	beq.n	8008af6 <__gethex+0xfe>
 8008af4:	4252      	negs	r2, r2
 8008af6:	4416      	add	r6, r2
 8008af8:	f8ca 1000 	str.w	r1, [sl]
 8008afc:	b1dc      	cbz	r4, 8008b36 <__gethex+0x13e>
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	bf14      	ite	ne
 8008b04:	f04f 0800 	movne.w	r8, #0
 8008b08:	f04f 0806 	moveq.w	r8, #6
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	b005      	add	sp, #20
 8008b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b14:	4645      	mov	r5, r8
 8008b16:	4626      	mov	r6, r4
 8008b18:	2401      	movs	r4, #1
 8008b1a:	e7c7      	b.n	8008aac <__gethex+0xb4>
 8008b1c:	f04f 0b00 	mov.w	fp, #0
 8008b20:	1ca9      	adds	r1, r5, #2
 8008b22:	e7d0      	b.n	8008ac6 <__gethex+0xce>
 8008b24:	f04f 0b01 	mov.w	fp, #1
 8008b28:	e7fa      	b.n	8008b20 <__gethex+0x128>
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	fb03 0002 	mla	r0, r3, r2, r0
 8008b30:	e7d0      	b.n	8008ad4 <__gethex+0xdc>
 8008b32:	4629      	mov	r1, r5
 8008b34:	e7e0      	b.n	8008af8 <__gethex+0x100>
 8008b36:	eba5 0308 	sub.w	r3, r5, r8
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	4621      	mov	r1, r4
 8008b3e:	2b07      	cmp	r3, #7
 8008b40:	dc0a      	bgt.n	8008b58 <__gethex+0x160>
 8008b42:	4648      	mov	r0, r9
 8008b44:	f7fe f92e 	bl	8006da4 <_Balloc>
 8008b48:	4604      	mov	r4, r0
 8008b4a:	b940      	cbnz	r0, 8008b5e <__gethex+0x166>
 8008b4c:	4b61      	ldr	r3, [pc, #388]	; (8008cd4 <__gethex+0x2dc>)
 8008b4e:	4602      	mov	r2, r0
 8008b50:	21e4      	movs	r1, #228	; 0xe4
 8008b52:	4861      	ldr	r0, [pc, #388]	; (8008cd8 <__gethex+0x2e0>)
 8008b54:	f7ff feb4 	bl	80088c0 <__assert_func>
 8008b58:	3101      	adds	r1, #1
 8008b5a:	105b      	asrs	r3, r3, #1
 8008b5c:	e7ef      	b.n	8008b3e <__gethex+0x146>
 8008b5e:	f100 0a14 	add.w	sl, r0, #20
 8008b62:	2300      	movs	r3, #0
 8008b64:	495a      	ldr	r1, [pc, #360]	; (8008cd0 <__gethex+0x2d8>)
 8008b66:	f8cd a004 	str.w	sl, [sp, #4]
 8008b6a:	469b      	mov	fp, r3
 8008b6c:	45a8      	cmp	r8, r5
 8008b6e:	d342      	bcc.n	8008bf6 <__gethex+0x1fe>
 8008b70:	9801      	ldr	r0, [sp, #4]
 8008b72:	f840 bb04 	str.w	fp, [r0], #4
 8008b76:	eba0 000a 	sub.w	r0, r0, sl
 8008b7a:	1080      	asrs	r0, r0, #2
 8008b7c:	6120      	str	r0, [r4, #16]
 8008b7e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008b82:	4658      	mov	r0, fp
 8008b84:	f7fe fa00 	bl	8006f88 <__hi0bits>
 8008b88:	683d      	ldr	r5, [r7, #0]
 8008b8a:	eba8 0000 	sub.w	r0, r8, r0
 8008b8e:	42a8      	cmp	r0, r5
 8008b90:	dd59      	ble.n	8008c46 <__gethex+0x24e>
 8008b92:	eba0 0805 	sub.w	r8, r0, r5
 8008b96:	4641      	mov	r1, r8
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f7fe fd8f 	bl	80076bc <__any_on>
 8008b9e:	4683      	mov	fp, r0
 8008ba0:	b1b8      	cbz	r0, 8008bd2 <__gethex+0x1da>
 8008ba2:	f108 33ff 	add.w	r3, r8, #4294967295
 8008ba6:	1159      	asrs	r1, r3, #5
 8008ba8:	f003 021f 	and.w	r2, r3, #31
 8008bac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008bb0:	f04f 0b01 	mov.w	fp, #1
 8008bb4:	fa0b f202 	lsl.w	r2, fp, r2
 8008bb8:	420a      	tst	r2, r1
 8008bba:	d00a      	beq.n	8008bd2 <__gethex+0x1da>
 8008bbc:	455b      	cmp	r3, fp
 8008bbe:	dd06      	ble.n	8008bce <__gethex+0x1d6>
 8008bc0:	f1a8 0102 	sub.w	r1, r8, #2
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f7fe fd79 	bl	80076bc <__any_on>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	d138      	bne.n	8008c40 <__gethex+0x248>
 8008bce:	f04f 0b02 	mov.w	fp, #2
 8008bd2:	4641      	mov	r1, r8
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f7ff fea7 	bl	8008928 <rshift>
 8008bda:	4446      	add	r6, r8
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	42b3      	cmp	r3, r6
 8008be0:	da41      	bge.n	8008c66 <__gethex+0x26e>
 8008be2:	4621      	mov	r1, r4
 8008be4:	4648      	mov	r0, r9
 8008be6:	f7fe f91d 	bl	8006e24 <_Bfree>
 8008bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bec:	2300      	movs	r3, #0
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008bf4:	e78a      	b.n	8008b0c <__gethex+0x114>
 8008bf6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008bfa:	2a2e      	cmp	r2, #46	; 0x2e
 8008bfc:	d014      	beq.n	8008c28 <__gethex+0x230>
 8008bfe:	2b20      	cmp	r3, #32
 8008c00:	d106      	bne.n	8008c10 <__gethex+0x218>
 8008c02:	9b01      	ldr	r3, [sp, #4]
 8008c04:	f843 bb04 	str.w	fp, [r3], #4
 8008c08:	f04f 0b00 	mov.w	fp, #0
 8008c0c:	9301      	str	r3, [sp, #4]
 8008c0e:	465b      	mov	r3, fp
 8008c10:	7828      	ldrb	r0, [r5, #0]
 8008c12:	9303      	str	r3, [sp, #12]
 8008c14:	f7ff feda 	bl	80089cc <__hexdig_fun>
 8008c18:	9b03      	ldr	r3, [sp, #12]
 8008c1a:	f000 000f 	and.w	r0, r0, #15
 8008c1e:	4098      	lsls	r0, r3
 8008c20:	ea4b 0b00 	orr.w	fp, fp, r0
 8008c24:	3304      	adds	r3, #4
 8008c26:	e7a1      	b.n	8008b6c <__gethex+0x174>
 8008c28:	45a8      	cmp	r8, r5
 8008c2a:	d8e8      	bhi.n	8008bfe <__gethex+0x206>
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	4628      	mov	r0, r5
 8008c30:	9303      	str	r3, [sp, #12]
 8008c32:	f7ff fe1b 	bl	800886c <strncmp>
 8008c36:	4926      	ldr	r1, [pc, #152]	; (8008cd0 <__gethex+0x2d8>)
 8008c38:	9b03      	ldr	r3, [sp, #12]
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	d1df      	bne.n	8008bfe <__gethex+0x206>
 8008c3e:	e795      	b.n	8008b6c <__gethex+0x174>
 8008c40:	f04f 0b03 	mov.w	fp, #3
 8008c44:	e7c5      	b.n	8008bd2 <__gethex+0x1da>
 8008c46:	da0b      	bge.n	8008c60 <__gethex+0x268>
 8008c48:	eba5 0800 	sub.w	r8, r5, r0
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	4642      	mov	r2, r8
 8008c50:	4648      	mov	r0, r9
 8008c52:	f7fe fb01 	bl	8007258 <__lshift>
 8008c56:	eba6 0608 	sub.w	r6, r6, r8
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	f100 0a14 	add.w	sl, r0, #20
 8008c60:	f04f 0b00 	mov.w	fp, #0
 8008c64:	e7ba      	b.n	8008bdc <__gethex+0x1e4>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	42b3      	cmp	r3, r6
 8008c6a:	dd73      	ble.n	8008d54 <__gethex+0x35c>
 8008c6c:	1b9e      	subs	r6, r3, r6
 8008c6e:	42b5      	cmp	r5, r6
 8008c70:	dc34      	bgt.n	8008cdc <__gethex+0x2e4>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d023      	beq.n	8008cc0 <__gethex+0x2c8>
 8008c78:	2b03      	cmp	r3, #3
 8008c7a:	d025      	beq.n	8008cc8 <__gethex+0x2d0>
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d115      	bne.n	8008cac <__gethex+0x2b4>
 8008c80:	42b5      	cmp	r5, r6
 8008c82:	d113      	bne.n	8008cac <__gethex+0x2b4>
 8008c84:	2d01      	cmp	r5, #1
 8008c86:	d10b      	bne.n	8008ca0 <__gethex+0x2a8>
 8008c88:	9a02      	ldr	r2, [sp, #8]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	2301      	movs	r3, #1
 8008c90:	6123      	str	r3, [r4, #16]
 8008c92:	f8ca 3000 	str.w	r3, [sl]
 8008c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c98:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008c9c:	601c      	str	r4, [r3, #0]
 8008c9e:	e735      	b.n	8008b0c <__gethex+0x114>
 8008ca0:	1e69      	subs	r1, r5, #1
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f7fe fd0a 	bl	80076bc <__any_on>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d1ed      	bne.n	8008c88 <__gethex+0x290>
 8008cac:	4621      	mov	r1, r4
 8008cae:	4648      	mov	r0, r9
 8008cb0:	f7fe f8b8 	bl	8006e24 <_Bfree>
 8008cb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6013      	str	r3, [r2, #0]
 8008cba:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008cbe:	e725      	b.n	8008b0c <__gethex+0x114>
 8008cc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1f2      	bne.n	8008cac <__gethex+0x2b4>
 8008cc6:	e7df      	b.n	8008c88 <__gethex+0x290>
 8008cc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1dc      	bne.n	8008c88 <__gethex+0x290>
 8008cce:	e7ed      	b.n	8008cac <__gethex+0x2b4>
 8008cd0:	08009b84 	.word	0x08009b84
 8008cd4:	08009a19 	.word	0x08009a19
 8008cd8:	08009d2e 	.word	0x08009d2e
 8008cdc:	f106 38ff 	add.w	r8, r6, #4294967295
 8008ce0:	f1bb 0f00 	cmp.w	fp, #0
 8008ce4:	d133      	bne.n	8008d4e <__gethex+0x356>
 8008ce6:	f1b8 0f00 	cmp.w	r8, #0
 8008cea:	d004      	beq.n	8008cf6 <__gethex+0x2fe>
 8008cec:	4641      	mov	r1, r8
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f7fe fce4 	bl	80076bc <__any_on>
 8008cf4:	4683      	mov	fp, r0
 8008cf6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008d00:	f008 081f 	and.w	r8, r8, #31
 8008d04:	fa03 f308 	lsl.w	r3, r3, r8
 8008d08:	4213      	tst	r3, r2
 8008d0a:	4631      	mov	r1, r6
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	bf18      	it	ne
 8008d10:	f04b 0b02 	orrne.w	fp, fp, #2
 8008d14:	1bad      	subs	r5, r5, r6
 8008d16:	f7ff fe07 	bl	8008928 <rshift>
 8008d1a:	687e      	ldr	r6, [r7, #4]
 8008d1c:	f04f 0802 	mov.w	r8, #2
 8008d20:	f1bb 0f00 	cmp.w	fp, #0
 8008d24:	d04a      	beq.n	8008dbc <__gethex+0x3c4>
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d016      	beq.n	8008d5a <__gethex+0x362>
 8008d2c:	2b03      	cmp	r3, #3
 8008d2e:	d018      	beq.n	8008d62 <__gethex+0x36a>
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d109      	bne.n	8008d48 <__gethex+0x350>
 8008d34:	f01b 0f02 	tst.w	fp, #2
 8008d38:	d006      	beq.n	8008d48 <__gethex+0x350>
 8008d3a:	f8da 3000 	ldr.w	r3, [sl]
 8008d3e:	ea4b 0b03 	orr.w	fp, fp, r3
 8008d42:	f01b 0f01 	tst.w	fp, #1
 8008d46:	d10f      	bne.n	8008d68 <__gethex+0x370>
 8008d48:	f048 0810 	orr.w	r8, r8, #16
 8008d4c:	e036      	b.n	8008dbc <__gethex+0x3c4>
 8008d4e:	f04f 0b01 	mov.w	fp, #1
 8008d52:	e7d0      	b.n	8008cf6 <__gethex+0x2fe>
 8008d54:	f04f 0801 	mov.w	r8, #1
 8008d58:	e7e2      	b.n	8008d20 <__gethex+0x328>
 8008d5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d5c:	f1c3 0301 	rsb	r3, r3, #1
 8008d60:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0ef      	beq.n	8008d48 <__gethex+0x350>
 8008d68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d6c:	f104 0214 	add.w	r2, r4, #20
 8008d70:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008d74:	9301      	str	r3, [sp, #4]
 8008d76:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	4694      	mov	ip, r2
 8008d7e:	f852 1b04 	ldr.w	r1, [r2], #4
 8008d82:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008d86:	d01e      	beq.n	8008dc6 <__gethex+0x3ce>
 8008d88:	3101      	adds	r1, #1
 8008d8a:	f8cc 1000 	str.w	r1, [ip]
 8008d8e:	f1b8 0f02 	cmp.w	r8, #2
 8008d92:	f104 0214 	add.w	r2, r4, #20
 8008d96:	d13d      	bne.n	8008e14 <__gethex+0x41c>
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	3b01      	subs	r3, #1
 8008d9c:	42ab      	cmp	r3, r5
 8008d9e:	d10b      	bne.n	8008db8 <__gethex+0x3c0>
 8008da0:	1169      	asrs	r1, r5, #5
 8008da2:	2301      	movs	r3, #1
 8008da4:	f005 051f 	and.w	r5, r5, #31
 8008da8:	fa03 f505 	lsl.w	r5, r3, r5
 8008dac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008db0:	421d      	tst	r5, r3
 8008db2:	bf18      	it	ne
 8008db4:	f04f 0801 	movne.w	r8, #1
 8008db8:	f048 0820 	orr.w	r8, r8, #32
 8008dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dbe:	601c      	str	r4, [r3, #0]
 8008dc0:	9b02      	ldr	r3, [sp, #8]
 8008dc2:	601e      	str	r6, [r3, #0]
 8008dc4:	e6a2      	b.n	8008b0c <__gethex+0x114>
 8008dc6:	4290      	cmp	r0, r2
 8008dc8:	f842 3c04 	str.w	r3, [r2, #-4]
 8008dcc:	d8d6      	bhi.n	8008d7c <__gethex+0x384>
 8008dce:	68a2      	ldr	r2, [r4, #8]
 8008dd0:	4593      	cmp	fp, r2
 8008dd2:	db17      	blt.n	8008e04 <__gethex+0x40c>
 8008dd4:	6861      	ldr	r1, [r4, #4]
 8008dd6:	4648      	mov	r0, r9
 8008dd8:	3101      	adds	r1, #1
 8008dda:	f7fd ffe3 	bl	8006da4 <_Balloc>
 8008dde:	4682      	mov	sl, r0
 8008de0:	b918      	cbnz	r0, 8008dea <__gethex+0x3f2>
 8008de2:	4b1b      	ldr	r3, [pc, #108]	; (8008e50 <__gethex+0x458>)
 8008de4:	4602      	mov	r2, r0
 8008de6:	2184      	movs	r1, #132	; 0x84
 8008de8:	e6b3      	b.n	8008b52 <__gethex+0x15a>
 8008dea:	6922      	ldr	r2, [r4, #16]
 8008dec:	3202      	adds	r2, #2
 8008dee:	f104 010c 	add.w	r1, r4, #12
 8008df2:	0092      	lsls	r2, r2, #2
 8008df4:	300c      	adds	r0, #12
 8008df6:	f7fd f846 	bl	8005e86 <memcpy>
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	4648      	mov	r0, r9
 8008dfe:	f7fe f811 	bl	8006e24 <_Bfree>
 8008e02:	4654      	mov	r4, sl
 8008e04:	6922      	ldr	r2, [r4, #16]
 8008e06:	1c51      	adds	r1, r2, #1
 8008e08:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008e0c:	6121      	str	r1, [r4, #16]
 8008e0e:	2101      	movs	r1, #1
 8008e10:	6151      	str	r1, [r2, #20]
 8008e12:	e7bc      	b.n	8008d8e <__gethex+0x396>
 8008e14:	6921      	ldr	r1, [r4, #16]
 8008e16:	4559      	cmp	r1, fp
 8008e18:	dd0b      	ble.n	8008e32 <__gethex+0x43a>
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f7ff fd83 	bl	8008928 <rshift>
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	3601      	adds	r6, #1
 8008e26:	42b3      	cmp	r3, r6
 8008e28:	f6ff aedb 	blt.w	8008be2 <__gethex+0x1ea>
 8008e2c:	f04f 0801 	mov.w	r8, #1
 8008e30:	e7c2      	b.n	8008db8 <__gethex+0x3c0>
 8008e32:	f015 051f 	ands.w	r5, r5, #31
 8008e36:	d0f9      	beq.n	8008e2c <__gethex+0x434>
 8008e38:	9b01      	ldr	r3, [sp, #4]
 8008e3a:	441a      	add	r2, r3
 8008e3c:	f1c5 0520 	rsb	r5, r5, #32
 8008e40:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008e44:	f7fe f8a0 	bl	8006f88 <__hi0bits>
 8008e48:	42a8      	cmp	r0, r5
 8008e4a:	dbe6      	blt.n	8008e1a <__gethex+0x422>
 8008e4c:	e7ee      	b.n	8008e2c <__gethex+0x434>
 8008e4e:	bf00      	nop
 8008e50:	08009a19 	.word	0x08009a19

08008e54 <L_shift>:
 8008e54:	f1c2 0208 	rsb	r2, r2, #8
 8008e58:	0092      	lsls	r2, r2, #2
 8008e5a:	b570      	push	{r4, r5, r6, lr}
 8008e5c:	f1c2 0620 	rsb	r6, r2, #32
 8008e60:	6843      	ldr	r3, [r0, #4]
 8008e62:	6804      	ldr	r4, [r0, #0]
 8008e64:	fa03 f506 	lsl.w	r5, r3, r6
 8008e68:	432c      	orrs	r4, r5
 8008e6a:	40d3      	lsrs	r3, r2
 8008e6c:	6004      	str	r4, [r0, #0]
 8008e6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e72:	4288      	cmp	r0, r1
 8008e74:	d3f4      	bcc.n	8008e60 <L_shift+0xc>
 8008e76:	bd70      	pop	{r4, r5, r6, pc}

08008e78 <__match>:
 8008e78:	b530      	push	{r4, r5, lr}
 8008e7a:	6803      	ldr	r3, [r0, #0]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e82:	b914      	cbnz	r4, 8008e8a <__match+0x12>
 8008e84:	6003      	str	r3, [r0, #0]
 8008e86:	2001      	movs	r0, #1
 8008e88:	bd30      	pop	{r4, r5, pc}
 8008e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008e92:	2d19      	cmp	r5, #25
 8008e94:	bf98      	it	ls
 8008e96:	3220      	addls	r2, #32
 8008e98:	42a2      	cmp	r2, r4
 8008e9a:	d0f0      	beq.n	8008e7e <__match+0x6>
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	e7f3      	b.n	8008e88 <__match+0x10>

08008ea0 <__hexnan>:
 8008ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea4:	680b      	ldr	r3, [r1, #0]
 8008ea6:	6801      	ldr	r1, [r0, #0]
 8008ea8:	115e      	asrs	r6, r3, #5
 8008eaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008eae:	f013 031f 	ands.w	r3, r3, #31
 8008eb2:	b087      	sub	sp, #28
 8008eb4:	bf18      	it	ne
 8008eb6:	3604      	addne	r6, #4
 8008eb8:	2500      	movs	r5, #0
 8008eba:	1f37      	subs	r7, r6, #4
 8008ebc:	4682      	mov	sl, r0
 8008ebe:	4690      	mov	r8, r2
 8008ec0:	9301      	str	r3, [sp, #4]
 8008ec2:	f846 5c04 	str.w	r5, [r6, #-4]
 8008ec6:	46b9      	mov	r9, r7
 8008ec8:	463c      	mov	r4, r7
 8008eca:	9502      	str	r5, [sp, #8]
 8008ecc:	46ab      	mov	fp, r5
 8008ece:	784a      	ldrb	r2, [r1, #1]
 8008ed0:	1c4b      	adds	r3, r1, #1
 8008ed2:	9303      	str	r3, [sp, #12]
 8008ed4:	b342      	cbz	r2, 8008f28 <__hexnan+0x88>
 8008ed6:	4610      	mov	r0, r2
 8008ed8:	9105      	str	r1, [sp, #20]
 8008eda:	9204      	str	r2, [sp, #16]
 8008edc:	f7ff fd76 	bl	80089cc <__hexdig_fun>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d14f      	bne.n	8008f84 <__hexnan+0xe4>
 8008ee4:	9a04      	ldr	r2, [sp, #16]
 8008ee6:	9905      	ldr	r1, [sp, #20]
 8008ee8:	2a20      	cmp	r2, #32
 8008eea:	d818      	bhi.n	8008f1e <__hexnan+0x7e>
 8008eec:	9b02      	ldr	r3, [sp, #8]
 8008eee:	459b      	cmp	fp, r3
 8008ef0:	dd13      	ble.n	8008f1a <__hexnan+0x7a>
 8008ef2:	454c      	cmp	r4, r9
 8008ef4:	d206      	bcs.n	8008f04 <__hexnan+0x64>
 8008ef6:	2d07      	cmp	r5, #7
 8008ef8:	dc04      	bgt.n	8008f04 <__hexnan+0x64>
 8008efa:	462a      	mov	r2, r5
 8008efc:	4649      	mov	r1, r9
 8008efe:	4620      	mov	r0, r4
 8008f00:	f7ff ffa8 	bl	8008e54 <L_shift>
 8008f04:	4544      	cmp	r4, r8
 8008f06:	d950      	bls.n	8008faa <__hexnan+0x10a>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	f1a4 0904 	sub.w	r9, r4, #4
 8008f0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f12:	f8cd b008 	str.w	fp, [sp, #8]
 8008f16:	464c      	mov	r4, r9
 8008f18:	461d      	mov	r5, r3
 8008f1a:	9903      	ldr	r1, [sp, #12]
 8008f1c:	e7d7      	b.n	8008ece <__hexnan+0x2e>
 8008f1e:	2a29      	cmp	r2, #41	; 0x29
 8008f20:	d155      	bne.n	8008fce <__hexnan+0x12e>
 8008f22:	3102      	adds	r1, #2
 8008f24:	f8ca 1000 	str.w	r1, [sl]
 8008f28:	f1bb 0f00 	cmp.w	fp, #0
 8008f2c:	d04f      	beq.n	8008fce <__hexnan+0x12e>
 8008f2e:	454c      	cmp	r4, r9
 8008f30:	d206      	bcs.n	8008f40 <__hexnan+0xa0>
 8008f32:	2d07      	cmp	r5, #7
 8008f34:	dc04      	bgt.n	8008f40 <__hexnan+0xa0>
 8008f36:	462a      	mov	r2, r5
 8008f38:	4649      	mov	r1, r9
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f7ff ff8a 	bl	8008e54 <L_shift>
 8008f40:	4544      	cmp	r4, r8
 8008f42:	d934      	bls.n	8008fae <__hexnan+0x10e>
 8008f44:	f1a8 0204 	sub.w	r2, r8, #4
 8008f48:	4623      	mov	r3, r4
 8008f4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008f4e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f52:	429f      	cmp	r7, r3
 8008f54:	d2f9      	bcs.n	8008f4a <__hexnan+0xaa>
 8008f56:	1b3b      	subs	r3, r7, r4
 8008f58:	f023 0303 	bic.w	r3, r3, #3
 8008f5c:	3304      	adds	r3, #4
 8008f5e:	3e03      	subs	r6, #3
 8008f60:	3401      	adds	r4, #1
 8008f62:	42a6      	cmp	r6, r4
 8008f64:	bf38      	it	cc
 8008f66:	2304      	movcc	r3, #4
 8008f68:	4443      	add	r3, r8
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f843 2b04 	str.w	r2, [r3], #4
 8008f70:	429f      	cmp	r7, r3
 8008f72:	d2fb      	bcs.n	8008f6c <__hexnan+0xcc>
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	b91b      	cbnz	r3, 8008f80 <__hexnan+0xe0>
 8008f78:	4547      	cmp	r7, r8
 8008f7a:	d126      	bne.n	8008fca <__hexnan+0x12a>
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	603b      	str	r3, [r7, #0]
 8008f80:	2005      	movs	r0, #5
 8008f82:	e025      	b.n	8008fd0 <__hexnan+0x130>
 8008f84:	3501      	adds	r5, #1
 8008f86:	2d08      	cmp	r5, #8
 8008f88:	f10b 0b01 	add.w	fp, fp, #1
 8008f8c:	dd06      	ble.n	8008f9c <__hexnan+0xfc>
 8008f8e:	4544      	cmp	r4, r8
 8008f90:	d9c3      	bls.n	8008f1a <__hexnan+0x7a>
 8008f92:	2300      	movs	r3, #0
 8008f94:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f98:	2501      	movs	r5, #1
 8008f9a:	3c04      	subs	r4, #4
 8008f9c:	6822      	ldr	r2, [r4, #0]
 8008f9e:	f000 000f 	and.w	r0, r0, #15
 8008fa2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008fa6:	6020      	str	r0, [r4, #0]
 8008fa8:	e7b7      	b.n	8008f1a <__hexnan+0x7a>
 8008faa:	2508      	movs	r5, #8
 8008fac:	e7b5      	b.n	8008f1a <__hexnan+0x7a>
 8008fae:	9b01      	ldr	r3, [sp, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d0df      	beq.n	8008f74 <__hexnan+0xd4>
 8008fb4:	f1c3 0320 	rsb	r3, r3, #32
 8008fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fbc:	40da      	lsrs	r2, r3
 8008fbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	f846 3c04 	str.w	r3, [r6, #-4]
 8008fc8:	e7d4      	b.n	8008f74 <__hexnan+0xd4>
 8008fca:	3f04      	subs	r7, #4
 8008fcc:	e7d2      	b.n	8008f74 <__hexnan+0xd4>
 8008fce:	2004      	movs	r0, #4
 8008fd0:	b007      	add	sp, #28
 8008fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008fd6 <__ascii_mbtowc>:
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	b901      	cbnz	r1, 8008fdc <__ascii_mbtowc+0x6>
 8008fda:	a901      	add	r1, sp, #4
 8008fdc:	b142      	cbz	r2, 8008ff0 <__ascii_mbtowc+0x1a>
 8008fde:	b14b      	cbz	r3, 8008ff4 <__ascii_mbtowc+0x1e>
 8008fe0:	7813      	ldrb	r3, [r2, #0]
 8008fe2:	600b      	str	r3, [r1, #0]
 8008fe4:	7812      	ldrb	r2, [r2, #0]
 8008fe6:	1e10      	subs	r0, r2, #0
 8008fe8:	bf18      	it	ne
 8008fea:	2001      	movne	r0, #1
 8008fec:	b002      	add	sp, #8
 8008fee:	4770      	bx	lr
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	e7fb      	b.n	8008fec <__ascii_mbtowc+0x16>
 8008ff4:	f06f 0001 	mvn.w	r0, #1
 8008ff8:	e7f8      	b.n	8008fec <__ascii_mbtowc+0x16>

08008ffa <_realloc_r>:
 8008ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ffe:	4680      	mov	r8, r0
 8009000:	4614      	mov	r4, r2
 8009002:	460e      	mov	r6, r1
 8009004:	b921      	cbnz	r1, 8009010 <_realloc_r+0x16>
 8009006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800900a:	4611      	mov	r1, r2
 800900c:	f7fd be3e 	b.w	8006c8c <_malloc_r>
 8009010:	b92a      	cbnz	r2, 800901e <_realloc_r+0x24>
 8009012:	f7fd fdc7 	bl	8006ba4 <_free_r>
 8009016:	4625      	mov	r5, r4
 8009018:	4628      	mov	r0, r5
 800901a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800901e:	f000 f842 	bl	80090a6 <_malloc_usable_size_r>
 8009022:	4284      	cmp	r4, r0
 8009024:	4607      	mov	r7, r0
 8009026:	d802      	bhi.n	800902e <_realloc_r+0x34>
 8009028:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800902c:	d812      	bhi.n	8009054 <_realloc_r+0x5a>
 800902e:	4621      	mov	r1, r4
 8009030:	4640      	mov	r0, r8
 8009032:	f7fd fe2b 	bl	8006c8c <_malloc_r>
 8009036:	4605      	mov	r5, r0
 8009038:	2800      	cmp	r0, #0
 800903a:	d0ed      	beq.n	8009018 <_realloc_r+0x1e>
 800903c:	42bc      	cmp	r4, r7
 800903e:	4622      	mov	r2, r4
 8009040:	4631      	mov	r1, r6
 8009042:	bf28      	it	cs
 8009044:	463a      	movcs	r2, r7
 8009046:	f7fc ff1e 	bl	8005e86 <memcpy>
 800904a:	4631      	mov	r1, r6
 800904c:	4640      	mov	r0, r8
 800904e:	f7fd fda9 	bl	8006ba4 <_free_r>
 8009052:	e7e1      	b.n	8009018 <_realloc_r+0x1e>
 8009054:	4635      	mov	r5, r6
 8009056:	e7df      	b.n	8009018 <_realloc_r+0x1e>

08009058 <__ascii_wctomb>:
 8009058:	b149      	cbz	r1, 800906e <__ascii_wctomb+0x16>
 800905a:	2aff      	cmp	r2, #255	; 0xff
 800905c:	bf85      	ittet	hi
 800905e:	238a      	movhi	r3, #138	; 0x8a
 8009060:	6003      	strhi	r3, [r0, #0]
 8009062:	700a      	strbls	r2, [r1, #0]
 8009064:	f04f 30ff 	movhi.w	r0, #4294967295
 8009068:	bf98      	it	ls
 800906a:	2001      	movls	r0, #1
 800906c:	4770      	bx	lr
 800906e:	4608      	mov	r0, r1
 8009070:	4770      	bx	lr
	...

08009074 <fiprintf>:
 8009074:	b40e      	push	{r1, r2, r3}
 8009076:	b503      	push	{r0, r1, lr}
 8009078:	4601      	mov	r1, r0
 800907a:	ab03      	add	r3, sp, #12
 800907c:	4805      	ldr	r0, [pc, #20]	; (8009094 <fiprintf+0x20>)
 800907e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009082:	6800      	ldr	r0, [r0, #0]
 8009084:	9301      	str	r3, [sp, #4]
 8009086:	f000 f83f 	bl	8009108 <_vfiprintf_r>
 800908a:	b002      	add	sp, #8
 800908c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009090:	b003      	add	sp, #12
 8009092:	4770      	bx	lr
 8009094:	2000006c 	.word	0x2000006c

08009098 <abort>:
 8009098:	b508      	push	{r3, lr}
 800909a:	2006      	movs	r0, #6
 800909c:	f000 fa0c 	bl	80094b8 <raise>
 80090a0:	2001      	movs	r0, #1
 80090a2:	f7f8 fad1 	bl	8001648 <_exit>

080090a6 <_malloc_usable_size_r>:
 80090a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090aa:	1f18      	subs	r0, r3, #4
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	bfbc      	itt	lt
 80090b0:	580b      	ldrlt	r3, [r1, r0]
 80090b2:	18c0      	addlt	r0, r0, r3
 80090b4:	4770      	bx	lr

080090b6 <__sfputc_r>:
 80090b6:	6893      	ldr	r3, [r2, #8]
 80090b8:	3b01      	subs	r3, #1
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	b410      	push	{r4}
 80090be:	6093      	str	r3, [r2, #8]
 80090c0:	da08      	bge.n	80090d4 <__sfputc_r+0x1e>
 80090c2:	6994      	ldr	r4, [r2, #24]
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	db01      	blt.n	80090cc <__sfputc_r+0x16>
 80090c8:	290a      	cmp	r1, #10
 80090ca:	d103      	bne.n	80090d4 <__sfputc_r+0x1e>
 80090cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090d0:	f000 b934 	b.w	800933c <__swbuf_r>
 80090d4:	6813      	ldr	r3, [r2, #0]
 80090d6:	1c58      	adds	r0, r3, #1
 80090d8:	6010      	str	r0, [r2, #0]
 80090da:	7019      	strb	r1, [r3, #0]
 80090dc:	4608      	mov	r0, r1
 80090de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <__sfputs_r>:
 80090e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e6:	4606      	mov	r6, r0
 80090e8:	460f      	mov	r7, r1
 80090ea:	4614      	mov	r4, r2
 80090ec:	18d5      	adds	r5, r2, r3
 80090ee:	42ac      	cmp	r4, r5
 80090f0:	d101      	bne.n	80090f6 <__sfputs_r+0x12>
 80090f2:	2000      	movs	r0, #0
 80090f4:	e007      	b.n	8009106 <__sfputs_r+0x22>
 80090f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090fa:	463a      	mov	r2, r7
 80090fc:	4630      	mov	r0, r6
 80090fe:	f7ff ffda 	bl	80090b6 <__sfputc_r>
 8009102:	1c43      	adds	r3, r0, #1
 8009104:	d1f3      	bne.n	80090ee <__sfputs_r+0xa>
 8009106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009108 <_vfiprintf_r>:
 8009108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	460d      	mov	r5, r1
 800910e:	b09d      	sub	sp, #116	; 0x74
 8009110:	4614      	mov	r4, r2
 8009112:	4698      	mov	r8, r3
 8009114:	4606      	mov	r6, r0
 8009116:	b118      	cbz	r0, 8009120 <_vfiprintf_r+0x18>
 8009118:	6a03      	ldr	r3, [r0, #32]
 800911a:	b90b      	cbnz	r3, 8009120 <_vfiprintf_r+0x18>
 800911c:	f7fc fd0c 	bl	8005b38 <__sinit>
 8009120:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009122:	07d9      	lsls	r1, r3, #31
 8009124:	d405      	bmi.n	8009132 <_vfiprintf_r+0x2a>
 8009126:	89ab      	ldrh	r3, [r5, #12]
 8009128:	059a      	lsls	r2, r3, #22
 800912a:	d402      	bmi.n	8009132 <_vfiprintf_r+0x2a>
 800912c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800912e:	f7fc fea8 	bl	8005e82 <__retarget_lock_acquire_recursive>
 8009132:	89ab      	ldrh	r3, [r5, #12]
 8009134:	071b      	lsls	r3, r3, #28
 8009136:	d501      	bpl.n	800913c <_vfiprintf_r+0x34>
 8009138:	692b      	ldr	r3, [r5, #16]
 800913a:	b99b      	cbnz	r3, 8009164 <_vfiprintf_r+0x5c>
 800913c:	4629      	mov	r1, r5
 800913e:	4630      	mov	r0, r6
 8009140:	f000 f93a 	bl	80093b8 <__swsetup_r>
 8009144:	b170      	cbz	r0, 8009164 <_vfiprintf_r+0x5c>
 8009146:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009148:	07dc      	lsls	r4, r3, #31
 800914a:	d504      	bpl.n	8009156 <_vfiprintf_r+0x4e>
 800914c:	f04f 30ff 	mov.w	r0, #4294967295
 8009150:	b01d      	add	sp, #116	; 0x74
 8009152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	0598      	lsls	r0, r3, #22
 800915a:	d4f7      	bmi.n	800914c <_vfiprintf_r+0x44>
 800915c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800915e:	f7fc fe91 	bl	8005e84 <__retarget_lock_release_recursive>
 8009162:	e7f3      	b.n	800914c <_vfiprintf_r+0x44>
 8009164:	2300      	movs	r3, #0
 8009166:	9309      	str	r3, [sp, #36]	; 0x24
 8009168:	2320      	movs	r3, #32
 800916a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800916e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009172:	2330      	movs	r3, #48	; 0x30
 8009174:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009328 <_vfiprintf_r+0x220>
 8009178:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800917c:	f04f 0901 	mov.w	r9, #1
 8009180:	4623      	mov	r3, r4
 8009182:	469a      	mov	sl, r3
 8009184:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009188:	b10a      	cbz	r2, 800918e <_vfiprintf_r+0x86>
 800918a:	2a25      	cmp	r2, #37	; 0x25
 800918c:	d1f9      	bne.n	8009182 <_vfiprintf_r+0x7a>
 800918e:	ebba 0b04 	subs.w	fp, sl, r4
 8009192:	d00b      	beq.n	80091ac <_vfiprintf_r+0xa4>
 8009194:	465b      	mov	r3, fp
 8009196:	4622      	mov	r2, r4
 8009198:	4629      	mov	r1, r5
 800919a:	4630      	mov	r0, r6
 800919c:	f7ff ffa2 	bl	80090e4 <__sfputs_r>
 80091a0:	3001      	adds	r0, #1
 80091a2:	f000 80a9 	beq.w	80092f8 <_vfiprintf_r+0x1f0>
 80091a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091a8:	445a      	add	r2, fp
 80091aa:	9209      	str	r2, [sp, #36]	; 0x24
 80091ac:	f89a 3000 	ldrb.w	r3, [sl]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f000 80a1 	beq.w	80092f8 <_vfiprintf_r+0x1f0>
 80091b6:	2300      	movs	r3, #0
 80091b8:	f04f 32ff 	mov.w	r2, #4294967295
 80091bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091c0:	f10a 0a01 	add.w	sl, sl, #1
 80091c4:	9304      	str	r3, [sp, #16]
 80091c6:	9307      	str	r3, [sp, #28]
 80091c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091cc:	931a      	str	r3, [sp, #104]	; 0x68
 80091ce:	4654      	mov	r4, sl
 80091d0:	2205      	movs	r2, #5
 80091d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d6:	4854      	ldr	r0, [pc, #336]	; (8009328 <_vfiprintf_r+0x220>)
 80091d8:	f7f7 f802 	bl	80001e0 <memchr>
 80091dc:	9a04      	ldr	r2, [sp, #16]
 80091de:	b9d8      	cbnz	r0, 8009218 <_vfiprintf_r+0x110>
 80091e0:	06d1      	lsls	r1, r2, #27
 80091e2:	bf44      	itt	mi
 80091e4:	2320      	movmi	r3, #32
 80091e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091ea:	0713      	lsls	r3, r2, #28
 80091ec:	bf44      	itt	mi
 80091ee:	232b      	movmi	r3, #43	; 0x2b
 80091f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091f4:	f89a 3000 	ldrb.w	r3, [sl]
 80091f8:	2b2a      	cmp	r3, #42	; 0x2a
 80091fa:	d015      	beq.n	8009228 <_vfiprintf_r+0x120>
 80091fc:	9a07      	ldr	r2, [sp, #28]
 80091fe:	4654      	mov	r4, sl
 8009200:	2000      	movs	r0, #0
 8009202:	f04f 0c0a 	mov.w	ip, #10
 8009206:	4621      	mov	r1, r4
 8009208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800920c:	3b30      	subs	r3, #48	; 0x30
 800920e:	2b09      	cmp	r3, #9
 8009210:	d94d      	bls.n	80092ae <_vfiprintf_r+0x1a6>
 8009212:	b1b0      	cbz	r0, 8009242 <_vfiprintf_r+0x13a>
 8009214:	9207      	str	r2, [sp, #28]
 8009216:	e014      	b.n	8009242 <_vfiprintf_r+0x13a>
 8009218:	eba0 0308 	sub.w	r3, r0, r8
 800921c:	fa09 f303 	lsl.w	r3, r9, r3
 8009220:	4313      	orrs	r3, r2
 8009222:	9304      	str	r3, [sp, #16]
 8009224:	46a2      	mov	sl, r4
 8009226:	e7d2      	b.n	80091ce <_vfiprintf_r+0xc6>
 8009228:	9b03      	ldr	r3, [sp, #12]
 800922a:	1d19      	adds	r1, r3, #4
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	9103      	str	r1, [sp, #12]
 8009230:	2b00      	cmp	r3, #0
 8009232:	bfbb      	ittet	lt
 8009234:	425b      	neglt	r3, r3
 8009236:	f042 0202 	orrlt.w	r2, r2, #2
 800923a:	9307      	strge	r3, [sp, #28]
 800923c:	9307      	strlt	r3, [sp, #28]
 800923e:	bfb8      	it	lt
 8009240:	9204      	strlt	r2, [sp, #16]
 8009242:	7823      	ldrb	r3, [r4, #0]
 8009244:	2b2e      	cmp	r3, #46	; 0x2e
 8009246:	d10c      	bne.n	8009262 <_vfiprintf_r+0x15a>
 8009248:	7863      	ldrb	r3, [r4, #1]
 800924a:	2b2a      	cmp	r3, #42	; 0x2a
 800924c:	d134      	bne.n	80092b8 <_vfiprintf_r+0x1b0>
 800924e:	9b03      	ldr	r3, [sp, #12]
 8009250:	1d1a      	adds	r2, r3, #4
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	9203      	str	r2, [sp, #12]
 8009256:	2b00      	cmp	r3, #0
 8009258:	bfb8      	it	lt
 800925a:	f04f 33ff 	movlt.w	r3, #4294967295
 800925e:	3402      	adds	r4, #2
 8009260:	9305      	str	r3, [sp, #20]
 8009262:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009338 <_vfiprintf_r+0x230>
 8009266:	7821      	ldrb	r1, [r4, #0]
 8009268:	2203      	movs	r2, #3
 800926a:	4650      	mov	r0, sl
 800926c:	f7f6 ffb8 	bl	80001e0 <memchr>
 8009270:	b138      	cbz	r0, 8009282 <_vfiprintf_r+0x17a>
 8009272:	9b04      	ldr	r3, [sp, #16]
 8009274:	eba0 000a 	sub.w	r0, r0, sl
 8009278:	2240      	movs	r2, #64	; 0x40
 800927a:	4082      	lsls	r2, r0
 800927c:	4313      	orrs	r3, r2
 800927e:	3401      	adds	r4, #1
 8009280:	9304      	str	r3, [sp, #16]
 8009282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009286:	4829      	ldr	r0, [pc, #164]	; (800932c <_vfiprintf_r+0x224>)
 8009288:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800928c:	2206      	movs	r2, #6
 800928e:	f7f6 ffa7 	bl	80001e0 <memchr>
 8009292:	2800      	cmp	r0, #0
 8009294:	d03f      	beq.n	8009316 <_vfiprintf_r+0x20e>
 8009296:	4b26      	ldr	r3, [pc, #152]	; (8009330 <_vfiprintf_r+0x228>)
 8009298:	bb1b      	cbnz	r3, 80092e2 <_vfiprintf_r+0x1da>
 800929a:	9b03      	ldr	r3, [sp, #12]
 800929c:	3307      	adds	r3, #7
 800929e:	f023 0307 	bic.w	r3, r3, #7
 80092a2:	3308      	adds	r3, #8
 80092a4:	9303      	str	r3, [sp, #12]
 80092a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a8:	443b      	add	r3, r7
 80092aa:	9309      	str	r3, [sp, #36]	; 0x24
 80092ac:	e768      	b.n	8009180 <_vfiprintf_r+0x78>
 80092ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80092b2:	460c      	mov	r4, r1
 80092b4:	2001      	movs	r0, #1
 80092b6:	e7a6      	b.n	8009206 <_vfiprintf_r+0xfe>
 80092b8:	2300      	movs	r3, #0
 80092ba:	3401      	adds	r4, #1
 80092bc:	9305      	str	r3, [sp, #20]
 80092be:	4619      	mov	r1, r3
 80092c0:	f04f 0c0a 	mov.w	ip, #10
 80092c4:	4620      	mov	r0, r4
 80092c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092ca:	3a30      	subs	r2, #48	; 0x30
 80092cc:	2a09      	cmp	r2, #9
 80092ce:	d903      	bls.n	80092d8 <_vfiprintf_r+0x1d0>
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d0c6      	beq.n	8009262 <_vfiprintf_r+0x15a>
 80092d4:	9105      	str	r1, [sp, #20]
 80092d6:	e7c4      	b.n	8009262 <_vfiprintf_r+0x15a>
 80092d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80092dc:	4604      	mov	r4, r0
 80092de:	2301      	movs	r3, #1
 80092e0:	e7f0      	b.n	80092c4 <_vfiprintf_r+0x1bc>
 80092e2:	ab03      	add	r3, sp, #12
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	462a      	mov	r2, r5
 80092e8:	4b12      	ldr	r3, [pc, #72]	; (8009334 <_vfiprintf_r+0x22c>)
 80092ea:	a904      	add	r1, sp, #16
 80092ec:	4630      	mov	r0, r6
 80092ee:	f7fb fdc1 	bl	8004e74 <_printf_float>
 80092f2:	4607      	mov	r7, r0
 80092f4:	1c78      	adds	r0, r7, #1
 80092f6:	d1d6      	bne.n	80092a6 <_vfiprintf_r+0x19e>
 80092f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092fa:	07d9      	lsls	r1, r3, #31
 80092fc:	d405      	bmi.n	800930a <_vfiprintf_r+0x202>
 80092fe:	89ab      	ldrh	r3, [r5, #12]
 8009300:	059a      	lsls	r2, r3, #22
 8009302:	d402      	bmi.n	800930a <_vfiprintf_r+0x202>
 8009304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009306:	f7fc fdbd 	bl	8005e84 <__retarget_lock_release_recursive>
 800930a:	89ab      	ldrh	r3, [r5, #12]
 800930c:	065b      	lsls	r3, r3, #25
 800930e:	f53f af1d 	bmi.w	800914c <_vfiprintf_r+0x44>
 8009312:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009314:	e71c      	b.n	8009150 <_vfiprintf_r+0x48>
 8009316:	ab03      	add	r3, sp, #12
 8009318:	9300      	str	r3, [sp, #0]
 800931a:	462a      	mov	r2, r5
 800931c:	4b05      	ldr	r3, [pc, #20]	; (8009334 <_vfiprintf_r+0x22c>)
 800931e:	a904      	add	r1, sp, #16
 8009320:	4630      	mov	r0, r6
 8009322:	f7fc f84b 	bl	80053bc <_printf_i>
 8009326:	e7e4      	b.n	80092f2 <_vfiprintf_r+0x1ea>
 8009328:	08009cd9 	.word	0x08009cd9
 800932c:	08009ce3 	.word	0x08009ce3
 8009330:	08004e75 	.word	0x08004e75
 8009334:	080090e5 	.word	0x080090e5
 8009338:	08009cdf 	.word	0x08009cdf

0800933c <__swbuf_r>:
 800933c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800933e:	460e      	mov	r6, r1
 8009340:	4614      	mov	r4, r2
 8009342:	4605      	mov	r5, r0
 8009344:	b118      	cbz	r0, 800934e <__swbuf_r+0x12>
 8009346:	6a03      	ldr	r3, [r0, #32]
 8009348:	b90b      	cbnz	r3, 800934e <__swbuf_r+0x12>
 800934a:	f7fc fbf5 	bl	8005b38 <__sinit>
 800934e:	69a3      	ldr	r3, [r4, #24]
 8009350:	60a3      	str	r3, [r4, #8]
 8009352:	89a3      	ldrh	r3, [r4, #12]
 8009354:	071a      	lsls	r2, r3, #28
 8009356:	d525      	bpl.n	80093a4 <__swbuf_r+0x68>
 8009358:	6923      	ldr	r3, [r4, #16]
 800935a:	b31b      	cbz	r3, 80093a4 <__swbuf_r+0x68>
 800935c:	6823      	ldr	r3, [r4, #0]
 800935e:	6922      	ldr	r2, [r4, #16]
 8009360:	1a98      	subs	r0, r3, r2
 8009362:	6963      	ldr	r3, [r4, #20]
 8009364:	b2f6      	uxtb	r6, r6
 8009366:	4283      	cmp	r3, r0
 8009368:	4637      	mov	r7, r6
 800936a:	dc04      	bgt.n	8009376 <__swbuf_r+0x3a>
 800936c:	4621      	mov	r1, r4
 800936e:	4628      	mov	r0, r5
 8009370:	f7ff fa3a 	bl	80087e8 <_fflush_r>
 8009374:	b9e0      	cbnz	r0, 80093b0 <__swbuf_r+0x74>
 8009376:	68a3      	ldr	r3, [r4, #8]
 8009378:	3b01      	subs	r3, #1
 800937a:	60a3      	str	r3, [r4, #8]
 800937c:	6823      	ldr	r3, [r4, #0]
 800937e:	1c5a      	adds	r2, r3, #1
 8009380:	6022      	str	r2, [r4, #0]
 8009382:	701e      	strb	r6, [r3, #0]
 8009384:	6962      	ldr	r2, [r4, #20]
 8009386:	1c43      	adds	r3, r0, #1
 8009388:	429a      	cmp	r2, r3
 800938a:	d004      	beq.n	8009396 <__swbuf_r+0x5a>
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	07db      	lsls	r3, r3, #31
 8009390:	d506      	bpl.n	80093a0 <__swbuf_r+0x64>
 8009392:	2e0a      	cmp	r6, #10
 8009394:	d104      	bne.n	80093a0 <__swbuf_r+0x64>
 8009396:	4621      	mov	r1, r4
 8009398:	4628      	mov	r0, r5
 800939a:	f7ff fa25 	bl	80087e8 <_fflush_r>
 800939e:	b938      	cbnz	r0, 80093b0 <__swbuf_r+0x74>
 80093a0:	4638      	mov	r0, r7
 80093a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093a4:	4621      	mov	r1, r4
 80093a6:	4628      	mov	r0, r5
 80093a8:	f000 f806 	bl	80093b8 <__swsetup_r>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	d0d5      	beq.n	800935c <__swbuf_r+0x20>
 80093b0:	f04f 37ff 	mov.w	r7, #4294967295
 80093b4:	e7f4      	b.n	80093a0 <__swbuf_r+0x64>
	...

080093b8 <__swsetup_r>:
 80093b8:	b538      	push	{r3, r4, r5, lr}
 80093ba:	4b2a      	ldr	r3, [pc, #168]	; (8009464 <__swsetup_r+0xac>)
 80093bc:	4605      	mov	r5, r0
 80093be:	6818      	ldr	r0, [r3, #0]
 80093c0:	460c      	mov	r4, r1
 80093c2:	b118      	cbz	r0, 80093cc <__swsetup_r+0x14>
 80093c4:	6a03      	ldr	r3, [r0, #32]
 80093c6:	b90b      	cbnz	r3, 80093cc <__swsetup_r+0x14>
 80093c8:	f7fc fbb6 	bl	8005b38 <__sinit>
 80093cc:	89a3      	ldrh	r3, [r4, #12]
 80093ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093d2:	0718      	lsls	r0, r3, #28
 80093d4:	d422      	bmi.n	800941c <__swsetup_r+0x64>
 80093d6:	06d9      	lsls	r1, r3, #27
 80093d8:	d407      	bmi.n	80093ea <__swsetup_r+0x32>
 80093da:	2309      	movs	r3, #9
 80093dc:	602b      	str	r3, [r5, #0]
 80093de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	f04f 30ff 	mov.w	r0, #4294967295
 80093e8:	e034      	b.n	8009454 <__swsetup_r+0x9c>
 80093ea:	0758      	lsls	r0, r3, #29
 80093ec:	d512      	bpl.n	8009414 <__swsetup_r+0x5c>
 80093ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093f0:	b141      	cbz	r1, 8009404 <__swsetup_r+0x4c>
 80093f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093f6:	4299      	cmp	r1, r3
 80093f8:	d002      	beq.n	8009400 <__swsetup_r+0x48>
 80093fa:	4628      	mov	r0, r5
 80093fc:	f7fd fbd2 	bl	8006ba4 <_free_r>
 8009400:	2300      	movs	r3, #0
 8009402:	6363      	str	r3, [r4, #52]	; 0x34
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800940a:	81a3      	strh	r3, [r4, #12]
 800940c:	2300      	movs	r3, #0
 800940e:	6063      	str	r3, [r4, #4]
 8009410:	6923      	ldr	r3, [r4, #16]
 8009412:	6023      	str	r3, [r4, #0]
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	f043 0308 	orr.w	r3, r3, #8
 800941a:	81a3      	strh	r3, [r4, #12]
 800941c:	6923      	ldr	r3, [r4, #16]
 800941e:	b94b      	cbnz	r3, 8009434 <__swsetup_r+0x7c>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009426:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800942a:	d003      	beq.n	8009434 <__swsetup_r+0x7c>
 800942c:	4621      	mov	r1, r4
 800942e:	4628      	mov	r0, r5
 8009430:	f000 f884 	bl	800953c <__smakebuf_r>
 8009434:	89a0      	ldrh	r0, [r4, #12]
 8009436:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800943a:	f010 0301 	ands.w	r3, r0, #1
 800943e:	d00a      	beq.n	8009456 <__swsetup_r+0x9e>
 8009440:	2300      	movs	r3, #0
 8009442:	60a3      	str	r3, [r4, #8]
 8009444:	6963      	ldr	r3, [r4, #20]
 8009446:	425b      	negs	r3, r3
 8009448:	61a3      	str	r3, [r4, #24]
 800944a:	6923      	ldr	r3, [r4, #16]
 800944c:	b943      	cbnz	r3, 8009460 <__swsetup_r+0xa8>
 800944e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009452:	d1c4      	bne.n	80093de <__swsetup_r+0x26>
 8009454:	bd38      	pop	{r3, r4, r5, pc}
 8009456:	0781      	lsls	r1, r0, #30
 8009458:	bf58      	it	pl
 800945a:	6963      	ldrpl	r3, [r4, #20]
 800945c:	60a3      	str	r3, [r4, #8]
 800945e:	e7f4      	b.n	800944a <__swsetup_r+0x92>
 8009460:	2000      	movs	r0, #0
 8009462:	e7f7      	b.n	8009454 <__swsetup_r+0x9c>
 8009464:	2000006c 	.word	0x2000006c

08009468 <_raise_r>:
 8009468:	291f      	cmp	r1, #31
 800946a:	b538      	push	{r3, r4, r5, lr}
 800946c:	4604      	mov	r4, r0
 800946e:	460d      	mov	r5, r1
 8009470:	d904      	bls.n	800947c <_raise_r+0x14>
 8009472:	2316      	movs	r3, #22
 8009474:	6003      	str	r3, [r0, #0]
 8009476:	f04f 30ff 	mov.w	r0, #4294967295
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800947e:	b112      	cbz	r2, 8009486 <_raise_r+0x1e>
 8009480:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009484:	b94b      	cbnz	r3, 800949a <_raise_r+0x32>
 8009486:	4620      	mov	r0, r4
 8009488:	f000 f830 	bl	80094ec <_getpid_r>
 800948c:	462a      	mov	r2, r5
 800948e:	4601      	mov	r1, r0
 8009490:	4620      	mov	r0, r4
 8009492:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009496:	f000 b817 	b.w	80094c8 <_kill_r>
 800949a:	2b01      	cmp	r3, #1
 800949c:	d00a      	beq.n	80094b4 <_raise_r+0x4c>
 800949e:	1c59      	adds	r1, r3, #1
 80094a0:	d103      	bne.n	80094aa <_raise_r+0x42>
 80094a2:	2316      	movs	r3, #22
 80094a4:	6003      	str	r3, [r0, #0]
 80094a6:	2001      	movs	r0, #1
 80094a8:	e7e7      	b.n	800947a <_raise_r+0x12>
 80094aa:	2400      	movs	r4, #0
 80094ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094b0:	4628      	mov	r0, r5
 80094b2:	4798      	blx	r3
 80094b4:	2000      	movs	r0, #0
 80094b6:	e7e0      	b.n	800947a <_raise_r+0x12>

080094b8 <raise>:
 80094b8:	4b02      	ldr	r3, [pc, #8]	; (80094c4 <raise+0xc>)
 80094ba:	4601      	mov	r1, r0
 80094bc:	6818      	ldr	r0, [r3, #0]
 80094be:	f7ff bfd3 	b.w	8009468 <_raise_r>
 80094c2:	bf00      	nop
 80094c4:	2000006c 	.word	0x2000006c

080094c8 <_kill_r>:
 80094c8:	b538      	push	{r3, r4, r5, lr}
 80094ca:	4d07      	ldr	r5, [pc, #28]	; (80094e8 <_kill_r+0x20>)
 80094cc:	2300      	movs	r3, #0
 80094ce:	4604      	mov	r4, r0
 80094d0:	4608      	mov	r0, r1
 80094d2:	4611      	mov	r1, r2
 80094d4:	602b      	str	r3, [r5, #0]
 80094d6:	f7f8 f8af 	bl	8001638 <_kill>
 80094da:	1c43      	adds	r3, r0, #1
 80094dc:	d102      	bne.n	80094e4 <_kill_r+0x1c>
 80094de:	682b      	ldr	r3, [r5, #0]
 80094e0:	b103      	cbz	r3, 80094e4 <_kill_r+0x1c>
 80094e2:	6023      	str	r3, [r4, #0]
 80094e4:	bd38      	pop	{r3, r4, r5, pc}
 80094e6:	bf00      	nop
 80094e8:	20004644 	.word	0x20004644

080094ec <_getpid_r>:
 80094ec:	f7f8 b8a2 	b.w	8001634 <_getpid>

080094f0 <__swhatbuf_r>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	460c      	mov	r4, r1
 80094f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094f8:	2900      	cmp	r1, #0
 80094fa:	b096      	sub	sp, #88	; 0x58
 80094fc:	4615      	mov	r5, r2
 80094fe:	461e      	mov	r6, r3
 8009500:	da0d      	bge.n	800951e <__swhatbuf_r+0x2e>
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009508:	f04f 0100 	mov.w	r1, #0
 800950c:	bf0c      	ite	eq
 800950e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009512:	2340      	movne	r3, #64	; 0x40
 8009514:	2000      	movs	r0, #0
 8009516:	6031      	str	r1, [r6, #0]
 8009518:	602b      	str	r3, [r5, #0]
 800951a:	b016      	add	sp, #88	; 0x58
 800951c:	bd70      	pop	{r4, r5, r6, pc}
 800951e:	466a      	mov	r2, sp
 8009520:	f000 f848 	bl	80095b4 <_fstat_r>
 8009524:	2800      	cmp	r0, #0
 8009526:	dbec      	blt.n	8009502 <__swhatbuf_r+0x12>
 8009528:	9901      	ldr	r1, [sp, #4]
 800952a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800952e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009532:	4259      	negs	r1, r3
 8009534:	4159      	adcs	r1, r3
 8009536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800953a:	e7eb      	b.n	8009514 <__swhatbuf_r+0x24>

0800953c <__smakebuf_r>:
 800953c:	898b      	ldrh	r3, [r1, #12]
 800953e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009540:	079d      	lsls	r5, r3, #30
 8009542:	4606      	mov	r6, r0
 8009544:	460c      	mov	r4, r1
 8009546:	d507      	bpl.n	8009558 <__smakebuf_r+0x1c>
 8009548:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800954c:	6023      	str	r3, [r4, #0]
 800954e:	6123      	str	r3, [r4, #16]
 8009550:	2301      	movs	r3, #1
 8009552:	6163      	str	r3, [r4, #20]
 8009554:	b002      	add	sp, #8
 8009556:	bd70      	pop	{r4, r5, r6, pc}
 8009558:	ab01      	add	r3, sp, #4
 800955a:	466a      	mov	r2, sp
 800955c:	f7ff ffc8 	bl	80094f0 <__swhatbuf_r>
 8009560:	9900      	ldr	r1, [sp, #0]
 8009562:	4605      	mov	r5, r0
 8009564:	4630      	mov	r0, r6
 8009566:	f7fd fb91 	bl	8006c8c <_malloc_r>
 800956a:	b948      	cbnz	r0, 8009580 <__smakebuf_r+0x44>
 800956c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009570:	059a      	lsls	r2, r3, #22
 8009572:	d4ef      	bmi.n	8009554 <__smakebuf_r+0x18>
 8009574:	f023 0303 	bic.w	r3, r3, #3
 8009578:	f043 0302 	orr.w	r3, r3, #2
 800957c:	81a3      	strh	r3, [r4, #12]
 800957e:	e7e3      	b.n	8009548 <__smakebuf_r+0xc>
 8009580:	89a3      	ldrh	r3, [r4, #12]
 8009582:	6020      	str	r0, [r4, #0]
 8009584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009588:	81a3      	strh	r3, [r4, #12]
 800958a:	9b00      	ldr	r3, [sp, #0]
 800958c:	6163      	str	r3, [r4, #20]
 800958e:	9b01      	ldr	r3, [sp, #4]
 8009590:	6120      	str	r0, [r4, #16]
 8009592:	b15b      	cbz	r3, 80095ac <__smakebuf_r+0x70>
 8009594:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009598:	4630      	mov	r0, r6
 800959a:	f000 f81d 	bl	80095d8 <_isatty_r>
 800959e:	b128      	cbz	r0, 80095ac <__smakebuf_r+0x70>
 80095a0:	89a3      	ldrh	r3, [r4, #12]
 80095a2:	f023 0303 	bic.w	r3, r3, #3
 80095a6:	f043 0301 	orr.w	r3, r3, #1
 80095aa:	81a3      	strh	r3, [r4, #12]
 80095ac:	89a3      	ldrh	r3, [r4, #12]
 80095ae:	431d      	orrs	r5, r3
 80095b0:	81a5      	strh	r5, [r4, #12]
 80095b2:	e7cf      	b.n	8009554 <__smakebuf_r+0x18>

080095b4 <_fstat_r>:
 80095b4:	b538      	push	{r3, r4, r5, lr}
 80095b6:	4d07      	ldr	r5, [pc, #28]	; (80095d4 <_fstat_r+0x20>)
 80095b8:	2300      	movs	r3, #0
 80095ba:	4604      	mov	r4, r0
 80095bc:	4608      	mov	r0, r1
 80095be:	4611      	mov	r1, r2
 80095c0:	602b      	str	r3, [r5, #0]
 80095c2:	f7f8 f866 	bl	8001692 <_fstat>
 80095c6:	1c43      	adds	r3, r0, #1
 80095c8:	d102      	bne.n	80095d0 <_fstat_r+0x1c>
 80095ca:	682b      	ldr	r3, [r5, #0]
 80095cc:	b103      	cbz	r3, 80095d0 <_fstat_r+0x1c>
 80095ce:	6023      	str	r3, [r4, #0]
 80095d0:	bd38      	pop	{r3, r4, r5, pc}
 80095d2:	bf00      	nop
 80095d4:	20004644 	.word	0x20004644

080095d8 <_isatty_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d06      	ldr	r5, [pc, #24]	; (80095f4 <_isatty_r+0x1c>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	f7f8 f85a 	bl	800169c <_isatty>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d102      	bne.n	80095f2 <_isatty_r+0x1a>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b103      	cbz	r3, 80095f2 <_isatty_r+0x1a>
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	20004644 	.word	0x20004644

080095f8 <_init>:
 80095f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fa:	bf00      	nop
 80095fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095fe:	bc08      	pop	{r3}
 8009600:	469e      	mov	lr, r3
 8009602:	4770      	bx	lr

08009604 <_fini>:
 8009604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009606:	bf00      	nop
 8009608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800960a:	bc08      	pop	{r3}
 800960c:	469e      	mov	lr, r3
 800960e:	4770      	bx	lr
