// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Wed Nov 17 21:56:42 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/codechecker.v"
// file 3 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v"
// file 4 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/easyserialout.v"
// file 5 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/serialout.v"
// file 6 "d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v"
// file 7 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module MainModule
//

module MainModule (output SIREN_OUT, input SENSOR1_IN, input SENSOR2_IN, 
            output STATUS_OUT, output STATUS_SEND, input [1:0]KB_IN, input KB_RECV, 
            output SERCLK_OUT, output RESET_OUT, output [1:0]Sreg, output [1:0]KEY_STATUS, 
            output [1:0]DEBUG_KEY);   /* synthesis lineinfo="@3(1[8],1[18])"*/
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire GND_net, VCC_net, SIREN_OUT_c, SENSOR1_IN_c, SENSOR2_IN_c, 
        STATUS_OUT_c, STATUS_SEND_c, KB_IN_c_1, KB_IN_c_0, Sreg_c_1, 
        Sreg_c_0, KEY_STATUS_c_1, KEY_STATUS_c_0, DEBUG_KEY_c_1, DEBUG_KEY_c_0, 
        TIME_OUT, TIMER_EN;
    wire [1:0]Snext;   /* synthesis lineinfo="@3(78[14],78[19])"*/
    
    wire n1539, TIMER_EN_N_11;
    wire [1:0]Snext_1__N_2;
    
    wire n62, TIMER_EN_N_14, actualKey_0_1, n7, actualKey_0_0, n237, 
        n245, n662, n4, n4_adj_260, n375, n1536;
    
    VHI i2 (.Z(VCC_net));
    keyChecker Keyboard (GND_net, DEBUG_KEY_c_1, VCC_net, DEBUG_KEY_c_0, 
            {n237}, actualKey_0_0, KB_RECV_c, {n245}, actualKey_0_1, 
            KEY_STATUS_c_0, KEY_STATUS_c_1, KB_IN_c_0, KB_IN_c_1, n4_adj_260);   /* synthesis lineinfo="@3(64[16],72[6])"*/
    (* lse_init_val=0 *) FD1P3XZ Sreg_i1 (.D(Snext[0]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_0));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam Sreg_i1.REGSET = "RESET";
    defparam Sreg_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Sreg_c_0), .B(Sreg_c_1), 
            .Z(SIREN_OUT_c));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam i1_2_lut.INIT = "0x8888";
    OB STATUS_OUT_pad (.I(STATUS_OUT_c), .O(STATUS_OUT));   /* synthesis lineinfo="@3(6[17],6[27])"*/
    OB SIREN_OUT_pad (.I(SIREN_OUT_c), .O(SIREN_OUT));   /* synthesis lineinfo="@3(3[17],3[26])"*/
    (* lse_init_val=0 *) FD1P3XZ Sreg_i2 (.D(Snext[1]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_1));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam Sreg_i2.REGSET = "RESET";
    defparam Sreg_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D))+!B !(C))+!A ((C+!(D))+!B)))" *) LUT4 Mux_39_i3_4_lut_4_lut (.A(TIME_OUT), 
            .B(Sreg_c_0), .C(Sreg_c_1), .D(n62), .Z(n375));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam Mux_39_i3_4_lut_4_lut.INIT = "0x2c20";
    (* lut_function="(!(A (B (C+!(D)))+!A (B (C+!(D))+!B (C))))" *) LUT4 Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut (.A(TIME_OUT), 
            .B(Sreg_c_0), .C(Sreg_c_1), .D(n1539), .Z(Snext_1__N_2[0]));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut.INIT = "0x2f23";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 i45_3_lut_4_lut (.A(n4_adj_260), 
            .B(DEBUG_KEY_c_1), .C(KB_IN_c_0), .D(actualKey_0_0), .Z(n237));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam i45_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 i53_3_lut_4_lut (.A(n4_adj_260), 
            .B(DEBUG_KEY_c_1), .C(KB_IN_c_1), .D(actualKey_0_1), .Z(n245));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam i53_3_lut_4_lut.INIT = "0xfd20";
    OB STATUS_SEND_pad (.I(STATUS_SEND_c), .O(STATUS_SEND));   /* synthesis lineinfo="@3(7[17],7[28])"*/
    OB SERCLK_OUT_pad (.I(SERCLK_OUT_c), .O(SERCLK_OUT));   /* synthesis lineinfo="@3(11[17],11[27])"*/
    OB RESET_OUT_pad (.I(GND_net), .O(RESET_OUT));   /* synthesis lineinfo="@3(15[16],15[25])"*/
    OB \Sreg_pad[1]  (.I(Sreg_c_1), .O(Sreg[1]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \Sreg_pad[0]  (.I(Sreg_c_0), .O(Sreg[0]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \KEY_STATUS_pad[1]  (.I(KEY_STATUS_c_1), .O(KEY_STATUS[1]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \KEY_STATUS_pad[0]  (.I(KEY_STATUS_c_0), .O(KEY_STATUS[0]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \DEBUG_KEY_pad[1]  (.I(DEBUG_KEY_c_1), .O(DEBUG_KEY[1]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    OB \DEBUG_KEY_pad[0]  (.I(DEBUG_KEY_c_0), .O(DEBUG_KEY[0]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    IB SENSOR1_IN_pad (.I(SENSOR1_IN), .O(SENSOR1_IN_c));   /* synthesis lineinfo="@3(4[11],4[21])"*/
    IB SENSOR2_IN_pad (.I(SENSOR2_IN), .O(SENSOR2_IN_c));   /* synthesis lineinfo="@3(4[23],4[33])"*/
    IB \KB_IN_pad[1]  (.I(KB_IN[1]), .O(KB_IN_c_1));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB \KB_IN_pad[0]  (.I(KB_IN[0]), .O(KB_IN_c_0));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB KB_RECV_pad (.I(KB_RECV), .O(KB_RECV_c));   /* synthesis lineinfo="@3(9[16],9[23])"*/
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+(C))+!A !(B+!(C)))" *) LUT4 i1170_3_lut_3_lut (.A(SENSOR1_IN_c), 
            .B(KEY_STATUS_c_0), .C(KEY_STATUS_c_1), .Z(n1539));   /* synthesis lineinfo="@3(90[5],135[12])"*/
    defparam i1170_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A+((C)+!B))" *) LUT4 i3_4_lut_3_lut (.A(TIME_OUT), .B(KEY_STATUS_c_0), 
            .C(KEY_STATUS_c_1), .Z(TIMER_EN_N_14));   /* synthesis lineinfo="@3(113[4],123[7])"*/
    defparam i3_4_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1173_3_lut_4_lut (.A(Sreg_c_0), 
            .B(Sreg_c_1), .C(TIME_OUT), .D(TIMER_EN_N_11), .Z(n1536));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1173_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!((B)+!A))" *) LUT4 EnabledDecoder_161_i4_2_lut (.A(KB_RECV_c), 
            .B(DEBUG_KEY_c_0), .Z(n4_adj_260));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam EnabledDecoder_161_i4_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D)))+!A (B))" *) LUT4 i37_4_lut_4_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .C(SENSOR1_IN_c), .D(SENSOR2_IN_c), .Z(n62));   /* synthesis lineinfo="@3(101[18],108[16])"*/
    defparam i37_4_lut_4_lut.INIT = "0xccc4";
    easySerialOut STATE_OUT (SERCLK_OUT_c, GND_net, VCC_net, STATUS_SEND_c, 
            Sreg_c_0, Sreg_c_1, STATUS_OUT_c, SENSOR2_IN_c, SENSOR1_IN_c);   /* synthesis lineinfo="@3(48[19],55[6])"*/
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(Sreg_c_0), 
            .B(TIMER_EN_N_11), .C(n4), .D(n7), .Z(Snext[1]));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_4_lut.INIT = "0xdc50";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_45 (.A(Sreg_c_1), .B(TIME_OUT), 
            .Z(n4));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_2_lut_adj_45.INIT = "0x8888";
    (* lut_function="(A+!((C+!(D))+!B))" *) LUT4 i1_4_lut_adj_46 (.A(Snext[1]), 
            .B(n62), .C(Sreg_c_1), .D(Sreg_c_0), .Z(n7));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i1_4_lut_adj_46.INIT = "0xaeaa";
    (* lut_function="(A+(B))" *) LUT4 KEY_STATUS_1__I_0_2_i3_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(TIMER_EN_N_11));   /* synthesis lineinfo="@3(92[8],92[28])"*/
    defparam KEY_STATUS_1__I_0_2_i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i366_4_lut (.A(TIMER_EN), 
            .B(n1536), .C(TIMER_EN_N_14), .D(n662), .Z(TIMER_EN));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i366_4_lut.INIT = "0xcaaa";
    (* syn_instantiated=1 *) LSOSC_CORE OSCInst1 (.CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKLF(SERCLK_OUT_c));
    defparam OSCInst1.FABRIC_TRIME = "DISABLE";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_47 (.A(Sreg_c_0), .B(Sreg_c_1), 
            .Z(n662));   /* synthesis lineinfo="@3(148[12],149[20])"*/
    defparam i1_2_lut_adj_47.INIT = "0x4444";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))" *) LUT4 i364_4_lut (.A(Snext[0]), 
            .B(Snext_1__N_2[0]), .C(TIMER_EN_N_11), .D(n375), .Z(Snext[0]));   /* synthesis lineinfo="@3(89[5],143[8])"*/
    defparam i364_4_lut.INIT = "0xccac";
    timer mainTimer (TIME_OUT, SERCLK_OUT_c, GND_net, TIMER_EN, VCC_net);   /* synthesis lineinfo="@3(35[11],41[6])"*/
    
endmodule

//
// Verilog Description of module keyChecker
//

module keyChecker (input GND_net, output DEBUG_KEY_c_1, input VCC_net, 
            output DEBUG_KEY_c_0, input [0:0]n238, output actualKey_0_0, 
            input KB_RECV_c, input [0:0]n246, output actualKey_0_1, output KEY_STATUS_c_0, 
            output KEY_STATUS_c_1, input KB_IN_c_0, input KB_IN_c_1, input n4);
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    
    wire n879, n2343, \counter[21] , \counter[22] , n881;
    wire [31:0]n133;
    
    wire n877, n2340, \counter[19] , \counter[20] , n861, n2316, 
        \counter[3] , \counter[4] , n863, n859, n2313, \counter[2] , 
        n2307, n875, n2337, \counter[17] , \counter[18] , n53, actualKey_1_0;
    wire [0:0]n262;   /* synthesis lineinfo="@2(55[13],55[28])"*/
    
    wire actualKey_1_1;
    wire [0:0]n270;   /* synthesis lineinfo="@2(55[13],55[28])"*/
    
    wire actualKey_2_0, n71, actualKey_2_1, n77, actualKey_3_0, n83, 
        actualKey_3_1;
    wire [1:0]valid_1__N_257;
    
    wire n873, n2334, \counter[15] , \counter[16] , n871, n2331, 
        \counter[13] , \counter[14] ;
    wire [1:0]n42;
    
    wire n2020, n422, n445, n869, n2328, \counter[11] , \counter[12] , 
        n889, n2358, \counter[31] , n867, n2325, \counter[9] , \counter[10] , 
        n887, n2355, \counter[29] , \counter[30] , \counter[5] , \counter[6] , 
        \counter[7] , \counter[8] , \counter[23] , \counter[24] , \counter[25] , 
        \counter[26] , \counter[27] , \counter[28] , n885, n2352, 
        n883, n2349, n865, n2322, n2319, n2346, n49, n62, n58, 
        n50, n53_adj_259, n55, n54, n56, n52, n38, n7, n8, 
        VCC_net_c, GND_net_c;
    
    FA2 counter_144_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(\counter[21] ), 
        .D0(n879), .CI0(n879), .A1(GND_net), .B1(GND_net), .C1(\counter[22] ), 
        .D1(n2343), .CI1(n2343), .CO0(n2343), .CO1(n881), .S0(n133[21]), 
        .S1(n133[22]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_23.INIT0 = "0xc33c";
    defparam counter_144_add_4_23.INIT1 = "0xc33c";
    FA2 counter_144_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(\counter[19] ), 
        .D0(n877), .CI0(n877), .A1(GND_net), .B1(GND_net), .C1(\counter[20] ), 
        .D1(n2340), .CI1(n2340), .CO0(n2340), .CO1(n879), .S0(n133[19]), 
        .S1(n133[20]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_21.INIT0 = "0xc33c";
    defparam counter_144_add_4_21.INIT1 = "0xc33c";
    FA2 counter_144_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(\counter[3] ), 
        .D0(n861), .CI0(n861), .A1(GND_net), .B1(GND_net), .C1(\counter[4] ), 
        .D1(n2316), .CI1(n2316), .CO0(n2316), .CO1(n863), .S0(n133[3]), 
        .S1(n133[4]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_5.INIT0 = "0xc33c";
    defparam counter_144_add_4_5.INIT1 = "0xc33c";
    FA2 counter_144_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(DEBUG_KEY_c_1), 
        .D0(n859), .CI0(n859), .A1(GND_net), .B1(GND_net), .C1(\counter[2] ), 
        .D1(n2313), .CI1(n2313), .CO0(n2313), .CO1(n861), .S0(n133[1]), 
        .S1(n133[2]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_3.INIT0 = "0xc33c";
    defparam counter_144_add_4_3.INIT1 = "0xc33c";
    FA2 counter_144_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(DEBUG_KEY_c_0), .D1(n2307), 
        .CI1(n2307), .CO0(n2307), .CO1(n859), .S1(n133[0]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_1.INIT0 = "0xc33c";
    defparam counter_144_add_4_1.INIT1 = "0xc33c";
    FD1P3XZ i199 (.D(n246[0]), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_0_1));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i199.REGSET = "RESET";
    defparam i199.SRMODE = "CE_OVER_LSR";
    FD1P3XZ i202 (.D(n53), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_1_0));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i202.REGSET = "RESET";
    defparam i202.SRMODE = "CE_OVER_LSR";
    FA2 counter_144_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(\counter[17] ), 
        .D0(n875), .CI0(n875), .A1(GND_net), .B1(GND_net), .C1(\counter[18] ), 
        .D1(n2337), .CI1(n2337), .CO0(n2337), .CO1(n877), .S0(n133[17]), 
        .S1(n133[18]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_19.INIT0 = "0xc33c";
    defparam counter_144_add_4_19.INIT1 = "0xc33c";
    FD1P3XZ i205 (.D(n262[0]), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_1_1));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i205.REGSET = "RESET";
    defparam i205.SRMODE = "CE_OVER_LSR";
    FD1P3XZ i208 (.D(n270[0]), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_2_0));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i208.REGSET = "RESET";
    defparam i208.SRMODE = "CE_OVER_LSR";
    FD1P3XZ i211 (.D(n71), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_2_1));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i211.REGSET = "RESET";
    defparam i211.SRMODE = "CE_OVER_LSR";
    FD1P3XZ i214 (.D(n77), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_3_0));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i214.REGSET = "RESET";
    defparam i214.SRMODE = "CE_OVER_LSR";
    FD1P3XZ i217 (.D(n83), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_3_1));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i217.REGSET = "RESET";
    defparam i217.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ valid_i0_i1 (.D(valid_1__N_257[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(KEY_STATUS_c_0));   /* synthesis lineinfo="@2(39[9],64[6])"*/
    defparam valid_i0_i1.REGSET = "RESET";
    defparam valid_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=64, LSE_RLINE=72 *) FD1P3XZ valid_i0_i2 (.D(n42[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(n2020), .Q(KEY_STATUS_c_1));   /* synthesis lineinfo="@2(39[9],64[6])"*/
    defparam valid_i0_i2.REGSET = "SET";
    defparam valid_i0_i2.SRMODE = "CE_OVER_LSR";
    FA2 counter_144_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(\counter[15] ), 
        .D0(n873), .CI0(n873), .A1(GND_net), .B1(GND_net), .C1(\counter[16] ), 
        .D1(n2334), .CI1(n2334), .CO0(n2334), .CO1(n875), .S0(n133[15]), 
        .S1(n133[16]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_17.INIT0 = "0xc33c";
    defparam counter_144_add_4_17.INIT1 = "0xc33c";
    FA2 counter_144_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(\counter[13] ), 
        .D0(n871), .CI0(n871), .A1(GND_net), .B1(GND_net), .C1(\counter[14] ), 
        .D1(n2331), .CI1(n2331), .CO0(n2331), .CO1(n873), .S0(n133[13]), 
        .S1(n133[14]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_15.INIT0 = "0xc33c";
    defparam counter_144_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i1 (.D(n133[0]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(DEBUG_KEY_c_0));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i1.REGSET = "RESET";
    defparam counter_144__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i93_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n422), .C(KB_IN_c_0), .D(actualKey_3_0), .Z(n77));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i93_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i101_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n422), .C(KB_IN_c_1), .D(actualKey_3_1), .Z(n83));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i101_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i77_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n4), .C(KB_IN_c_0), .D(actualKey_2_0), .Z(n270[0]));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i77_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i85_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n4), .C(KB_IN_c_1), .D(actualKey_2_1), .Z(n71));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i85_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i61_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n422), .C(KB_IN_c_0), .D(actualKey_1_0), .Z(n53));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i61_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i69_3_lut_4_lut (.A(DEBUG_KEY_c_1), 
            .B(n422), .C(KB_IN_c_1), .D(actualKey_1_1), .Z(n262[0]));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i69_3_lut_4_lut.INIT = "0xfb40";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i2 (.D(n133[1]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(DEBUG_KEY_c_1));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i2.REGSET = "RESET";
    defparam counter_144__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i3 (.D(n133[2]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[2] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i3.REGSET = "RESET";
    defparam counter_144__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i4 (.D(n133[3]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[3] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i4.REGSET = "RESET";
    defparam counter_144__i4.SRMODE = "CE_OVER_LSR";
    FA2 counter_144_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(\counter[11] ), 
        .D0(n869), .CI0(n869), .A1(GND_net), .B1(GND_net), .C1(\counter[12] ), 
        .D1(n2328), .CI1(n2328), .CO0(n2328), .CO1(n871), .S0(n133[11]), 
        .S1(n133[12]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_13.INIT0 = "0xc33c";
    defparam counter_144_add_4_13.INIT1 = "0xc33c";
    FA2 counter_144_add_4_33 (.A0(GND_net), .B0(GND_net), .C0(\counter[31] ), 
        .D0(n889), .CI0(n889), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2358), .CI1(n2358), .CO0(n2358), .S0(n133[31]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_33.INIT0 = "0xc33c";
    defparam counter_144_add_4_33.INIT1 = "0xc33c";
    FA2 counter_144_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\counter[9] ), 
        .D0(n867), .CI0(n867), .A1(GND_net), .B1(GND_net), .C1(\counter[10] ), 
        .D1(n2325), .CI1(n2325), .CO0(n2325), .CO1(n869), .S0(n133[9]), 
        .S1(n133[10]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_11.INIT0 = "0xc33c";
    defparam counter_144_add_4_11.INIT1 = "0xc33c";
    FA2 counter_144_add_4_31 (.A0(GND_net), .B0(GND_net), .C0(\counter[29] ), 
        .D0(n887), .CI0(n887), .A1(GND_net), .B1(GND_net), .C1(\counter[30] ), 
        .D1(n2355), .CI1(n2355), .CO0(n2355), .CO1(n889), .S0(n133[29]), 
        .S1(n133[30]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_31.INIT0 = "0xc33c";
    defparam counter_144_add_4_31.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i5 (.D(n133[4]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[4] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i5.REGSET = "RESET";
    defparam counter_144__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i6 (.D(n133[5]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[5] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i6.REGSET = "RESET";
    defparam counter_144__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i7 (.D(n133[6]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[6] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i7.REGSET = "RESET";
    defparam counter_144__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i8 (.D(n133[7]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[7] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i8.REGSET = "RESET";
    defparam counter_144__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i9 (.D(n133[8]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[8] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i9.REGSET = "RESET";
    defparam counter_144__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i10 (.D(n133[9]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[9] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i10.REGSET = "RESET";
    defparam counter_144__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i11 (.D(n133[10]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[10] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i11.REGSET = "RESET";
    defparam counter_144__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i12 (.D(n133[11]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[11] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i12.REGSET = "RESET";
    defparam counter_144__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i13 (.D(n133[12]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[12] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i13.REGSET = "RESET";
    defparam counter_144__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i14 (.D(n133[13]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[13] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i14.REGSET = "RESET";
    defparam counter_144__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i15 (.D(n133[14]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[14] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i15.REGSET = "RESET";
    defparam counter_144__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i16 (.D(n133[15]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[15] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i16.REGSET = "RESET";
    defparam counter_144__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i17 (.D(n133[16]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[16] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i17.REGSET = "RESET";
    defparam counter_144__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i18 (.D(n133[17]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[17] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i18.REGSET = "RESET";
    defparam counter_144__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i19 (.D(n133[18]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[18] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i19.REGSET = "RESET";
    defparam counter_144__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i20 (.D(n133[19]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[19] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i20.REGSET = "RESET";
    defparam counter_144__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i21 (.D(n133[20]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[20] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i21.REGSET = "RESET";
    defparam counter_144__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i22 (.D(n133[21]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[21] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i22.REGSET = "RESET";
    defparam counter_144__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i23 (.D(n133[22]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[22] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i23.REGSET = "RESET";
    defparam counter_144__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i24 (.D(n133[23]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[23] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i24.REGSET = "RESET";
    defparam counter_144__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i25 (.D(n133[24]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[24] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i25.REGSET = "RESET";
    defparam counter_144__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i26 (.D(n133[25]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[25] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i26.REGSET = "RESET";
    defparam counter_144__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i27 (.D(n133[26]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[26] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i27.REGSET = "RESET";
    defparam counter_144__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i28 (.D(n133[27]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[27] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i28.REGSET = "RESET";
    defparam counter_144__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i29 (.D(n133[28]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[28] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i29.REGSET = "RESET";
    defparam counter_144__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i30 (.D(n133[29]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[29] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i30.REGSET = "RESET";
    defparam counter_144__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i31 (.D(n133[30]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[30] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i31.REGSET = "RESET";
    defparam counter_144__i31.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_144__i32 (.D(n133[31]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n445), .Q(\counter[31] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144__i32.REGSET = "RESET";
    defparam counter_144__i32.SRMODE = "CE_OVER_LSR";
    FA2 counter_144_add_4_29 (.A0(GND_net), .B0(GND_net), .C0(\counter[27] ), 
        .D0(n885), .CI0(n885), .A1(GND_net), .B1(GND_net), .C1(\counter[28] ), 
        .D1(n2352), .CI1(n2352), .CO0(n2352), .CO1(n887), .S0(n133[27]), 
        .S1(n133[28]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_29.INIT0 = "0xc33c";
    defparam counter_144_add_4_29.INIT1 = "0xc33c";
    FA2 counter_144_add_4_27 (.A0(GND_net), .B0(GND_net), .C0(\counter[25] ), 
        .D0(n883), .CI0(n883), .A1(GND_net), .B1(GND_net), .C1(\counter[26] ), 
        .D1(n2349), .CI1(n2349), .CO0(n2349), .CO1(n885), .S0(n133[25]), 
        .S1(n133[26]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_27.INIT0 = "0xc33c";
    defparam counter_144_add_4_27.INIT1 = "0xc33c";
    FA2 counter_144_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\counter[7] ), 
        .D0(n865), .CI0(n865), .A1(GND_net), .B1(GND_net), .C1(\counter[8] ), 
        .D1(n2322), .CI1(n2322), .CO0(n2322), .CO1(n867), .S0(n133[7]), 
        .S1(n133[8]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_9.INIT0 = "0xc33c";
    defparam counter_144_add_4_9.INIT1 = "0xc33c";
    FA2 counter_144_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\counter[5] ), 
        .D0(n863), .CI0(n863), .A1(GND_net), .B1(GND_net), .C1(\counter[6] ), 
        .D1(n2319), .CI1(n2319), .CO0(n2319), .CO1(n865), .S0(n133[5]), 
        .S1(n133[6]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_7.INIT0 = "0xc33c";
    defparam counter_144_add_4_7.INIT1 = "0xc33c";
    FA2 counter_144_add_4_25 (.A0(GND_net), .B0(GND_net), .C0(\counter[23] ), 
        .D0(n881), .CI0(n881), .A1(GND_net), .B1(GND_net), .C1(\counter[24] ), 
        .D1(n2346), .CI1(n2346), .CO0(n2346), .CO1(n883), .S0(n133[23]), 
        .S1(n133[24]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_144_add_4_25.INIT0 = "0xc33c";
    defparam counter_144_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(KB_RECV_c), .B(DEBUG_KEY_c_0), 
            .Z(n422));   /* synthesis lineinfo="@3(64[16],72[6])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i31_4_lut (.A(n49), .B(n62), 
            .C(n58), .D(n50), .Z(valid_1__N_257[0]));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i31_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i17_4_lut (.A(DEBUG_KEY_c_0), 
            .B(\counter[25] ), .C(\counter[27] ), .D(\counter[8] ), .Z(n49));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i17_4_lut.INIT = "0xfffd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i30_4_lut (.A(n53_adj_259), 
            .B(n55), .C(n54), .D(n56), .Z(n62));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i30_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(\counter[7] ), 
            .B(n52), .C(n38), .D(\counter[30] ), .Z(n58));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(\counter[18] ), 
            .B(\counter[10] ), .C(\counter[28] ), .D(\counter[19] ), .Z(n50));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(\counter[29] ), 
            .B(\counter[20] ), .C(\counter[15] ), .D(\counter[5] ), .Z(n53_adj_259));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(\counter[12] ), 
            .B(\counter[3] ), .C(\counter[21] ), .D(\counter[13] ), .Z(n55));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i22_4_lut (.A(\counter[22] ), 
            .B(DEBUG_KEY_c_1), .C(\counter[14] ), .D(\counter[24] ), .Z(n54));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i22_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(\counter[23] ), 
            .B(\counter[4] ), .C(\counter[6] ), .D(\counter[31] ), .Z(n56));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(\counter[26] ), 
            .B(\counter[16] ), .C(\counter[11] ), .D(\counter[2] ), .Z(n52));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i6_2_lut (.A(\counter[17] ), .B(\counter[9] ), 
            .Z(n38));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(n83), .B(n7), 
            .C(n77), .D(n8), .Z(n2020));   /* synthesis lineinfo="@2(50[5],62[9])"*/
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_44 (.A(n53), .B(n71), 
            .Z(n7));   /* synthesis lineinfo="@2(50[5],62[9])"*/
    defparam i1_2_lut_adj_44.INIT = "0xeeee";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i2_4_lut (.A(n270[0]), .B(valid_1__N_257[0]), 
            .C(n246[0]), .D(n262[0]), .Z(n8));   /* synthesis lineinfo="@2(50[5],62[9])"*/
    defparam i2_4_lut.INIT = "0xdfff";
    (* lut_function="(!(A))" *) LUT4 i356_1_lut (.A(valid_1__N_257[0]), .Z(n445));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i356_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (D)+!B (C))+!A (D)))" *) LUT4 i69_1_lut_4_lut (.A(n4), 
            .B(DEBUG_KEY_c_1), .C(KB_IN_c_0), .D(actualKey_0_0), .Z(n42[1]));   /* synthesis lineinfo="@2(55[13],55[41])"*/
    defparam i69_1_lut_4_lut.INIT = "0x02df";
    FD1P3XZ i196 (.D(n238[0]), .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), 
            .Q(actualKey_0_0));   /* synthesis lineinfo="@2(22[11],22[20])"*/
    defparam i196.REGSET = "RESET";
    defparam i196.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module easySerialOut
//

module easySerialOut (input SERCLK_OUT_c, input GND_net, input VCC_net, 
            output STATUS_SEND_c, input Sreg_c_0, input Sreg_c_1, output STATUS_OUT_c, 
            input SENSOR2_IN_c, input SENSOR1_IN_c);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire n603, waiting, state_send_N_67;
    wire [3:0]cont;   /* synthesis lineinfo="@4(15[12],15[16])"*/
    
    wire n14;
    wire [3:0]n21;
    
    wire n449, init, n780;
    wire [31:0]counter;   /* synthesis lineinfo="@5(9[13],9[20])"*/
    wire [31:0]counter_31__N_121;
    
    wire VCC_net_c, GND_net_c;
    
    FD1P3XZ cont_143__i0 (.D(n21[0]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_67), .Q(cont[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_143__i0.REGSET = "RESET";
    defparam cont_143__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(cont[2]), .B(cont[3]), 
            .C(cont[0]), .D(cont[1]), .Z(n14));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(waiting), .B(n14), .Z(n603));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut.INIT = "0x8888";
    FD1P3XZ cont_143__i3 (.D(n21[3]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_67), .Q(cont[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_143__i3.REGSET = "RESET";
    defparam cont_143__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=48, LSE_RLINE=55 *) FD1P3XZ init_c (.D(n449), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(init));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam init_c.REGSET = "RESET";
    defparam init_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_143__i2 (.D(n21[2]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_67), .Q(cont[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_143__i2.REGSET = "RESET";
    defparam cont_143__i2.SRMODE = "ASYNC";
    FD1P3XZ cont_143__i1 (.D(n21[1]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(state_send_N_67), .Q(cont[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_143__i1.REGSET = "RESET";
    defparam cont_143__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i700_3_lut_4_lut (.A(cont[1]), 
            .B(n780), .C(cont[2]), .D(cont[3]), .Z(n21[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i700_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_40 (.A(init), .B(counter[0]), 
            .Z(counter_31__N_121[0]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_40.INIT = "0x4444";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i678_2_lut (.A(waiting), 
            .B(cont[0]), .Z(n21[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i678_2_lut.INIT = "0x6666";
    (* lut_function="(A (B))" *) LUT4 i680_2_lut (.A(waiting), .B(cont[0]), 
            .Z(n780));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i680_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_41 (.A(init), .B(counter[3]), 
            .Z(counter_31__N_121[3]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_41.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_42 (.A(init), .B(counter[1]), 
            .Z(counter_31__N_121[1]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_42.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_43 (.A(init), .B(counter[2]), 
            .Z(counter_31__N_121[2]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_adj_43.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i686_2_lut_3_lut (.A(cont[1]), 
            .B(waiting), .C(cont[0]), .Z(n21[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i686_2_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i693_2_lut_3_lut_4_lut (.A(cont[1]), 
            .B(waiting), .C(cont[0]), .D(cont[2]), .Z(n21[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i693_2_lut_3_lut_4_lut.INIT = "0x7f80";
    serialOut serial (init, SERCLK_OUT_c, GND_net, VCC_net, STATUS_SEND_c, 
            state_send_N_67, counter[0], counter[2], counter[3], counter[1], 
            Sreg_c_0, Sreg_c_1, counter_31__N_121[3], counter_31__N_121[1], 
            counter_31__N_121[2], STATUS_OUT_c, counter_31__N_121[0], 
            SENSOR2_IN_c, SENSOR1_IN_c, n14, waiting, n449);   /* synthesis lineinfo="@4(18[12],24[6])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=48, LSE_RLINE=55 *) FD1P3XZ waiting_c (.D(n603), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(state_send_N_67), .Q(waiting));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam waiting_c.REGSET = "SET";
    defparam waiting_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module serialOut
//

module serialOut (input init, input SERCLK_OUT_c, input GND_net, input VCC_net, 
            output STATUS_SEND_c, output state_send_N_67, output \counter[0] , 
            output \counter[2] , output \counter[3] , output \counter[1] , 
            input Sreg_c_0, input Sreg_c_1, input \counter_31__N_121[3] , 
            input \counter_31__N_121[1] , input \counter_31__N_121[2] , 
            output STATUS_OUT_c, input \counter_31__N_121[0] , input SENSOR2_IN_c, 
            input SENSOR1_IN_c, input n14, input waiting, output n449);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    wire [31:0]counter;   /* synthesis lineinfo="@5(9[13],9[20])"*/
    wire [31:0]counter_31__N_121;
    wire [3:0]aux_3__N_116;
    wire [3:0]aux;   /* synthesis lineinfo="@5(10[11],10[14])"*/
    
    wire n846, n2262, n848;
    wire [31:0]counter_31__N_153;
    
    wire n844, n2259, n842, n2256, n840, n2253, n838, n2250, 
        n856, n2277;
    wire [31:0]counter_31__N_84;
    
    wire n435, n38, n52, n56, n54, n55, n53, n50, n58, n62, 
        n854, n2274, n852, n2271, n836, n2247, n49, n63, n850, 
        n2268, n834, n2244, n832, n2241, n830, n2238, n828, 
        n2235, n2265, n826, n2232;
    wire [31:0]counter_31__N_183;
    
    wire status_out_N_190, counter_31__N_185, n2223, n1872, VCC_net_c, 
        GND_net_c;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i476_2_lut (.A(counter[31]), .B(init), 
            .Z(counter_31__N_121[31]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i476_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i0 (.D(counter_31__N_84[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[0] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i0.REGSET = "RESET";
    defparam counter_i0.SRMODE = "CE_OVER_LSR";
    FA2 sub_11_add_2_add_5_23 (.A0(GND_net), .B0(counter_31__N_121[21]), 
        .C0(VCC_net), .D0(n846), .CI0(n846), .A1(GND_net), .B1(counter_31__N_121[22]), 
        .C1(VCC_net), .D1(n2262), .CI1(n2262), .CO0(n2262), .CO1(n848), 
        .S0(counter_31__N_153[21]), .S1(counter_31__N_153[22]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_23.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_21 (.A0(GND_net), .B0(counter_31__N_121[19]), 
        .C0(VCC_net), .D0(n844), .CI0(n844), .A1(GND_net), .B1(counter_31__N_121[20]), 
        .C1(VCC_net), .D1(n2259), .CI1(n2259), .CO0(n2259), .CO1(n846), 
        .S0(counter_31__N_153[19]), .S1(counter_31__N_153[20]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i493_2_lut (.A(counter[14]), .B(init), 
            .Z(counter_31__N_121[14]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i493_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i494_2_lut (.A(counter[13]), .B(init), 
            .Z(counter_31__N_121[13]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i494_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_19 (.A0(GND_net), .B0(counter_31__N_121[17]), 
        .C0(VCC_net), .D0(n842), .CI0(n842), .A1(GND_net), .B1(counter_31__N_121[18]), 
        .C1(VCC_net), .D1(n2256), .CI1(n2256), .CO0(n2256), .CO1(n844), 
        .S0(counter_31__N_153[17]), .S1(counter_31__N_153[18]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i491_2_lut (.A(counter[16]), .B(init), 
            .Z(counter_31__N_121[16]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i491_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i492_2_lut (.A(counter[15]), .B(init), 
            .Z(counter_31__N_121[15]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i492_2_lut.INIT = "0x2222";
    FA2 sub_11_add_2_add_5_17 (.A0(GND_net), .B0(counter_31__N_121[15]), 
        .C0(VCC_net), .D0(n840), .CI0(n840), .A1(GND_net), .B1(counter_31__N_121[16]), 
        .C1(VCC_net), .D1(n2253), .CI1(n2253), .CO0(n2253), .CO1(n842), 
        .S0(counter_31__N_153[15]), .S1(counter_31__N_153[16]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_17.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_15 (.A0(GND_net), .B0(counter_31__N_121[13]), 
        .C0(VCC_net), .D0(n838), .CI0(n838), .A1(GND_net), .B1(counter_31__N_121[14]), 
        .C1(VCC_net), .D1(n2250), .CI1(n2250), .CO0(n2250), .CO1(n840), 
        .S0(counter_31__N_153[13]), .S1(counter_31__N_153[14]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i489_2_lut (.A(counter[18]), .B(init), 
            .Z(counter_31__N_121[18]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i489_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i490_2_lut (.A(counter[17]), .B(init), 
            .Z(counter_31__N_121[17]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i490_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 i634_1_lut (.A(STATUS_SEND_c), .Z(state_send_N_67));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i634_1_lut.INIT = "0x5555";
    FA2 sub_11_add_2_add_5_33 (.A0(GND_net), .B0(counter_31__N_121[31]), 
        .C0(VCC_net), .D0(n856), .CI0(n856), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n2277), .CI1(n2277), .CO0(n2277), .S0(counter_31__N_153[31]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ status_send (.D(init), 
            .SP(n435), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(STATUS_SEND_c));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam status_send.REGSET = "RESET";
    defparam status_send.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i31 (.D(counter_31__N_84[31]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[31]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i31.REGSET = "RESET";
    defparam counter_i31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i487_2_lut (.A(counter[20]), .B(init), 
            .Z(counter_31__N_121[20]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i487_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i488_2_lut (.A(counter[19]), .B(init), 
            .Z(counter_31__N_121[19]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i488_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i485_2_lut (.A(counter[22]), .B(init), 
            .Z(counter_31__N_121[22]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i485_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i486_2_lut (.A(counter[21]), .B(init), 
            .Z(counter_31__N_121[21]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i486_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i6_2_lut (.A(counter[25]), .B(counter[6]), 
            .Z(n38));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(counter[5]), .B(counter[8]), 
            .C(counter[12]), .D(counter[31]), .Z(n52));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(counter[17]), 
            .B(counter[30]), .C(counter[20]), .D(counter[26]), .Z(n56));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(counter[24]), 
            .B(counter[7]), .C(counter[16]), .D(counter[10]), .Z(n54));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(counter[19]), 
            .B(counter[15]), .C(counter[21]), .D(counter[28]), .Z(n55));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(counter[22]), 
            .B(counter[13]), .C(counter[11]), .D(counter[18]), .Z(n53));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(counter[4]), .B(counter[23]), 
            .C(counter[9]), .D(counter[27]), .Z(n50));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(\counter[0] ), 
            .B(n52), .C(n38), .D(counter[14]), .Z(n58));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i30_4_lut (.A(n53), .B(n55), 
            .C(n54), .D(n56), .Z(n62));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i30_4_lut.INIT = "0xfffe";
    FA2 sub_11_add_2_add_5_31 (.A0(GND_net), .B0(counter_31__N_121[29]), 
        .C0(VCC_net), .D0(n854), .CI0(n854), .A1(GND_net), .B1(counter_31__N_121[30]), 
        .C1(VCC_net), .D1(n2274), .CI1(n2274), .CO0(n2274), .CO1(n856), 
        .S0(counter_31__N_153[29]), .S1(counter_31__N_153[30]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_31.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_29 (.A0(GND_net), .B0(counter_31__N_121[27]), 
        .C0(VCC_net), .D0(n852), .CI0(n852), .A1(GND_net), .B1(counter_31__N_121[28]), 
        .C1(VCC_net), .D1(n2271), .CI1(n2271), .CO0(n2271), .CO1(n854), 
        .S0(counter_31__N_153[27]), .S1(counter_31__N_153[28]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_29.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_13 (.A0(GND_net), .B0(counter_31__N_121[11]), 
        .C0(VCC_net), .D0(n836), .CI0(n836), .A1(GND_net), .B1(counter_31__N_121[12]), 
        .C1(VCC_net), .D1(n2247), .CI1(n2247), .CO0(n2247), .CO1(n838), 
        .S0(counter_31__N_153[11]), .S1(counter_31__N_153[12]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(\counter[2] ), 
            .B(\counter[3] ), .C(counter[29]), .D(\counter[1] ), .Z(n49));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i31_4_lut (.A(n49), .B(n62), 
            .C(n58), .D(n50), .Z(n63));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam i31_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 aux_3__I_0_i1_4_lut (.A(Sreg_c_0), 
            .B(aux[0]), .C(n63), .D(Sreg_c_1), .Z(aux_3__N_116[0]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i1_4_lut.INIT = "0xcfca";
    FA2 sub_11_add_2_add_5_27 (.A0(GND_net), .B0(counter_31__N_121[25]), 
        .C0(VCC_net), .D0(n850), .CI0(n850), .A1(GND_net), .B1(counter_31__N_121[26]), 
        .C1(VCC_net), .D1(n2268), .CI1(n2268), .CO0(n2268), .CO1(n852), 
        .S0(counter_31__N_153[25]), .S1(counter_31__N_153[26]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_27.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_11 (.A0(GND_net), .B0(counter_31__N_121[9]), 
        .C0(VCC_net), .D0(n834), .CI0(n834), .A1(GND_net), .B1(counter_31__N_121[10]), 
        .C1(VCC_net), .D1(n2244), .CI1(n2244), .CO0(n2244), .CO1(n836), 
        .S0(counter_31__N_153[9]), .S1(counter_31__N_153[10]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_9 (.A0(GND_net), .B0(counter_31__N_121[7]), .C0(VCC_net), 
        .D0(n832), .CI0(n832), .A1(GND_net), .B1(counter_31__N_121[8]), 
        .C1(VCC_net), .D1(n2241), .CI1(n2241), .CO0(n2241), .CO1(n834), 
        .S0(counter_31__N_153[7]), .S1(counter_31__N_153[8]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_7 (.A0(GND_net), .B0(counter_31__N_121[5]), .C0(VCC_net), 
        .D0(n830), .CI0(n830), .A1(GND_net), .B1(counter_31__N_121[6]), 
        .C1(VCC_net), .D1(n2238), .CI1(n2238), .CO0(n2238), .CO1(n832), 
        .S0(counter_31__N_153[5]), .S1(counter_31__N_153[6]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_5 (.A0(GND_net), .B0(\counter_31__N_121[3] ), 
        .C0(VCC_net), .D0(n828), .CI0(n828), .A1(GND_net), .B1(counter_31__N_121[4]), 
        .C1(VCC_net), .D1(n2235), .CI1(n2235), .CO0(n2235), .CO1(n830), 
        .S0(counter_31__N_153[3]), .S1(counter_31__N_153[4]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_25 (.A0(GND_net), .B0(counter_31__N_121[23]), 
        .C0(VCC_net), .D0(n848), .CI0(n848), .A1(GND_net), .B1(counter_31__N_121[24]), 
        .C1(VCC_net), .D1(n2265), .CI1(n2265), .CO0(n2265), .CO1(n850), 
        .S0(counter_31__N_153[23]), .S1(counter_31__N_153[24]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_25.INIT1 = "0xc33c";
    FA2 sub_11_add_2_add_5_3 (.A0(GND_net), .B0(\counter_31__N_121[1] ), 
        .C0(VCC_net), .D0(n826), .CI0(n826), .A1(GND_net), .B1(\counter_31__N_121[2] ), 
        .C1(VCC_net), .D1(n2232), .CI1(n2232), .CO0(n2232), .CO1(n828), 
        .S0(counter_31__N_183[1]), .S1(counter_31__N_153[2]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i30 (.D(counter_31__N_84[30]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[30]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i30.REGSET = "RESET";
    defparam counter_i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i29 (.D(counter_31__N_84[29]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[29]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i29.REGSET = "RESET";
    defparam counter_i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i28 (.D(counter_31__N_84[28]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[28]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i28.REGSET = "RESET";
    defparam counter_i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i27 (.D(counter_31__N_84[27]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[27]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i27.REGSET = "RESET";
    defparam counter_i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i26 (.D(counter_31__N_84[26]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[26]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i26.REGSET = "RESET";
    defparam counter_i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i25 (.D(counter_31__N_84[25]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[25]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i25.REGSET = "RESET";
    defparam counter_i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i24 (.D(counter_31__N_84[24]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[24]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i24.REGSET = "RESET";
    defparam counter_i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i23 (.D(counter_31__N_84[23]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[23]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i23.REGSET = "RESET";
    defparam counter_i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i22 (.D(counter_31__N_84[22]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[22]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i22.REGSET = "RESET";
    defparam counter_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i21 (.D(counter_31__N_84[21]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[21]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i21.REGSET = "RESET";
    defparam counter_i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i20 (.D(counter_31__N_84[20]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[20]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i20.REGSET = "RESET";
    defparam counter_i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i19 (.D(counter_31__N_84[19]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[19]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i19.REGSET = "RESET";
    defparam counter_i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i18 (.D(counter_31__N_84[18]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[18]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i18.REGSET = "RESET";
    defparam counter_i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i17 (.D(counter_31__N_84[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[17]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i17.REGSET = "RESET";
    defparam counter_i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i16 (.D(counter_31__N_84[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[16]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i16.REGSET = "RESET";
    defparam counter_i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i15 (.D(counter_31__N_84[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[15]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i15.REGSET = "RESET";
    defparam counter_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i14 (.D(counter_31__N_84[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[14]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i14.REGSET = "RESET";
    defparam counter_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i13 (.D(counter_31__N_84[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[13]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i13.REGSET = "RESET";
    defparam counter_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i12 (.D(counter_31__N_84[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[12]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i12.REGSET = "RESET";
    defparam counter_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i11 (.D(counter_31__N_84[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[11]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i11.REGSET = "RESET";
    defparam counter_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i10 (.D(counter_31__N_84[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[10]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i10.REGSET = "RESET";
    defparam counter_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i9 (.D(counter_31__N_84[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[9]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i9.REGSET = "RESET";
    defparam counter_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i8 (.D(counter_31__N_84[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[8]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i8.REGSET = "RESET";
    defparam counter_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i7 (.D(counter_31__N_84[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[7]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i7.REGSET = "RESET";
    defparam counter_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i6 (.D(counter_31__N_84[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[6]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i6.REGSET = "RESET";
    defparam counter_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i5 (.D(counter_31__N_84[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[5]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i5.REGSET = "RESET";
    defparam counter_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i4 (.D(counter_31__N_84[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(counter[4]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i4.REGSET = "RESET";
    defparam counter_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i3 (.D(counter_31__N_84[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[3] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i3.REGSET = "RESET";
    defparam counter_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i2 (.D(counter_31__N_84[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[2] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i2.REGSET = "RESET";
    defparam counter_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ counter_i1 (.D(counter_31__N_84[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\counter[1] ));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam counter_i1.REGSET = "RESET";
    defparam counter_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i3 (.D(aux_3__N_116[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[3]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i3.REGSET = "RESET";
    defparam aux_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i2 (.D(aux_3__N_116[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[2]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i2.REGSET = "RESET";
    defparam aux_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i1 (.D(aux_3__N_116[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[1]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i1.REGSET = "RESET";
    defparam aux_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ status_out (.D(status_out_N_190), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(counter_31__N_185), .Q(STATUS_OUT_c));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam status_out.REGSET = "RESET";
    defparam status_out.SRMODE = "CE_OVER_LSR";
    FA2 sub_11_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(\counter_31__N_121[0] ), .C1(VCC_net), .D1(n2223), 
        .CI1(n2223), .CO0(n2223), .CO1(n826), .S1(counter_31__N_183[0]));   /* synthesis lineinfo="@5(29[34],29[43])"*/
    defparam sub_11_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_11_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \counter_31__N_183[0]_bdd_4_lut  (.A(counter_31__N_183[0]), 
            .B(aux_3__N_116[2]), .C(aux_3__N_116[3]), .D(counter_31__N_183[1]), 
            .Z(n1872));
    defparam \counter_31__N_183[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n1872_bdd_4_lut (.A(n1872), 
            .B(aux_3__N_116[1]), .C(aux_3__N_116[0]), .D(counter_31__N_183[1]), 
            .Z(status_out_N_190));
    defparam n1872_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))" *) LUT4 i1309_2_lut (.A(init), .B(n63), 
            .Z(counter_31__N_185));   /* synthesis lineinfo="@5(27[17],27[24])"*/
    defparam i1309_2_lut.INIT = "0x1111";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(n63), .B(init), .Z(n435));
    defparam i1_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (C (D)))" *) LUT4 aux_3__I_0_i2_3_lut_4_lut (.A(Sreg_c_0), 
            .B(Sreg_c_1), .C(aux[1]), .D(n63), .Z(aux_3__N_116[1]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i2_3_lut_4_lut.INIT = "0xf088";
    (* lut_function="(!((B)+!A))" *) LUT4 i478_2_lut (.A(counter[29]), .B(init), 
            .Z(counter_31__N_121[29]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i478_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i477_2_lut (.A(counter[30]), .B(init), 
            .Z(counter_31__N_121[30]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i477_2_lut.INIT = "0x2222";
    (* lut_function="(A (C)+!A (B (C+!(D))+!B (C (D))))" *) LUT4 counter_31__I_36_i2_3_lut_4_lut (.A(init), 
            .B(\counter[1] ), .C(counter_31__N_183[1]), .D(n63), .Z(counter_31__N_84[1]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i2_3_lut_4_lut.INIT = "0xf0e4";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(init), 
            .B(n63), .C(counter_31__N_153[2]), .Z(counter_31__N_84[2]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_39 (.A(init), 
            .B(n63), .C(counter_31__N_153[3]), .Z(counter_31__N_84[3]));   /* synthesis lineinfo="@4(27[3],42[6])"*/
    defparam i1_2_lut_3_lut_adj_39.INIT = "0xe0e0";
    (* lut_function="(!((B)+!A))" *) LUT4 i480_2_lut (.A(counter[27]), .B(init), 
            .Z(counter_31__N_121[27]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i480_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i5_3_lut_4_lut (.A(counter[4]), 
            .B(init), .C(counter_31__N_153[4]), .D(n63), .Z(counter_31__N_84[4]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i5_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i479_2_lut (.A(counter[28]), .B(init), 
            .Z(counter_31__N_121[28]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i479_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i6_3_lut_4_lut (.A(counter[5]), 
            .B(init), .C(counter_31__N_153[5]), .D(n63), .Z(counter_31__N_84[5]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i6_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i496_2_lut (.A(counter[11]), .B(init), 
            .Z(counter_31__N_121[11]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i496_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i7_3_lut_4_lut (.A(counter[6]), 
            .B(init), .C(counter_31__N_153[6]), .D(n63), .Z(counter_31__N_84[6]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i7_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i495_2_lut (.A(counter[12]), .B(init), 
            .Z(counter_31__N_121[12]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i495_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i8_3_lut_4_lut (.A(counter[7]), 
            .B(init), .C(counter_31__N_153[7]), .D(n63), .Z(counter_31__N_84[7]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i8_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i9_3_lut_4_lut (.A(counter[8]), 
            .B(init), .C(counter_31__N_153[8]), .D(n63), .Z(counter_31__N_84[8]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i9_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i10_3_lut_4_lut (.A(counter[9]), 
            .B(init), .C(counter_31__N_153[9]), .D(n63), .Z(counter_31__N_84[9]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i10_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i11_3_lut_4_lut (.A(counter[10]), 
            .B(init), .C(counter_31__N_153[10]), .D(n63), .Z(counter_31__N_84[10]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i11_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i12_3_lut_4_lut (.A(counter[11]), 
            .B(init), .C(counter_31__N_153[11]), .D(n63), .Z(counter_31__N_84[11]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i12_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i13_3_lut_4_lut (.A(counter[12]), 
            .B(init), .C(counter_31__N_153[12]), .D(n63), .Z(counter_31__N_84[12]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i13_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i14_3_lut_4_lut (.A(counter[13]), 
            .B(init), .C(counter_31__N_153[13]), .D(n63), .Z(counter_31__N_84[13]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i14_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i15_3_lut_4_lut (.A(counter[14]), 
            .B(init), .C(counter_31__N_153[14]), .D(n63), .Z(counter_31__N_84[14]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i15_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i482_2_lut (.A(counter[25]), .B(init), 
            .Z(counter_31__N_121[25]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i482_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i16_3_lut_4_lut (.A(counter[15]), 
            .B(init), .C(counter_31__N_153[15]), .D(n63), .Z(counter_31__N_84[15]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i16_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i481_2_lut (.A(counter[26]), .B(init), 
            .Z(counter_31__N_121[26]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i481_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i498_2_lut (.A(counter[9]), .B(init), 
            .Z(counter_31__N_121[9]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i498_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i17_3_lut_4_lut (.A(counter[16]), 
            .B(init), .C(counter_31__N_153[16]), .D(n63), .Z(counter_31__N_84[16]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i17_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i497_2_lut (.A(counter[10]), .B(init), 
            .Z(counter_31__N_121[10]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i497_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i500_2_lut (.A(counter[7]), .B(init), 
            .Z(counter_31__N_121[7]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i500_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i18_3_lut_4_lut (.A(counter[17]), 
            .B(init), .C(counter_31__N_153[17]), .D(n63), .Z(counter_31__N_84[17]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i18_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i499_2_lut (.A(counter[8]), .B(init), 
            .Z(counter_31__N_121[8]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i499_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i502_2_lut (.A(counter[5]), .B(init), 
            .Z(counter_31__N_121[5]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i502_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i19_3_lut_4_lut (.A(counter[18]), 
            .B(init), .C(counter_31__N_153[18]), .D(n63), .Z(counter_31__N_84[18]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i19_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i501_2_lut (.A(counter[6]), .B(init), 
            .Z(counter_31__N_121[6]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i501_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i20_3_lut_4_lut (.A(counter[19]), 
            .B(init), .C(counter_31__N_153[19]), .D(n63), .Z(counter_31__N_84[19]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i20_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i503_2_lut (.A(counter[4]), .B(init), 
            .Z(counter_31__N_121[4]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i503_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i484_2_lut (.A(counter[23]), .B(init), 
            .Z(counter_31__N_121[23]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i484_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i21_3_lut_4_lut (.A(counter[20]), 
            .B(init), .C(counter_31__N_153[20]), .D(n63), .Z(counter_31__N_84[20]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i21_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(!((B)+!A))" *) LUT4 i483_2_lut (.A(counter[24]), .B(init), 
            .Z(counter_31__N_121[24]));   /* synthesis lineinfo="@5(21[4],25[16])"*/
    defparam i483_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i22_3_lut_4_lut (.A(counter[21]), 
            .B(init), .C(counter_31__N_153[21]), .D(n63), .Z(counter_31__N_84[21]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i22_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 aux_3__I_0_i4_3_lut (.A(SENSOR2_IN_c), 
            .B(aux[3]), .C(n63), .Z(aux_3__N_116[3]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 aux_3__I_0_i3_3_lut (.A(SENSOR1_IN_c), 
            .B(aux[2]), .C(n63), .Z(aux_3__N_116[2]));   /* synthesis lineinfo="@5(14[4],19[13])"*/
    defparam aux_3__I_0_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i23_3_lut_4_lut (.A(counter[22]), 
            .B(init), .C(counter_31__N_153[22]), .D(n63), .Z(counter_31__N_84[22]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i23_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i24_3_lut_4_lut (.A(counter[23]), 
            .B(init), .C(counter_31__N_153[23]), .D(n63), .Z(counter_31__N_84[23]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i24_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i25_3_lut_4_lut (.A(counter[24]), 
            .B(init), .C(counter_31__N_153[24]), .D(n63), .Z(counter_31__N_84[24]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i25_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i26_3_lut_4_lut (.A(counter[25]), 
            .B(init), .C(counter_31__N_153[25]), .D(n63), .Z(counter_31__N_84[25]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i26_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i27_3_lut_4_lut (.A(counter[26]), 
            .B(init), .C(counter_31__N_153[26]), .D(n63), .Z(counter_31__N_84[26]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i27_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i28_3_lut_4_lut (.A(counter[27]), 
            .B(init), .C(counter_31__N_153[27]), .D(n63), .Z(counter_31__N_84[27]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i28_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i29_3_lut_4_lut (.A(counter[28]), 
            .B(init), .C(counter_31__N_153[28]), .D(n63), .Z(counter_31__N_84[28]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i29_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i30_3_lut_4_lut (.A(counter[29]), 
            .B(init), .C(counter_31__N_153[29]), .D(n63), .Z(counter_31__N_84[29]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i30_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i31_3_lut_4_lut (.A(counter[30]), 
            .B(init), .C(counter_31__N_153[30]), .D(n63), .Z(counter_31__N_84[30]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i31_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)+!B (C (D))))" *) LUT4 counter_31__I_36_i32_3_lut_4_lut (.A(counter[31]), 
            .B(init), .C(counter_31__N_153[31]), .D(n63), .Z(counter_31__N_84[31]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i32_3_lut_4_lut.INIT = "0xf0e2";
    (* lut_function="(A (B (C (D))+!B (C))+!A (B (D)+!B (C)))" *) LUT4 i636_4_lut_4_lut (.A(n14), 
            .B(STATUS_SEND_c), .C(init), .D(waiting), .Z(n449));   /* synthesis lineinfo="@4(14[6],14[10])"*/
    defparam i636_4_lut_4_lut.INIT = "0xf430";
    (* lut_function="(A (C)+!A (B (C+!(D))+!B (C (D))))" *) LUT4 counter_31__I_36_i1_3_lut_4_lut (.A(init), 
            .B(\counter[0] ), .C(counter_31__N_183[0]), .D(n63), .Z(counter_31__N_84[0]));   /* synthesis lineinfo="@5(27[13],31[16])"*/
    defparam counter_31__I_36_i1_3_lut_4_lut.INIT = "0xf0e4";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=18, LSE_RLINE=24 *) FD1P3XZ aux_i0 (.D(aux_3__N_116[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(aux[0]));   /* synthesis lineinfo="@5(12[12],32[6])"*/
    defparam aux_i0.REGSET = "RESET";
    defparam aux_i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module timer
//

module timer (output TIME_OUT, input SERCLK_OUT_c, input GND_net, input TIMER_EN, 
            input VCC_net);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire n2018, clkCont_17__N_38, n821, n2301;
    wire [17:0]clkCont;   /* synthesis lineinfo="@6(12[12],12[19])"*/
    
    wire n823;
    wire [17:0]clkCont_17__N_41;
    
    wire n1378, n819, n2298, n809, n2283, n811, n12, n18, n17, 
        n19, n6, n817, n2295, n813, n2289, n815, n2229, n807;
    wire [17:0]clkCont_17__N_20;
    
    wire n2286, n2280, n2292, n2304, VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i0 (.D(clkCont_17__N_20[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[0]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i0.REGSET = "RESET";
    defparam clkCont_i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(clkCont[15]), .C0(GND_net), 
        .D0(n821), .CI0(n821), .A1(GND_net), .B1(clkCont[16]), .C1(GND_net), 
        .D1(n2301), .CI1(n2301), .CO0(n2301), .CO1(n823), .S0(clkCont_17__N_41[15]), 
        .S1(clkCont_17__N_41[16]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 EN_I_0_1_lut (.A(TIMER_EN), .Z(clkCont_17__N_38));   /* synthesis lineinfo="@6(19[13],19[16])"*/
    defparam EN_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)))" *) LUT4 i1052_3_lut (.A(clkCont[0]), .B(clkCont[13]), 
            .C(clkCont[12]), .Z(n1378));
    defparam i1052_3_lut.INIT = "0x8080";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(clkCont[13]), .C0(GND_net), 
        .D0(n819), .CI0(n819), .A1(GND_net), .B1(clkCont[14]), .C1(GND_net), 
        .D1(n2298), .CI1(n2298), .CO0(n2298), .CO1(n821), .S0(clkCont_17__N_41[13]), 
        .S1(clkCont_17__N_41[14]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(clkCont[3]), .C0(GND_net), .D0(n809), 
        .CI0(n809), .A1(GND_net), .B1(clkCont[4]), .C1(GND_net), .D1(n2283), 
        .CI1(n2283), .CO0(n2283), .CO1(n811), .S0(clkCont_17__N_41[3]), 
        .S1(clkCont_17__N_41[4]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(clkCont[15]), .B(clkCont[3]), 
            .Z(n12));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(clkCont[10]), .B(clkCont[14]), 
            .C(clkCont[17]), .D(TIME_OUT), .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i6_4_lut (.A(clkCont[2]), 
            .B(n12), .C(n1378), .D(clkCont[11]), .Z(n17));
    defparam i6_4_lut.INIT = "0xdfff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(clkCont[16]), .B(clkCont[5]), 
            .C(clkCont[6]), .D(clkCont[8]), .Z(n19));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut (.A(n19), .B(clkCont[4]), 
            .C(n17), .D(n18), .Z(n6));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i1_4_lut.INIT = "0x0004";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(clkCont[11]), .C0(GND_net), 
        .D0(n817), .CI0(n817), .A1(GND_net), .B1(clkCont[12]), .C1(GND_net), 
        .D1(n2295), .CI1(n2295), .CO0(n2295), .CO1(n819), .S0(clkCont_17__N_41[11]), 
        .S1(clkCont_17__N_41[12]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(clkCont[1]), .B(clkCont[7]), 
            .C(clkCont[9]), .D(n6), .Z(n2018));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i4_4_lut.INIT = "0x8000";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(clkCont[7]), .C0(GND_net), .D0(n813), 
        .CI0(n813), .A1(GND_net), .B1(clkCont[8]), .C1(GND_net), .D1(n2289), 
        .CI1(n2289), .CO0(n2289), .CO1(n815), .S0(clkCont_17__N_41[7]), 
        .S1(clkCont_17__N_41[8]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(clkCont[0]), .C1(VCC_net), .D1(n2229), .CI1(n2229), .CO0(n2229), 
        .CO1(n807), .S1(clkCont_17__N_41[0]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i17 (.D(clkCont_17__N_20[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[17]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i17.REGSET = "RESET";
    defparam clkCont_i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i16 (.D(clkCont_17__N_20[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[16]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i16.REGSET = "RESET";
    defparam clkCont_i16.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(clkCont[5]), .C0(GND_net), .D0(n811), 
        .CI0(n811), .A1(GND_net), .B1(clkCont[6]), .C1(GND_net), .D1(n2286), 
        .CI1(n2286), .CO0(n2286), .CO1(n813), .S0(clkCont_17__N_41[5]), 
        .S1(clkCont_17__N_41[6]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i15 (.D(clkCont_17__N_20[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[15]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i15.REGSET = "RESET";
    defparam clkCont_i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i14 (.D(clkCont_17__N_20[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[14]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i14.REGSET = "RESET";
    defparam clkCont_i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i13 (.D(clkCont_17__N_20[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[13]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i13.REGSET = "RESET";
    defparam clkCont_i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i12 (.D(clkCont_17__N_20[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[12]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i12.REGSET = "RESET";
    defparam clkCont_i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i11 (.D(clkCont_17__N_20[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[11]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i11.REGSET = "RESET";
    defparam clkCont_i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i10 (.D(clkCont_17__N_20[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[10]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i10.REGSET = "RESET";
    defparam clkCont_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i9 (.D(clkCont_17__N_20[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[9]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i9.REGSET = "RESET";
    defparam clkCont_i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i8 (.D(clkCont_17__N_20[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[8]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i8.REGSET = "RESET";
    defparam clkCont_i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i7 (.D(clkCont_17__N_20[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[7]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i7.REGSET = "RESET";
    defparam clkCont_i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i6 (.D(clkCont_17__N_20[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[6]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i6.REGSET = "RESET";
    defparam clkCont_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i5 (.D(clkCont_17__N_20[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[5]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i5.REGSET = "RESET";
    defparam clkCont_i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i4 (.D(clkCont_17__N_20[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[4]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i4.REGSET = "RESET";
    defparam clkCont_i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i3 (.D(clkCont_17__N_20[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[3]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i3.REGSET = "RESET";
    defparam clkCont_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i2 (.D(clkCont_17__N_20[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[2]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i2.REGSET = "RESET";
    defparam clkCont_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i1 (.D(clkCont_17__N_20[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(clkCont[1]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i1.REGSET = "RESET";
    defparam clkCont_i1.SRMODE = "ASYNC";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(clkCont[1]), .C0(GND_net), .D0(n807), 
        .CI0(n807), .A1(GND_net), .B1(clkCont[2]), .C1(GND_net), .D1(n2280), 
        .CI1(n2280), .CO0(n2280), .CO1(n809), .S0(clkCont_17__N_41[1]), 
        .S1(clkCont_17__N_41[2]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(clkCont[9]), .C0(GND_net), .D0(n815), 
        .CI0(n815), .A1(GND_net), .B1(clkCont[10]), .C1(GND_net), .D1(n2292), 
        .CI1(n2292), .CO0(n2292), .CO1(n817), .S0(clkCont_17__N_41[9]), 
        .S1(clkCont_17__N_41[10]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(clkCont[17]), .C0(GND_net), 
        .D0(n823), .CI0(n823), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2304), .CI1(n2304), .CO0(n2304), .S0(clkCont_17__N_41[17]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i447_2_lut (.A(clkCont_17__N_41[0]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[0]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i447_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i471_2_lut (.A(clkCont_17__N_41[17]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[17]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i471_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i470_2_lut (.A(clkCont_17__N_41[16]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[16]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i470_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i452_2_lut (.A(clkCont_17__N_41[15]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[15]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i452_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i451_2_lut (.A(clkCont_17__N_41[14]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[14]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i451_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i469_2_lut (.A(clkCont_17__N_41[13]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[13]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i469_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i455_2_lut (.A(clkCont_17__N_41[12]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[12]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i455_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i454_2_lut (.A(clkCont_17__N_41[11]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[11]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i454_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i453_2_lut (.A(clkCont_17__N_41[10]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[10]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i453_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i463_2_lut (.A(clkCont_17__N_41[9]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[9]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i463_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i443_2_lut (.A(clkCont_17__N_41[8]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[8]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i443_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i445_2_lut (.A(clkCont_17__N_41[7]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[7]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i445_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i464_2_lut (.A(clkCont_17__N_41[6]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[6]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i464_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i456_2_lut (.A(clkCont_17__N_41[5]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[5]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i456_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i465_2_lut (.A(clkCont_17__N_41[4]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[4]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i465_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i474_2_lut (.A(clkCont_17__N_41[3]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[3]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i474_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i444_2_lut (.A(clkCont_17__N_41[2]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[2]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i444_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i466_2_lut (.A(clkCont_17__N_41[1]), 
            .B(TIME_OUT), .Z(clkCont_17__N_20[1]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i466_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ state (.D(n2018), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_38), 
            .Q(TIME_OUT));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam state.REGSET = "RESET";
    defparam state.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule
