
nut_stm32f439vgt6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f3c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  080080e8  080080e8  000090e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008980  08008980  0000a014  2**0
                  CONTENTS
  4 .ARM          00000008  08008980  08008980  00009980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008988  08008988  0000a014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008988  08008988  00009988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800898c  0800898c  0000998c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08008990  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a014  2**0
                  CONTENTS
 10 .bss          00002590  20000014  20000014  0000a014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200025a4  200025a4  0000a014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010eea  00000000  00000000  0000a044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002548  00000000  00000000  0001af2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee8  00000000  00000000  0001d478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd1  00000000  00000000  0001e360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000257ad  00000000  00000000  0001ef31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014320  00000000  00000000  000446de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df69d  00000000  00000000  000589fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013809b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ed8  00000000  00000000  001380e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0013bfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000014 	.word	0x20000014
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080080d0 	.word	0x080080d0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000018 	.word	0x20000018
 80001e8:	080080d0 	.word	0x080080d0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a11      	ldr	r2, [pc, #68]	@ (8000530 <HAL_UART_RxCpltCallback+0x54>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d11b      	bne.n	8000526 <HAL_UART_RxCpltCallback+0x4a>
		if (flag_cmd_payload == 0) { // command phase
 80004ee:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <HAL_UART_RxCpltCallback+0x58>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d114      	bne.n	8000520 <HAL_UART_RxCpltCallback+0x44>
			payload_len = (rx_buffer[6] << 8) + rx_buffer[7]; // compute payload length
 80004f6:	4b10      	ldr	r3, [pc, #64]	@ (8000538 <HAL_UART_RxCpltCallback+0x5c>)
 80004f8:	799b      	ldrb	r3, [r3, #6]
 80004fa:	021b      	lsls	r3, r3, #8
 80004fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000538 <HAL_UART_RxCpltCallback+0x5c>)
 80004fe:	79d2      	ldrb	r2, [r2, #7]
 8000500:	4413      	add	r3, r2
 8000502:	461a      	mov	r2, r3
 8000504:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <HAL_UART_RxCpltCallback+0x60>)
 8000506:	601a      	str	r2, [r3, #0]
			flag_cmd_payload = 1; // wait for payload
 8000508:	4b0a      	ldr	r3, [pc, #40]	@ (8000534 <HAL_UART_RxCpltCallback+0x58>)
 800050a:	2201      	movs	r2, #1
 800050c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart1, rx_buffer + CMD_LEN, payload_len); // receive payload
 800050e:	490c      	ldr	r1, [pc, #48]	@ (8000540 <HAL_UART_RxCpltCallback+0x64>)
 8000510:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <HAL_UART_RxCpltCallback+0x60>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	b29b      	uxth	r3, r3
 8000516:	461a      	mov	r2, r3
 8000518:	480a      	ldr	r0, [pc, #40]	@ (8000544 <HAL_UART_RxCpltCallback+0x68>)
 800051a:	f004 fdd4 	bl	80050c6 <HAL_UART_Receive_IT>
//			HAL_UART_Receive_IT(&huart1, rx_buffer + CMD_LEN, CMD_LEN); // receive payload
		} else { // payload phase
			flag_uart = 1;
		}
	}
}
 800051e:	e002      	b.n	8000526 <HAL_UART_RxCpltCallback+0x4a>
			flag_uart = 1;
 8000520:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <HAL_UART_RxCpltCallback+0x6c>)
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40011000 	.word	0x40011000
 8000534:	20000150 	.word	0x20000150
 8000538:	20000158 	.word	0x20000158
 800053c:	20000154 	.word	0x20000154
 8000540:	20000160 	.word	0x20000160
 8000544:	20000104 	.word	0x20000104
 8000548:	2000014c 	.word	0x2000014c

0800054c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a05      	ldr	r2, [pc, #20]	@ (8000570 <HAL_SPI_TxCpltCallback+0x24>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d104      	bne.n	8000568 <HAL_SPI_TxCpltCallback+0x1c>
		HAL_SPI_Receive_IT(&hspi1, rx_buffer, CMD_LEN);
 800055e:	2208      	movs	r2, #8
 8000560:	4904      	ldr	r1, [pc, #16]	@ (8000574 <HAL_SPI_TxCpltCallback+0x28>)
 8000562:	4805      	ldr	r0, [pc, #20]	@ (8000578 <HAL_SPI_TxCpltCallback+0x2c>)
 8000564:	f003 fef6 	bl	8004354 <HAL_SPI_Receive_IT>
	}
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40013000 	.word	0x40013000
 8000574:	20000158 	.word	0x20000158
 8000578:	200000ac 	.word	0x200000ac

0800057c <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a11      	ldr	r2, [pc, #68]	@ (80005d0 <HAL_SPI_RxCpltCallback+0x54>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d11b      	bne.n	80005c6 <HAL_SPI_RxCpltCallback+0x4a>
		if (flag_cmd_payload == 0) { // command phase
 800058e:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <HAL_SPI_RxCpltCallback+0x58>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d114      	bne.n	80005c0 <HAL_SPI_RxCpltCallback+0x44>
			payload_len = (rx_buffer[6] << 8) + rx_buffer[7]; // compute payload length
 8000596:	4b10      	ldr	r3, [pc, #64]	@ (80005d8 <HAL_SPI_RxCpltCallback+0x5c>)
 8000598:	799b      	ldrb	r3, [r3, #6]
 800059a:	021b      	lsls	r3, r3, #8
 800059c:	4a0e      	ldr	r2, [pc, #56]	@ (80005d8 <HAL_SPI_RxCpltCallback+0x5c>)
 800059e:	79d2      	ldrb	r2, [r2, #7]
 80005a0:	4413      	add	r3, r2
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <HAL_SPI_RxCpltCallback+0x60>)
 80005a6:	601a      	str	r2, [r3, #0]
			flag_cmd_payload = 1; // wait for payload
 80005a8:	4b0a      	ldr	r3, [pc, #40]	@ (80005d4 <HAL_SPI_RxCpltCallback+0x58>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Receive_IT(&hspi1, rx_buffer + CMD_LEN, payload_len);
 80005ae:	490c      	ldr	r1, [pc, #48]	@ (80005e0 <HAL_SPI_RxCpltCallback+0x64>)
 80005b0:	4b0a      	ldr	r3, [pc, #40]	@ (80005dc <HAL_SPI_RxCpltCallback+0x60>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	461a      	mov	r2, r3
 80005b8:	480a      	ldr	r0, [pc, #40]	@ (80005e4 <HAL_SPI_RxCpltCallback+0x68>)
 80005ba:	f003 fecb 	bl	8004354 <HAL_SPI_Receive_IT>
		} else { // payload phase
			flag_spi = 1;

		}
	}
}
 80005be:	e002      	b.n	80005c6 <HAL_SPI_RxCpltCallback+0x4a>
			flag_spi = 1;
 80005c0:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_SPI_RxCpltCallback+0x6c>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40013000 	.word	0x40013000
 80005d4:	20000150 	.word	0x20000150
 80005d8:	20000158 	.word	0x20000158
 80005dc:	20000154 	.word	0x20000154
 80005e0:	20000160 	.word	0x20000160
 80005e4:	200000ac 	.word	0x200000ac
 80005e8:	2000014d 	.word	0x2000014d

080005ec <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
		;
	}

}
 80005f4:	bf00      	nop
 80005f6:	370c      	adds	r7, #12
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr

08000600 <HAL_I2C_SlaveRxCpltCallback>:
//        HAL_I2C_Slave_Transmit_IT(&hi2c1, txBuffer, TX_BUFFER_SIZE);
//    }
//}

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
//    for (uint8_t i = 0; i < RX_BUFFER_SIZE; i++)
//    {
//        // Â§ÑÁêÜÊé•Êî∂Âà∞ÁöÑÊï∞ÊçÆ
//        // ‰æãÂ¶ÇÔºöÂ∞ÜÊï∞ÊçÆÂ≠òÂÇ®Âà∞Êüê‰∏™ÂèòÈáèÊàñÊâßË°åÊüê‰∫õÊìç‰Ωú
//    }
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
    // Â§ÑÁêÜÂèëÔøΩ?ÔøΩÂÆåÔø??????
}
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062c:	f000 fd87 	bl	800113e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000630:	f000 f8c6 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000634:	f000 f9f4 	bl	8000a20 <MX_GPIO_Init>
  MX_CAN2_Init();
 8000638:	f000 f922 	bl	8000880 <MX_CAN2_Init>
  MX_I2C2_Init();
 800063c:	f000 f954 	bl	80008e8 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000640:	f000 f992 	bl	8000968 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000644:	f000 f9c2 	bl	80009cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  flag_uart = 0;
 8000648:	4b4d      	ldr	r3, [pc, #308]	@ (8000780 <main+0x158>)
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
  	flag_spi = 0;
 800064e:	4b4d      	ldr	r3, [pc, #308]	@ (8000784 <main+0x15c>)
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
  	flag_i2c = 0;
 8000654:	4b4c      	ldr	r3, [pc, #304]	@ (8000788 <main+0x160>)
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
  	flag_can = 0;
 800065a:	4b4c      	ldr	r3, [pc, #304]	@ (800078c <main+0x164>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
  	flag_cmd_payload = 0;
 8000660:	4b4b      	ldr	r3, [pc, #300]	@ (8000790 <main+0x168>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]

  	HAL_UART_Receive_IT(&huart1, rx_buffer, CMD_LEN);
 8000666:	2208      	movs	r2, #8
 8000668:	494a      	ldr	r1, [pc, #296]	@ (8000794 <main+0x16c>)
 800066a:	484b      	ldr	r0, [pc, #300]	@ (8000798 <main+0x170>)
 800066c:	f004 fd2b 	bl	80050c6 <HAL_UART_Receive_IT>
  	HAL_SPI_Receive_IT(&hspi1, rx_buffer, CMD_LEN);
 8000670:	2208      	movs	r2, #8
 8000672:	4948      	ldr	r1, [pc, #288]	@ (8000794 <main+0x16c>)
 8000674:	4849      	ldr	r0, [pc, #292]	@ (800079c <main+0x174>)
 8000676:	f003 fe6d 	bl	8004354 <HAL_SPI_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	mbedtls_aes_init(&aes_ctx);
 800067a:	4849      	ldr	r0, [pc, #292]	@ (80007a0 <main+0x178>)
 800067c:	f005 feea 	bl	8006454 <mbedtls_aes_init>
	mbedtls_des_init(&des_ctx);
 8000680:	4848      	ldr	r0, [pc, #288]	@ (80007a4 <main+0x17c>)
 8000682:	f007 f8b8 	bl	80077f6 <mbedtls_des_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag_uart || flag_spi || flag_i2c || flag_can) {
 8000686:	4b3e      	ldr	r3, [pc, #248]	@ (8000780 <main+0x158>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10b      	bne.n	80006a6 <main+0x7e>
 800068e:	4b3d      	ldr	r3, [pc, #244]	@ (8000784 <main+0x15c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d107      	bne.n	80006a6 <main+0x7e>
 8000696:	4b3c      	ldr	r3, [pc, #240]	@ (8000788 <main+0x160>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d103      	bne.n	80006a6 <main+0x7e>
 800069e:	4b3b      	ldr	r3, [pc, #236]	@ (800078c <main+0x164>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0ef      	beq.n	8000686 <main+0x5e>
	  			SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80006a6:	4b40      	ldr	r3, [pc, #256]	@ (80007a8 <main+0x180>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a3f      	ldr	r2, [pc, #252]	@ (80007a8 <main+0x180>)
 80006ac:	f023 0302 	bic.w	r3, r3, #2
 80006b0:	6013      	str	r3, [r2, #0]

	  			LED_ON;
 80006b2:	2200      	movs	r2, #0
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	483d      	ldr	r0, [pc, #244]	@ (80007ac <main+0x184>)
 80006b8:	f001 f9f8 	bl	8001aac <HAL_GPIO_WritePin>
	  			USER_IO_SET;
 80006bc:	2201      	movs	r2, #1
 80006be:	2104      	movs	r1, #4
 80006c0:	483b      	ldr	r0, [pc, #236]	@ (80007b0 <main+0x188>)
 80006c2:	f001 f9f3 	bl	8001aac <HAL_GPIO_WritePin>

	  			process_cmd();
 80006c6:	f000 fa35 	bl	8000b34 <process_cmd>

	  			USER_IO_CLR;
 80006ca:	2200      	movs	r2, #0
 80006cc:	2104      	movs	r1, #4
 80006ce:	4838      	ldr	r0, [pc, #224]	@ (80007b0 <main+0x188>)
 80006d0:	f001 f9ec 	bl	8001aac <HAL_GPIO_WritePin>
	  			LED_OFF;
 80006d4:	2201      	movs	r2, #1
 80006d6:	2180      	movs	r1, #128	@ 0x80
 80006d8:	4834      	ldr	r0, [pc, #208]	@ (80007ac <main+0x184>)
 80006da:	f001 f9e7 	bl	8001aac <HAL_GPIO_WritePin>
	  			SysTick->CTRL &= SysTick_CTRL_TICKINT_Msk;
 80006de:	4b32      	ldr	r3, [pc, #200]	@ (80007a8 <main+0x180>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a31      	ldr	r2, [pc, #196]	@ (80007a8 <main+0x180>)
 80006e4:	f003 0302 	and.w	r3, r3, #2
 80006e8:	6013      	str	r3, [r2, #0]

	  			tx_buffer[0] = (status & 0xff00) >> 8;
 80006ea:	4b32      	ldr	r3, [pc, #200]	@ (80007b4 <main+0x18c>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	0a1b      	lsrs	r3, r3, #8
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	4b30      	ldr	r3, [pc, #192]	@ (80007b8 <main+0x190>)
 80006f6:	701a      	strb	r2, [r3, #0]
	  			tx_buffer[1] = status & 0xff;
 80006f8:	4b2e      	ldr	r3, [pc, #184]	@ (80007b4 <main+0x18c>)
 80006fa:	881b      	ldrh	r3, [r3, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4b2e      	ldr	r3, [pc, #184]	@ (80007b8 <main+0x190>)
 8000700:	705a      	strb	r2, [r3, #1]
	  			tx_buffer[2] = 0;
 8000702:	4b2d      	ldr	r3, [pc, #180]	@ (80007b8 <main+0x190>)
 8000704:	2200      	movs	r2, #0
 8000706:	709a      	strb	r2, [r3, #2]
	  			tx_buffer[3] = 0;
 8000708:	4b2b      	ldr	r3, [pc, #172]	@ (80007b8 <main+0x190>)
 800070a:	2200      	movs	r2, #0
 800070c:	70da      	strb	r2, [r3, #3]
	  			tx_buffer[4] = (payload_len & 0xff00) >> 8;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <main+0x194>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	0a1b      	lsrs	r3, r3, #8
 8000714:	b2da      	uxtb	r2, r3
 8000716:	4b28      	ldr	r3, [pc, #160]	@ (80007b8 <main+0x190>)
 8000718:	711a      	strb	r2, [r3, #4]
	  			tx_buffer[5] = payload_len & 0xff;
 800071a:	4b28      	ldr	r3, [pc, #160]	@ (80007bc <main+0x194>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	b2da      	uxtb	r2, r3
 8000720:	4b25      	ldr	r3, [pc, #148]	@ (80007b8 <main+0x190>)
 8000722:	715a      	strb	r2, [r3, #5]

	  			flag_cmd_payload = 0;
 8000724:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <main+0x168>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
	  			if (flag_uart) {
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <main+0x158>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d013      	beq.n	800075a <main+0x132>
	  				HAL_UART_Transmit(&huart1, tx_buffer, 6 + payload_len, 0xffff);
 8000732:	4b22      	ldr	r3, [pc, #136]	@ (80007bc <main+0x194>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	b29b      	uxth	r3, r3
 8000738:	3306      	adds	r3, #6
 800073a:	b29a      	uxth	r2, r3
 800073c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000740:	491d      	ldr	r1, [pc, #116]	@ (80007b8 <main+0x190>)
 8000742:	4815      	ldr	r0, [pc, #84]	@ (8000798 <main+0x170>)
 8000744:	f004 fc34 	bl	8004fb0 <HAL_UART_Transmit>
	  				flag_uart = 0;
 8000748:	4b0d      	ldr	r3, [pc, #52]	@ (8000780 <main+0x158>)
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
	  				HAL_UART_Receive_IT(&huart1, rx_buffer, CMD_LEN);
 800074e:	2208      	movs	r2, #8
 8000750:	4910      	ldr	r1, [pc, #64]	@ (8000794 <main+0x16c>)
 8000752:	4811      	ldr	r0, [pc, #68]	@ (8000798 <main+0x170>)
 8000754:	f004 fcb7 	bl	80050c6 <HAL_UART_Receive_IT>
 8000758:	e795      	b.n	8000686 <main+0x5e>
	  			} else if (flag_spi) {
 800075a:	4b0a      	ldr	r3, [pc, #40]	@ (8000784 <main+0x15c>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d091      	beq.n	8000686 <main+0x5e>
	  //				HAL_SPI_Transmit(&hspi1, tx_buffer, 6 + payload_len, HAL_MAX_DELAY);
	  				HAL_SPI_Transmit_IT(&hspi1, tx_buffer, 6 + payload_len);
 8000762:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <main+0x194>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	b29b      	uxth	r3, r3
 8000768:	3306      	adds	r3, #6
 800076a:	b29b      	uxth	r3, r3
 800076c:	461a      	mov	r2, r3
 800076e:	4912      	ldr	r1, [pc, #72]	@ (80007b8 <main+0x190>)
 8000770:	480a      	ldr	r0, [pc, #40]	@ (800079c <main+0x174>)
 8000772:	f003 fd6b 	bl	800424c <HAL_SPI_Transmit_IT>
	  				flag_spi = 0;
 8000776:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <main+0x15c>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
	  if (flag_uart || flag_spi || flag_i2c || flag_can) {
 800077c:	e783      	b.n	8000686 <main+0x5e>
 800077e:	bf00      	nop
 8000780:	2000014c 	.word	0x2000014c
 8000784:	2000014d 	.word	0x2000014d
 8000788:	2000014e 	.word	0x2000014e
 800078c:	2000014f 	.word	0x2000014f
 8000790:	20000150 	.word	0x20000150
 8000794:	20000158 	.word	0x20000158
 8000798:	20000104 	.word	0x20000104
 800079c:	200000ac 	.word	0x200000ac
 80007a0:	200001dc 	.word	0x200001dc
 80007a4:	200002f4 	.word	0x200002f4
 80007a8:	e000e010 	.word	0xe000e010
 80007ac:	40020400 	.word	0x40020400
 80007b0:	40020000 	.word	0x40020000
 80007b4:	200001d8 	.word	0x200001d8
 80007b8:	20000198 	.word	0x20000198
 80007bc:	20000154 	.word	0x20000154

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b094      	sub	sp, #80	@ 0x50
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	2230      	movs	r2, #48	@ 0x30
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f007 fc52 	bl	8008078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e4:	2300      	movs	r3, #0
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	4b23      	ldr	r3, [pc, #140]	@ (8000878 <SystemClock_Config+0xb8>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	4a22      	ldr	r2, [pc, #136]	@ (8000878 <SystemClock_Config+0xb8>)
 80007ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f4:	4b20      	ldr	r3, [pc, #128]	@ (8000878 <SystemClock_Config+0xb8>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4b1d      	ldr	r3, [pc, #116]	@ (800087c <SystemClock_Config+0xbc>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800080c:	4a1b      	ldr	r2, [pc, #108]	@ (800087c <SystemClock_Config+0xbc>)
 800080e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000812:	6013      	str	r3, [r2, #0]
 8000814:	4b19      	ldr	r3, [pc, #100]	@ (800087c <SystemClock_Config+0xbc>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000820:	2302      	movs	r3, #2
 8000822:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000824:	2301      	movs	r3, #1
 8000826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000828:	2310      	movs	r3, #16
 800082a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800082c:	2300      	movs	r3, #0
 800082e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000830:	f107 0320 	add.w	r3, r7, #32
 8000834:	4618      	mov	r0, r3
 8000836:	f002 ffe7 	bl	8003808 <HAL_RCC_OscConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000840:	f000 fa6e 	bl	8000d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000844:	230f      	movs	r3, #15
 8000846:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000848:	2300      	movs	r3, #0
 800084a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800084c:	2380      	movs	r3, #128	@ 0x80
 800084e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000858:	f107 030c 	add.w	r3, r7, #12
 800085c:	2100      	movs	r1, #0
 800085e:	4618      	mov	r0, r3
 8000860:	f003 fa4a 	bl	8003cf8 <HAL_RCC_ClockConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800086a:	f000 fa59 	bl	8000d20 <Error_Handler>
  }
}
 800086e:	bf00      	nop
 8000870:	3750      	adds	r7, #80	@ 0x50
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800
 800087c:	40007000 	.word	0x40007000

08000880 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000884:	4b16      	ldr	r3, [pc, #88]	@ (80008e0 <MX_CAN2_Init+0x60>)
 8000886:	4a17      	ldr	r2, [pc, #92]	@ (80008e4 <MX_CAN2_Init+0x64>)
 8000888:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 800088a:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <MX_CAN2_Init+0x60>)
 800088c:	2210      	movs	r2, #16
 800088e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000890:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <MX_CAN2_Init+0x60>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000896:	4b12      	ldr	r3, [pc, #72]	@ (80008e0 <MX_CAN2_Init+0x60>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_CAN2_Init+0x60>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80008a2:	4b0f      	ldr	r3, [pc, #60]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80008a8:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80008ae:	4b0c      	ldr	r3, [pc, #48]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80008b4:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80008ba:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008bc:	2200      	movs	r2, #0
 80008be:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80008c0:	4b07      	ldr	r3, [pc, #28]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80008c6:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80008cc:	4804      	ldr	r0, [pc, #16]	@ (80008e0 <MX_CAN2_Init+0x60>)
 80008ce:	f000 fc93 	bl	80011f8 <HAL_CAN_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 80008d8:	f000 fa22 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000030 	.word	0x20000030
 80008e4:	40006800 	.word	0x40006800

080008e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008ec:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <MX_I2C2_Init+0x74>)
 80008ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000960 <MX_I2C2_Init+0x78>)
 80008f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80008f2:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_I2C2_Init+0x74>)
 80008f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000964 <MX_I2C2_Init+0x7c>)
 80008f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008f8:	4b18      	ldr	r3, [pc, #96]	@ (800095c <MX_I2C2_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80008fe:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_I2C2_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000904:	4b15      	ldr	r3, [pc, #84]	@ (800095c <MX_I2C2_Init+0x74>)
 8000906:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800090a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090c:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_I2C2_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000912:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_I2C2_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000918:	4b10      	ldr	r3, [pc, #64]	@ (800095c <MX_I2C2_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_I2C2_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <MX_I2C2_Init+0x74>)
 8000926:	f001 f8db 	bl	8001ae0 <HAL_I2C_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000930:	f000 f9f6 	bl	8000d20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000934:	2100      	movs	r1, #0
 8000936:	4809      	ldr	r0, [pc, #36]	@ (800095c <MX_I2C2_Init+0x74>)
 8000938:	f002 feeb 	bl	8003712 <HAL_I2CEx_ConfigAnalogFilter>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000942:	f000 f9ed 	bl	8000d20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000946:	2100      	movs	r1, #0
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <MX_I2C2_Init+0x74>)
 800094a:	f002 ff1e 	bl	800378a <HAL_I2CEx_ConfigDigitalFilter>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000954:	f000 f9e4 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000058 	.word	0x20000058
 8000960:	40005800 	.word	0x40005800
 8000964:	000186a0 	.word	0x000186a0

08000968 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800096c:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 800096e:	4a16      	ldr	r2, [pc, #88]	@ (80009c8 <MX_SPI1_Init+0x60>)
 8000970:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 8000974:	2200      	movs	r2, #0
 8000976:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000978:	4b12      	ldr	r3, [pc, #72]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800097e:	4b11      	ldr	r3, [pc, #68]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000984:	4b0f      	ldr	r3, [pc, #60]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800098a:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 800098c:	2200      	movs	r2, #0
 800098e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000990:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 8000992:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000996:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000998:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 800099a:	2200      	movs	r2, #0
 800099c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800099e:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009a4:	4b07      	ldr	r3, [pc, #28]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009aa:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 80009ac:	220a      	movs	r2, #10
 80009ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_SPI1_Init+0x5c>)
 80009b2:	f003 fbc1 	bl	8004138 <HAL_SPI_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 80009bc:	f000 f9b0 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200000ac 	.word	0x200000ac
 80009c8:	40013000 	.word	0x40013000

080009cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d2:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <MX_USART1_UART_Init+0x50>)
 80009d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f2:	220c      	movs	r2, #12
 80009f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_USART1_UART_Init+0x4c>)
 8000a04:	f004 fa84 	bl	8004f10 <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a0e:	f000 f987 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000104 	.word	0x20000104
 8000a1c:	40011000 	.word	0x40011000

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	613b      	str	r3, [r7, #16]
 8000a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a39      	ldr	r2, [pc, #228]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a46:	4b37      	ldr	r3, [pc, #220]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	4b33      	ldr	r3, [pc, #204]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	4a32      	ldr	r2, [pc, #200]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a62:	4b30      	ldr	r3, [pc, #192]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	4b2c      	ldr	r3, [pc, #176]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a2b      	ldr	r2, [pc, #172]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a78:	f043 0302 	orr.w	r3, r3, #2
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b29      	ldr	r3, [pc, #164]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b25      	ldr	r3, [pc, #148]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a24      	ldr	r2, [pc, #144]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a94:	f043 0308 	orr.w	r3, r3, #8
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b22      	ldr	r3, [pc, #136]	@ (8000b24 <MX_GPIO_Init+0x104>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0308 	and.w	r3, r3, #8
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	481f      	ldr	r0, [pc, #124]	@ (8000b28 <MX_GPIO_Init+0x108>)
 8000aac:	f000 fffe 	bl	8001aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000ab6:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <MX_GPIO_Init+0x10c>)
 8000ab8:	f000 fff8 	bl	8001aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2180      	movs	r1, #128	@ 0x80
 8000ac0:	481b      	ldr	r0, [pc, #108]	@ (8000b30 <MX_GPIO_Init+0x110>)
 8000ac2:	f000 fff3 	bl	8001aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	4812      	ldr	r0, [pc, #72]	@ (8000b28 <MX_GPIO_Init+0x108>)
 8000ade:	f000 fe39 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ae2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	480c      	ldr	r0, [pc, #48]	@ (8000b2c <MX_GPIO_Init+0x10c>)
 8000afc:	f000 fe2a 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b00:	2380      	movs	r3, #128	@ 0x80
 8000b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4619      	mov	r1, r3
 8000b16:	4806      	ldr	r0, [pc, #24]	@ (8000b30 <MX_GPIO_Init+0x110>)
 8000b18:	f000 fe1c 	bl	8001754 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b1c:	bf00      	nop
 8000b1e:	3728      	adds	r7, #40	@ 0x28
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020000 	.word	0x40020000
 8000b2c:	40020c00 	.word	0x40020c00
 8000b30:	40020400 	.word	0x40020400

08000b34 <process_cmd>:

/* USER CODE BEGIN 4 */
void process_cmd() {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	if (rx_buffer[0] == 0x01 && rx_buffer[1] == 0x00) { // Set AES encrypt Key
 8000b38:	4b70      	ldr	r3, [pc, #448]	@ (8000cfc <process_cmd+0x1c8>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d111      	bne.n	8000b64 <process_cmd+0x30>
 8000b40:	4b6e      	ldr	r3, [pc, #440]	@ (8000cfc <process_cmd+0x1c8>)
 8000b42:	785b      	ldrb	r3, [r3, #1]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d10d      	bne.n	8000b64 <process_cmd+0x30>
		mbedtls_aes_setkey_enc(&aes_ctx, rx_buffer + CMD_LEN, key_length);
 8000b48:	496d      	ldr	r1, [pc, #436]	@ (8000d00 <process_cmd+0x1cc>)
 8000b4a:	4b6e      	ldr	r3, [pc, #440]	@ (8000d04 <process_cmd+0x1d0>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	486d      	ldr	r0, [pc, #436]	@ (8000d08 <process_cmd+0x1d4>)
 8000b52:	f005 fc9f 	bl	8006494 <mbedtls_aes_setkey_enc>
		status = 0;
 8000b56:	4b6d      	ldr	r3, [pc, #436]	@ (8000d0c <process_cmd+0x1d8>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	801a      	strh	r2, [r3, #0]
		payload_len = 0;
 8000b5c:	4b6c      	ldr	r3, [pc, #432]	@ (8000d10 <process_cmd+0x1dc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	e0c8      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x01 && rx_buffer[1] == 0x01) { // Set AES decrypt Key
 8000b64:	4b65      	ldr	r3, [pc, #404]	@ (8000cfc <process_cmd+0x1c8>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d111      	bne.n	8000b90 <process_cmd+0x5c>
 8000b6c:	4b63      	ldr	r3, [pc, #396]	@ (8000cfc <process_cmd+0x1c8>)
 8000b6e:	785b      	ldrb	r3, [r3, #1]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d10d      	bne.n	8000b90 <process_cmd+0x5c>
		mbedtls_aes_setkey_dec(&aes_ctx, rx_buffer + CMD_LEN, key_length);
 8000b74:	4962      	ldr	r1, [pc, #392]	@ (8000d00 <process_cmd+0x1cc>)
 8000b76:	4b63      	ldr	r3, [pc, #396]	@ (8000d04 <process_cmd+0x1d0>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	4862      	ldr	r0, [pc, #392]	@ (8000d08 <process_cmd+0x1d4>)
 8000b7e:	f005 fe7d 	bl	800687c <mbedtls_aes_setkey_dec>
		status = 0;
 8000b82:	4b62      	ldr	r3, [pc, #392]	@ (8000d0c <process_cmd+0x1d8>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	801a      	strh	r2, [r3, #0]
		payload_len = 0;
 8000b88:	4b61      	ldr	r3, [pc, #388]	@ (8000d10 <process_cmd+0x1dc>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	e0b2      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x01 && rx_buffer[1] == 0x02) { // AES Encryption
 8000b90:	4b5a      	ldr	r3, [pc, #360]	@ (8000cfc <process_cmd+0x1c8>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d11c      	bne.n	8000bd2 <process_cmd+0x9e>
 8000b98:	4b58      	ldr	r3, [pc, #352]	@ (8000cfc <process_cmd+0x1c8>)
 8000b9a:	785b      	ldrb	r3, [r3, #1]
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d118      	bne.n	8000bd2 <process_cmd+0x9e>
		NUT_IO1_SET;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ba6:	485b      	ldr	r0, [pc, #364]	@ (8000d14 <process_cmd+0x1e0>)
 8000ba8:	f000 ff80 	bl	8001aac <HAL_GPIO_WritePin>
		mbedtls_aes_crypt_ecb(&aes_ctx, MBEDTLS_AES_ENCRYPT,
 8000bac:	4a54      	ldr	r2, [pc, #336]	@ (8000d00 <process_cmd+0x1cc>)
 8000bae:	4b5a      	ldr	r3, [pc, #360]	@ (8000d18 <process_cmd+0x1e4>)
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	4855      	ldr	r0, [pc, #340]	@ (8000d08 <process_cmd+0x1d4>)
 8000bb4:	f006 fe04 	bl	80077c0 <mbedtls_aes_crypt_ecb>
				rx_buffer + CMD_LEN, tx_buffer + STA_LEN);
		NUT_IO1_CLR;
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bbe:	4855      	ldr	r0, [pc, #340]	@ (8000d14 <process_cmd+0x1e0>)
 8000bc0:	f000 ff74 	bl	8001aac <HAL_GPIO_WritePin>
		status = 0;
 8000bc4:	4b51      	ldr	r3, [pc, #324]	@ (8000d0c <process_cmd+0x1d8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	801a      	strh	r2, [r3, #0]
		payload_len = 16;
 8000bca:	4b51      	ldr	r3, [pc, #324]	@ (8000d10 <process_cmd+0x1dc>)
 8000bcc:	2210      	movs	r2, #16
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	e091      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x01 && rx_buffer[1] == 0x03) { // AES Decryption
 8000bd2:	4b4a      	ldr	r3, [pc, #296]	@ (8000cfc <process_cmd+0x1c8>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d11c      	bne.n	8000c14 <process_cmd+0xe0>
 8000bda:	4b48      	ldr	r3, [pc, #288]	@ (8000cfc <process_cmd+0x1c8>)
 8000bdc:	785b      	ldrb	r3, [r3, #1]
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d118      	bne.n	8000c14 <process_cmd+0xe0>
		NUT_IO1_SET;
 8000be2:	2201      	movs	r2, #1
 8000be4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000be8:	484a      	ldr	r0, [pc, #296]	@ (8000d14 <process_cmd+0x1e0>)
 8000bea:	f000 ff5f 	bl	8001aac <HAL_GPIO_WritePin>
		mbedtls_aes_crypt_ecb(&aes_ctx, MBEDTLS_AES_DECRYPT,
 8000bee:	4a44      	ldr	r2, [pc, #272]	@ (8000d00 <process_cmd+0x1cc>)
 8000bf0:	4b49      	ldr	r3, [pc, #292]	@ (8000d18 <process_cmd+0x1e4>)
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4844      	ldr	r0, [pc, #272]	@ (8000d08 <process_cmd+0x1d4>)
 8000bf6:	f006 fde3 	bl	80077c0 <mbedtls_aes_crypt_ecb>
				rx_buffer + CMD_LEN, tx_buffer + STA_LEN);
		NUT_IO1_CLR;
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c00:	4844      	ldr	r0, [pc, #272]	@ (8000d14 <process_cmd+0x1e0>)
 8000c02:	f000 ff53 	bl	8001aac <HAL_GPIO_WritePin>
		status = 0;
 8000c06:	4b41      	ldr	r3, [pc, #260]	@ (8000d0c <process_cmd+0x1d8>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	801a      	strh	r2, [r3, #0]
		payload_len = 16;
 8000c0c:	4b40      	ldr	r3, [pc, #256]	@ (8000d10 <process_cmd+0x1dc>)
 8000c0e:	2210      	movs	r2, #16
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	e070      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x02 && rx_buffer[1] == 0x00) { // Set DES encryption key
 8000c14:	4b39      	ldr	r3, [pc, #228]	@ (8000cfc <process_cmd+0x1c8>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d10f      	bne.n	8000c3c <process_cmd+0x108>
 8000c1c:	4b37      	ldr	r3, [pc, #220]	@ (8000cfc <process_cmd+0x1c8>)
 8000c1e:	785b      	ldrb	r3, [r3, #1]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d10b      	bne.n	8000c3c <process_cmd+0x108>
		mbedtls_des_setkey_enc(&des_ctx, rx_buffer + CMD_LEN);
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <process_cmd+0x1cc>)
 8000c26:	4619      	mov	r1, r3
 8000c28:	483c      	ldr	r0, [pc, #240]	@ (8000d1c <process_cmd+0x1e8>)
 8000c2a:	f006 ffed 	bl	8007c08 <mbedtls_des_setkey_enc>
		status = 0;
 8000c2e:	4b37      	ldr	r3, [pc, #220]	@ (8000d0c <process_cmd+0x1d8>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	801a      	strh	r2, [r3, #0]
		payload_len = 0;
 8000c34:	4b36      	ldr	r3, [pc, #216]	@ (8000d10 <process_cmd+0x1dc>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	e05c      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x02 && rx_buffer[1] == 0x01) { // Set DES decryption key
 8000c3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000cfc <process_cmd+0x1c8>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d10f      	bne.n	8000c64 <process_cmd+0x130>
 8000c44:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <process_cmd+0x1c8>)
 8000c46:	785b      	ldrb	r3, [r3, #1]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d10b      	bne.n	8000c64 <process_cmd+0x130>
		mbedtls_des_setkey_dec(&des_ctx, rx_buffer + CMD_LEN);
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <process_cmd+0x1cc>)
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4832      	ldr	r0, [pc, #200]	@ (8000d1c <process_cmd+0x1e8>)
 8000c52:	f006 ffe8 	bl	8007c26 <mbedtls_des_setkey_dec>
		status = 0;
 8000c56:	4b2d      	ldr	r3, [pc, #180]	@ (8000d0c <process_cmd+0x1d8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	801a      	strh	r2, [r3, #0]
		payload_len = 0;
 8000c5c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d10 <process_cmd+0x1dc>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	e048      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x02 && rx_buffer[1] == 0x02) { // DES Encryption
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <process_cmd+0x1c8>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d11c      	bne.n	8000ca6 <process_cmd+0x172>
 8000c6c:	4b23      	ldr	r3, [pc, #140]	@ (8000cfc <process_cmd+0x1c8>)
 8000c6e:	785b      	ldrb	r3, [r3, #1]
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d118      	bne.n	8000ca6 <process_cmd+0x172>
		NUT_IO1_SET;
 8000c74:	2201      	movs	r2, #1
 8000c76:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c7a:	4826      	ldr	r0, [pc, #152]	@ (8000d14 <process_cmd+0x1e0>)
 8000c7c:	f000 ff16 	bl	8001aac <HAL_GPIO_WritePin>
		mbedtls_des_crypt_ecb(&des_ctx, rx_buffer + CMD_LEN,
 8000c80:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <process_cmd+0x1cc>)
 8000c82:	4a25      	ldr	r2, [pc, #148]	@ (8000d18 <process_cmd+0x1e4>)
 8000c84:	4619      	mov	r1, r3
 8000c86:	4825      	ldr	r0, [pc, #148]	@ (8000d1c <process_cmd+0x1e8>)
 8000c88:	f007 f818 	bl	8007cbc <mbedtls_des_crypt_ecb>
				tx_buffer + STA_LEN);
		NUT_IO1_CLR;
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c92:	4820      	ldr	r0, [pc, #128]	@ (8000d14 <process_cmd+0x1e0>)
 8000c94:	f000 ff0a 	bl	8001aac <HAL_GPIO_WritePin>
		status = 0;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <process_cmd+0x1d8>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	801a      	strh	r2, [r3, #0]
		payload_len = 8;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <process_cmd+0x1dc>)
 8000ca0:	2208      	movs	r2, #8
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e027      	b.n	8000cf6 <process_cmd+0x1c2>
	} else if (rx_buffer[0] == 0x02 && rx_buffer[1] == 0x03) {
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <process_cmd+0x1c8>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d11c      	bne.n	8000ce8 <process_cmd+0x1b4>
 8000cae:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <process_cmd+0x1c8>)
 8000cb0:	785b      	ldrb	r3, [r3, #1]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	d118      	bne.n	8000ce8 <process_cmd+0x1b4>
		NUT_IO1_SET;
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbc:	4815      	ldr	r0, [pc, #84]	@ (8000d14 <process_cmd+0x1e0>)
 8000cbe:	f000 fef5 	bl	8001aac <HAL_GPIO_WritePin>
		mbedtls_des_crypt_ecb(&des_ctx, rx_buffer + CMD_LEN,
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <process_cmd+0x1cc>)
 8000cc4:	4a14      	ldr	r2, [pc, #80]	@ (8000d18 <process_cmd+0x1e4>)
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4814      	ldr	r0, [pc, #80]	@ (8000d1c <process_cmd+0x1e8>)
 8000cca:	f006 fff7 	bl	8007cbc <mbedtls_des_crypt_ecb>
				tx_buffer + STA_LEN);
		NUT_IO1_CLR;
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cd4:	480f      	ldr	r0, [pc, #60]	@ (8000d14 <process_cmd+0x1e0>)
 8000cd6:	f000 fee9 	bl	8001aac <HAL_GPIO_WritePin>
		status = 0;
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <process_cmd+0x1d8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	801a      	strh	r2, [r3, #0]
		payload_len = 8;
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <process_cmd+0x1dc>)
 8000ce2:	2208      	movs	r2, #8
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e006      	b.n	8000cf6 <process_cmd+0x1c2>
	} else {
		status = 0x8000;
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <process_cmd+0x1d8>)
 8000cea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000cee:	801a      	strh	r2, [r3, #0]
		payload_len = 0;
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <process_cmd+0x1dc>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
	}
	return;
 8000cf6:	bf00      	nop
}
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000158 	.word	0x20000158
 8000d00:	20000160 	.word	0x20000160
 8000d04:	20000000 	.word	0x20000000
 8000d08:	200001dc 	.word	0x200001dc
 8000d0c:	200001d8 	.word	0x200001d8
 8000d10:	20000154 	.word	0x20000154
 8000d14:	40020c00 	.word	0x40020c00
 8000d18:	2000019e 	.word	0x2000019e
 8000d1c:	200002f4 	.word	0x200002f4

08000d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d24:	b672      	cpsid	i
}
 8000d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <Error_Handler+0x8>

08000d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d42:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d56:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_MspInit+0x4c>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40023800 	.word	0x40023800

08000d7c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a20      	ldr	r2, [pc, #128]	@ (8000e1c <HAL_CAN_MspInit+0xa0>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d13a      	bne.n	8000e14 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
 8000da2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000da8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dae:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000dc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	4a10      	ldr	r2, [pc, #64]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_CAN_MspInit+0xa4>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000df2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e00:	2303      	movs	r3, #3
 8000e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000e04:	2309      	movs	r3, #9
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4805      	ldr	r0, [pc, #20]	@ (8000e24 <HAL_CAN_MspInit+0xa8>)
 8000e10:	f000 fca0 	bl	8001754 <HAL_GPIO_Init>

  /* USER CODE END CAN2_MspInit 1 */

  }

}
 8000e14:	bf00      	nop
 8000e16:	3728      	adds	r7, #40	@ 0x28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40006800 	.word	0x40006800
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020400 	.word	0x40020400

08000e28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a21      	ldr	r2, [pc, #132]	@ (8000ecc <HAL_I2C_MspInit+0xa4>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d13c      	bne.n	8000ec4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e54:	f043 0302 	orr.w	r3, r3, #2
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e66:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e6c:	2312      	movs	r3, #18
 8000e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e78:	2304      	movs	r3, #4
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	4619      	mov	r1, r3
 8000e82:	4814      	ldr	r0, [pc, #80]	@ (8000ed4 <HAL_I2C_MspInit+0xac>)
 8000e84:	f000 fc66 	bl	8001754 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e90:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e96:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <HAL_I2C_MspInit+0xa8>)
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	2021      	movs	r0, #33	@ 0x21
 8000eaa:	f000 fb7c 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000eae:	2021      	movs	r0, #33	@ 0x21
 8000eb0:	f000 fb95 	bl	80015de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	2022      	movs	r0, #34	@ 0x22
 8000eba:	f000 fb74 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000ebe:	2022      	movs	r0, #34	@ 0x22
 8000ec0:	f000 fb8d 	bl	80015de <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000ec4:	bf00      	nop
 8000ec6:	3728      	adds	r7, #40	@ 0x28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40005800 	.word	0x40005800
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40020400 	.word	0x40020400

08000ed8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	@ 0x28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f6c <HAL_SPI_MspInit+0x94>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d133      	bne.n	8000f62 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	4a1b      	ldr	r2, [pc, #108]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f0a:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a14      	ldr	r2, [pc, #80]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b12      	ldr	r3, [pc, #72]	@ (8000f70 <HAL_SPI_MspInit+0x98>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f32:	23e0      	movs	r3, #224	@ 0xe0
 8000f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f42:	2305      	movs	r3, #5
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4809      	ldr	r0, [pc, #36]	@ (8000f74 <HAL_SPI_MspInit+0x9c>)
 8000f4e:	f000 fc01 	bl	8001754 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2100      	movs	r1, #0
 8000f56:	2023      	movs	r0, #35	@ 0x23
 8000f58:	f000 fb25 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000f5c:	2023      	movs	r0, #35	@ 0x23
 8000f5e:	f000 fb3e 	bl	80015de <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	@ 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40013000 	.word	0x40013000
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020000 	.word	0x40020000

08000f78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a1d      	ldr	r2, [pc, #116]	@ (800100c <HAL_UART_MspInit+0x94>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d134      	bne.n	8001004 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa2:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fa4:	f043 0310 	orr.w	r3, r3, #16
 8000fa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000faa:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a14      	ldr	r2, [pc, #80]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <HAL_UART_MspInit+0x98>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fd2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fe4:	2307      	movs	r3, #7
 8000fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4619      	mov	r1, r3
 8000fee:	4809      	ldr	r0, [pc, #36]	@ (8001014 <HAL_UART_MspInit+0x9c>)
 8000ff0:	f000 fbb0 	bl	8001754 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	2025      	movs	r0, #37	@ 0x25
 8000ffa:	f000 fad4 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ffe:	2025      	movs	r0, #37	@ 0x25
 8001000:	f000 faed 	bl	80015de <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001004:	bf00      	nop
 8001006:	3728      	adds	r7, #40	@ 0x28
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40011000 	.word	0x40011000
 8001010:	40023800 	.word	0x40023800
 8001014:	40020000 	.word	0x40020000

08001018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <NMI_Handler+0x4>

08001020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <MemManage_Handler+0x4>

08001030 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <BusFault_Handler+0x4>

08001038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <UsageFault_Handler+0x4>

08001040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800106e:	f000 f8a3 	bl	80011b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800107c:	4802      	ldr	r0, [pc, #8]	@ (8001088 <I2C2_EV_IRQHandler+0x10>)
 800107e:	f000 fe88 	bl	8001d92 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000058 	.word	0x20000058

0800108c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001090:	4802      	ldr	r0, [pc, #8]	@ (800109c <I2C2_ER_IRQHandler+0x10>)
 8001092:	f000 ffd1 	bl	8002038 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000058 	.word	0x20000058

080010a0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80010a4:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <SPI1_IRQHandler+0x10>)
 80010a6:	f003 fa7b 	bl	80045a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200000ac 	.word	0x200000ac

080010b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010b8:	4802      	ldr	r0, [pc, #8]	@ (80010c4 <USART1_IRQHandler+0x10>)
 80010ba:	f004 f829 	bl	8005110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000104 	.word	0x20000104

080010c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <SystemInit+0x20>)
 80010ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010d2:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <SystemInit+0x20>)
 80010d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001124 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010f0:	f7ff ffea 	bl	80010c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010f4:	480c      	ldr	r0, [pc, #48]	@ (8001128 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010f6:	490d      	ldr	r1, [pc, #52]	@ (800112c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010fc:	e002      	b.n	8001104 <LoopCopyDataInit>

080010fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001102:	3304      	adds	r3, #4

08001104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001108:	d3f9      	bcc.n	80010fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800110a:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800110c:	4c0a      	ldr	r4, [pc, #40]	@ (8001138 <LoopFillZerobss+0x22>)
  movs r3, #0
 800110e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001110:	e001      	b.n	8001116 <LoopFillZerobss>

08001112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001114:	3204      	adds	r2, #4

08001116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001118:	d3fb      	bcc.n	8001112 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800111a:	f006 ffb5 	bl	8008088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800111e:	f7ff fa83 	bl	8000628 <main>
  bx  lr    
 8001122:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001124:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001128:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800112c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001130:	08008990 	.word	0x08008990
  ldr r2, =_sbss
 8001134:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001138:	200025a4 	.word	0x200025a4

0800113c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800113c:	e7fe      	b.n	800113c <ADC_IRQHandler>

0800113e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001142:	2003      	movs	r0, #3
 8001144:	f000 fa24 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001148:	200f      	movs	r0, #15
 800114a:	f000 f805 	bl	8001158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800114e:	f7ff fded 	bl	8000d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	bd80      	pop	{r7, pc}

08001158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_InitTick+0x54>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <HAL_InitTick+0x58>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001172:	fbb2 f3f3 	udiv	r3, r2, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f000 fa3f 	bl	80015fa <HAL_SYSTICK_Config>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e00e      	b.n	80011a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b0f      	cmp	r3, #15
 800118a:	d80a      	bhi.n	80011a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118c:	2200      	movs	r2, #0
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	f04f 30ff 	mov.w	r0, #4294967295
 8001194:	f000 fa07 	bl	80015a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001198:	4a06      	ldr	r2, [pc, #24]	@ (80011b4 <HAL_InitTick+0x5c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	e000      	b.n	80011a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000004 	.word	0x20000004
 80011b0:	2000000c 	.word	0x2000000c
 80011b4:	20000008 	.word	0x20000008

080011b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_IncTick+0x20>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_IncTick+0x24>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <HAL_IncTick+0x24>)
 80011ca:	6013      	str	r3, [r2, #0]
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	2000000c 	.word	0x2000000c
 80011dc:	20000374 	.word	0x20000374

080011e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return uwTick;
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <HAL_GetTick+0x14>)
 80011e6:	681b      	ldr	r3, [r3, #0]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000374 	.word	0x20000374

080011f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e0ed      	b.n	80013e6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d102      	bne.n	800121c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fdb0 	bl	8000d7c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f042 0201 	orr.w	r2, r2, #1
 800122a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800122c:	f7ff ffd8 	bl	80011e0 <HAL_GetTick>
 8001230:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001232:	e012      	b.n	800125a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001234:	f7ff ffd4 	bl	80011e0 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b0a      	cmp	r3, #10
 8001240:	d90b      	bls.n	800125a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2205      	movs	r2, #5
 8001252:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e0c5      	b.n	80013e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0e5      	beq.n	8001234 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 0202 	bic.w	r2, r2, #2
 8001276:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001278:	f7ff ffb2 	bl	80011e0 <HAL_GetTick>
 800127c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800127e:	e012      	b.n	80012a6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001280:	f7ff ffae 	bl	80011e0 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b0a      	cmp	r3, #10
 800128c:	d90b      	bls.n	80012a6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001292:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2205      	movs	r2, #5
 800129e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e09f      	b.n	80013e6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1e5      	bne.n	8001280 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7e1b      	ldrb	r3, [r3, #24]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d108      	bne.n	80012ce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e007      	b.n	80012de <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7e5b      	ldrb	r3, [r3, #25]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e007      	b.n	8001308 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001306:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	7e9b      	ldrb	r3, [r3, #26]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d108      	bne.n	8001322 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f042 0220 	orr.w	r2, r2, #32
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e007      	b.n	8001332 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 0220 	bic.w	r2, r2, #32
 8001330:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7edb      	ldrb	r3, [r3, #27]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d108      	bne.n	800134c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 0210 	bic.w	r2, r2, #16
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e007      	b.n	800135c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f042 0210 	orr.w	r2, r2, #16
 800135a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	7f1b      	ldrb	r3, [r3, #28]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d108      	bne.n	8001376 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 0208 	orr.w	r2, r2, #8
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	e007      	b.n	8001386 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f022 0208 	bic.w	r2, r2, #8
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	7f5b      	ldrb	r3, [r3, #29]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d108      	bne.n	80013a0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f042 0204 	orr.w	r2, r2, #4
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	e007      	b.n	80013b0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f022 0204 	bic.w	r2, r2, #4
 80013ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689a      	ldr	r2, [r3, #8]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	431a      	orrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	ea42 0103 	orr.w	r1, r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	1e5a      	subs	r2, r3, #1
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800140c:	4013      	ands	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001418:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800141c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001422:	4a04      	ldr	r2, [pc, #16]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	60d3      	str	r3, [r2, #12]
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <__NVIC_GetPriorityGrouping+0x18>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	f003 0307 	and.w	r3, r3, #7
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	2b00      	cmp	r3, #0
 8001464:	db0b      	blt.n	800147e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f003 021f 	and.w	r2, r3, #31
 800146c:	4907      	ldr	r1, [pc, #28]	@ (800148c <__NVIC_EnableIRQ+0x38>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	2001      	movs	r0, #1
 8001476:	fa00 f202 	lsl.w	r2, r0, r2
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000e100 	.word	0xe000e100

08001490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	@ (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	@ (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	@ 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
         );
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	@ 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800155c:	d301      	bcc.n	8001562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155e:	2301      	movs	r3, #1
 8001560:	e00f      	b.n	8001582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <SysTick_Config+0x40>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156a:	210f      	movs	r1, #15
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f7ff ff8e 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	4b05      	ldr	r3, [pc, #20]	@ (800158c <SysTick_Config+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	4b04      	ldr	r3, [pc, #16]	@ (800158c <SysTick_Config+0x40>)
 800157c:	2207      	movs	r2, #7
 800157e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff29 	bl	80013f0 <__NVIC_SetPriorityGrouping>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b8:	f7ff ff3e 	bl	8001438 <__NVIC_GetPriorityGrouping>
 80015bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	6978      	ldr	r0, [r7, #20]
 80015c4:	f7ff ff8e 	bl	80014e4 <NVIC_EncodePriority>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ff5d 	bl	8001490 <__NVIC_SetPriority>
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff31 	bl	8001454 <__NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ffa2 	bl	800154c <SysTick_Config>
 8001608:	4603      	mov	r3, r0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b084      	sub	sp, #16
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001620:	f7ff fdde 	bl	80011e0 <HAL_GetTick>
 8001624:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d008      	beq.n	8001644 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e052      	b.n	80016ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 0216 	bic.w	r2, r2, #22
 8001652:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	695a      	ldr	r2, [r3, #20]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001662:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	2b00      	cmp	r3, #0
 800166a:	d103      	bne.n	8001674 <HAL_DMA_Abort+0x62>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001670:	2b00      	cmp	r3, #0
 8001672:	d007      	beq.n	8001684 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f022 0208 	bic.w	r2, r2, #8
 8001682:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f022 0201 	bic.w	r2, r2, #1
 8001692:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001694:	e013      	b.n	80016be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001696:	f7ff fda3 	bl	80011e0 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b05      	cmp	r3, #5
 80016a2:	d90c      	bls.n	80016be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2220      	movs	r2, #32
 80016a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2203      	movs	r2, #3
 80016ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e015      	b.n	80016ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e4      	bne.n	8001696 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d0:	223f      	movs	r2, #63	@ 0x3f
 80016d2:	409a      	lsls	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d004      	beq.n	8001710 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2280      	movs	r2, #128	@ 0x80
 800170a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e00c      	b.n	800172a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2205      	movs	r2, #5
 8001714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 0201 	bic.w	r2, r2, #1
 8001726:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001744:	b2db      	uxtb	r3, r3
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001766:	2300      	movs	r3, #0
 8001768:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
 800176e:	e177      	b.n	8001a60 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001770:	2201      	movs	r2, #1
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	429a      	cmp	r2, r3
 800178a:	f040 8166 	bne.w	8001a5a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	2b01      	cmp	r3, #1
 8001798:	d005      	beq.n	80017a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d130      	bne.n	8001808 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	2203      	movs	r2, #3
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017dc:	2201      	movs	r2, #1
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	f003 0201 	and.w	r2, r3, #1
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	2b03      	cmp	r3, #3
 8001812:	d017      	beq.n	8001844 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	2203      	movs	r2, #3
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d123      	bne.n	8001898 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	08da      	lsrs	r2, r3, #3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3208      	adds	r2, #8
 8001858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	220f      	movs	r2, #15
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	691a      	ldr	r2, [r3, #16]
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4313      	orrs	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3208      	adds	r2, #8
 8001892:	69b9      	ldr	r1, [r7, #24]
 8001894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	2203      	movs	r2, #3
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	4013      	ands	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0203 	and.w	r2, r3, #3
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f000 80c0 	beq.w	8001a5a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b66      	ldr	r3, [pc, #408]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	4a65      	ldr	r2, [pc, #404]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80018e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ea:	4b63      	ldr	r3, [pc, #396]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018f6:	4a61      	ldr	r2, [pc, #388]	@ (8001a7c <HAL_GPIO_Init+0x328>)
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	089b      	lsrs	r3, r3, #2
 80018fc:	3302      	adds	r3, #2
 80018fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001902:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	220f      	movs	r2, #15
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a58      	ldr	r2, [pc, #352]	@ (8001a80 <HAL_GPIO_Init+0x32c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d037      	beq.n	8001992 <HAL_GPIO_Init+0x23e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a57      	ldr	r2, [pc, #348]	@ (8001a84 <HAL_GPIO_Init+0x330>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d031      	beq.n	800198e <HAL_GPIO_Init+0x23a>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a56      	ldr	r2, [pc, #344]	@ (8001a88 <HAL_GPIO_Init+0x334>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d02b      	beq.n	800198a <HAL_GPIO_Init+0x236>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a55      	ldr	r2, [pc, #340]	@ (8001a8c <HAL_GPIO_Init+0x338>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d025      	beq.n	8001986 <HAL_GPIO_Init+0x232>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a54      	ldr	r2, [pc, #336]	@ (8001a90 <HAL_GPIO_Init+0x33c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d01f      	beq.n	8001982 <HAL_GPIO_Init+0x22e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a53      	ldr	r2, [pc, #332]	@ (8001a94 <HAL_GPIO_Init+0x340>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d019      	beq.n	800197e <HAL_GPIO_Init+0x22a>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a52      	ldr	r2, [pc, #328]	@ (8001a98 <HAL_GPIO_Init+0x344>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d013      	beq.n	800197a <HAL_GPIO_Init+0x226>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a51      	ldr	r2, [pc, #324]	@ (8001a9c <HAL_GPIO_Init+0x348>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d00d      	beq.n	8001976 <HAL_GPIO_Init+0x222>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a50      	ldr	r2, [pc, #320]	@ (8001aa0 <HAL_GPIO_Init+0x34c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d007      	beq.n	8001972 <HAL_GPIO_Init+0x21e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a4f      	ldr	r2, [pc, #316]	@ (8001aa4 <HAL_GPIO_Init+0x350>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d101      	bne.n	800196e <HAL_GPIO_Init+0x21a>
 800196a:	2309      	movs	r3, #9
 800196c:	e012      	b.n	8001994 <HAL_GPIO_Init+0x240>
 800196e:	230a      	movs	r3, #10
 8001970:	e010      	b.n	8001994 <HAL_GPIO_Init+0x240>
 8001972:	2308      	movs	r3, #8
 8001974:	e00e      	b.n	8001994 <HAL_GPIO_Init+0x240>
 8001976:	2307      	movs	r3, #7
 8001978:	e00c      	b.n	8001994 <HAL_GPIO_Init+0x240>
 800197a:	2306      	movs	r3, #6
 800197c:	e00a      	b.n	8001994 <HAL_GPIO_Init+0x240>
 800197e:	2305      	movs	r3, #5
 8001980:	e008      	b.n	8001994 <HAL_GPIO_Init+0x240>
 8001982:	2304      	movs	r3, #4
 8001984:	e006      	b.n	8001994 <HAL_GPIO_Init+0x240>
 8001986:	2303      	movs	r3, #3
 8001988:	e004      	b.n	8001994 <HAL_GPIO_Init+0x240>
 800198a:	2302      	movs	r3, #2
 800198c:	e002      	b.n	8001994 <HAL_GPIO_Init+0x240>
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <HAL_GPIO_Init+0x240>
 8001992:	2300      	movs	r3, #0
 8001994:	69fa      	ldr	r2, [r7, #28]
 8001996:	f002 0203 	and.w	r2, r2, #3
 800199a:	0092      	lsls	r2, r2, #2
 800199c:	4093      	lsls	r3, r2
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019a4:	4935      	ldr	r1, [pc, #212]	@ (8001a7c <HAL_GPIO_Init+0x328>)
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	3302      	adds	r3, #2
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019b2:	4b3d      	ldr	r3, [pc, #244]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019d6:	4a34      	ldr	r2, [pc, #208]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019dc:	4b32      	ldr	r3, [pc, #200]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a00:	4a29      	ldr	r2, [pc, #164]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a06:	4b28      	ldr	r3, [pc, #160]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4013      	ands	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a30:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a54:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <HAL_GPIO_Init+0x354>)
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	61fb      	str	r3, [r7, #28]
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	2b0f      	cmp	r3, #15
 8001a64:	f67f ae84 	bls.w	8001770 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3724      	adds	r7, #36	@ 0x24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40013800 	.word	0x40013800
 8001a80:	40020000 	.word	0x40020000
 8001a84:	40020400 	.word	0x40020400
 8001a88:	40020800 	.word	0x40020800
 8001a8c:	40020c00 	.word	0x40020c00
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40021400 	.word	0x40021400
 8001a98:	40021800 	.word	0x40021800
 8001a9c:	40021c00 	.word	0x40021c00
 8001aa0:	40022000 	.word	0x40022000
 8001aa4:	40022400 	.word	0x40022400
 8001aa8:	40013c00 	.word	0x40013c00

08001aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	807b      	strh	r3, [r7, #2]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001abc:	787b      	ldrb	r3, [r7, #1]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ac8:	e003      	b.n	8001ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001aca:	887b      	ldrh	r3, [r7, #2]
 8001acc:	041a      	lsls	r2, r3, #16
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	619a      	str	r2, [r3, #24]
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e12b      	b.n	8001d4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d106      	bne.n	8001b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff f98e 	bl	8000e28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2224      	movs	r2, #36	@ 0x24
 8001b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b44:	f002 fad0 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8001b48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	4a81      	ldr	r2, [pc, #516]	@ (8001d54 <HAL_I2C_Init+0x274>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d807      	bhi.n	8001b64 <HAL_I2C_Init+0x84>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4a80      	ldr	r2, [pc, #512]	@ (8001d58 <HAL_I2C_Init+0x278>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	bf94      	ite	ls
 8001b5c:	2301      	movls	r3, #1
 8001b5e:	2300      	movhi	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	e006      	b.n	8001b72 <HAL_I2C_Init+0x92>
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4a7d      	ldr	r2, [pc, #500]	@ (8001d5c <HAL_I2C_Init+0x27c>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	bf94      	ite	ls
 8001b6c:	2301      	movls	r3, #1
 8001b6e:	2300      	movhi	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e0e7      	b.n	8001d4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4a78      	ldr	r2, [pc, #480]	@ (8001d60 <HAL_I2C_Init+0x280>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	0c9b      	lsrs	r3, r3, #18
 8001b84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	4a6a      	ldr	r2, [pc, #424]	@ (8001d54 <HAL_I2C_Init+0x274>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d802      	bhi.n	8001bb4 <HAL_I2C_Init+0xd4>
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	e009      	b.n	8001bc8 <HAL_I2C_Init+0xe8>
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	4a69      	ldr	r2, [pc, #420]	@ (8001d64 <HAL_I2C_Init+0x284>)
 8001bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc4:	099b      	lsrs	r3, r3, #6
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001bda:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	495c      	ldr	r1, [pc, #368]	@ (8001d54 <HAL_I2C_Init+0x274>)
 8001be4:	428b      	cmp	r3, r1
 8001be6:	d819      	bhi.n	8001c1c <HAL_I2C_Init+0x13c>
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	1e59      	subs	r1, r3, #1
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bf6:	1c59      	adds	r1, r3, #1
 8001bf8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001bfc:	400b      	ands	r3, r1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00a      	beq.n	8001c18 <HAL_I2C_Init+0x138>
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	1e59      	subs	r1, r3, #1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c10:	3301      	adds	r3, #1
 8001c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c16:	e051      	b.n	8001cbc <HAL_I2C_Init+0x1dc>
 8001c18:	2304      	movs	r3, #4
 8001c1a:	e04f      	b.n	8001cbc <HAL_I2C_Init+0x1dc>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d111      	bne.n	8001c48 <HAL_I2C_Init+0x168>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	1e58      	subs	r0, r3, #1
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6859      	ldr	r1, [r3, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	440b      	add	r3, r1
 8001c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c36:	3301      	adds	r3, #1
 8001c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	bf0c      	ite	eq
 8001c40:	2301      	moveq	r3, #1
 8001c42:	2300      	movne	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	e012      	b.n	8001c6e <HAL_I2C_Init+0x18e>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1e58      	subs	r0, r3, #1
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6859      	ldr	r1, [r3, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	0099      	lsls	r1, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c5e:	3301      	adds	r3, #1
 8001c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	bf0c      	ite	eq
 8001c68:	2301      	moveq	r3, #1
 8001c6a:	2300      	movne	r3, #0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_I2C_Init+0x196>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e022      	b.n	8001cbc <HAL_I2C_Init+0x1dc>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10e      	bne.n	8001c9c <HAL_I2C_Init+0x1bc>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1e58      	subs	r0, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6859      	ldr	r1, [r3, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	440b      	add	r3, r1
 8001c8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c90:	3301      	adds	r3, #1
 8001c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c9a:	e00f      	b.n	8001cbc <HAL_I2C_Init+0x1dc>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	1e58      	subs	r0, r3, #1
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6859      	ldr	r1, [r3, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	440b      	add	r3, r1
 8001caa:	0099      	lsls	r1, r3, #2
 8001cac:	440b      	add	r3, r1
 8001cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cbc:	6879      	ldr	r1, [r7, #4]
 8001cbe:	6809      	ldr	r1, [r1, #0]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69da      	ldr	r2, [r3, #28]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001cea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6911      	ldr	r1, [r2, #16]
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	68d2      	ldr	r2, [r2, #12]
 8001cf6:	4311      	orrs	r1, r2
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	430b      	orrs	r3, r1
 8001cfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	695a      	ldr	r2, [r3, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0201 	orr.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2220      	movs	r2, #32
 8001d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	000186a0 	.word	0x000186a0
 8001d58:	001e847f 	.word	0x001e847f
 8001d5c:	003d08ff 	.word	0x003d08ff
 8001d60:	431bde83 	.word	0x431bde83
 8001d64:	10624dd3 	.word	0x10624dd3

08001d68 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d7a:	2b80      	cmp	r3, #128	@ 0x80
 8001d7c:	d103      	bne.n	8001d86 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]
  }
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b088      	sub	sp, #32
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001daa:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001db2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dba:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	2b10      	cmp	r3, #16
 8001dc0:	d003      	beq.n	8001dca <HAL_I2C_EV_IRQHandler+0x38>
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	2b40      	cmp	r3, #64	@ 0x40
 8001dc6:	f040 80b1 	bne.w	8001f2c <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10d      	bne.n	8001e00 <HAL_I2C_EV_IRQHandler+0x6e>
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8001dea:	d003      	beq.n	8001df4 <HAL_I2C_EV_IRQHandler+0x62>
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8001df2:	d101      	bne.n	8001df8 <HAL_I2C_EV_IRQHandler+0x66>
 8001df4:	2301      	movs	r3, #1
 8001df6:	e000      	b.n	8001dfa <HAL_I2C_EV_IRQHandler+0x68>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	f000 8114 	beq.w	8002028 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00b      	beq.n	8001e22 <HAL_I2C_EV_IRQHandler+0x90>
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d006      	beq.n	8001e22 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f001 fc61 	bl	80036dc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 fd66 	bl	80028ec <I2C_Master_SB>
 8001e20:	e083      	b.n	8001f2a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_I2C_EV_IRQHandler+0xac>
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 fdde 	bl	80029f8 <I2C_Master_ADD10>
 8001e3c:	e075      	b.n	8001f2a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d008      	beq.n	8001e5a <HAL_I2C_EV_IRQHandler+0xc8>
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 fdfa 	bl	8002a4c <I2C_Master_ADDR>
 8001e58:	e067      	b.n	8001f2a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d036      	beq.n	8001ed2 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e72:	f000 80db 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d00d      	beq.n	8001e9c <HAL_I2C_EV_IRQHandler+0x10a>
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d008      	beq.n	8001e9c <HAL_I2C_EV_IRQHandler+0x10a>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d103      	bne.n	8001e9c <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f9c2 	bl	800221e <I2C_MasterTransmit_TXE>
 8001e9a:	e046      	b.n	8001f2a <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 80c2 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 80bc 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001eb4:	7bbb      	ldrb	r3, [r7, #14]
 8001eb6:	2b21      	cmp	r3, #33	@ 0x21
 8001eb8:	d103      	bne.n	8001ec2 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 fa4b 	bl	8002356 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001ec0:	e0b4      	b.n	800202c <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	2b40      	cmp	r3, #64	@ 0x40
 8001ec6:	f040 80b1 	bne.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 fab9 	bl	8002442 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001ed0:	e0ac      	b.n	800202c <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ee0:	f000 80a4 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00d      	beq.n	8001f0a <HAL_I2C_EV_IRQHandler+0x178>
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d008      	beq.n	8001f0a <HAL_I2C_EV_IRQHandler+0x178>
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	f003 0304 	and.w	r3, r3, #4
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d103      	bne.n	8001f0a <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 fb35 	bl	8002572 <I2C_MasterReceive_RXNE>
 8001f08:	e00f      	b.n	8001f2a <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	f003 0304 	and.w	r3, r3, #4
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 808b 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 8085 	beq.w	800202c <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 fbed 	bl	8002702 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f28:	e080      	b.n	800202c <HAL_I2C_EV_IRQHandler+0x29a>
 8001f2a:	e07f      	b.n	800202c <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d004      	beq.n	8001f3e <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	61fb      	str	r3, [r7, #28]
 8001f3c:	e007      	b.n	8001f4e <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d011      	beq.n	8001f7c <HAL_I2C_EV_IRQHandler+0x1ea>
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00c      	beq.n	8001f7c <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001f72:	69b9      	ldr	r1, [r7, #24]
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 ffb8 	bl	8002eea <I2C_Slave_ADDR>
 8001f7a:	e05a      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d008      	beq.n	8001f98 <HAL_I2C_EV_IRQHandler+0x206>
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 fff3 	bl	8002f7c <I2C_Slave_STOPF>
 8001f96:	e04c      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001f98:	7bbb      	ldrb	r3, [r7, #14]
 8001f9a:	2b21      	cmp	r3, #33	@ 0x21
 8001f9c:	d002      	beq.n	8001fa4 <HAL_I2C_EV_IRQHandler+0x212>
 8001f9e:	7bbb      	ldrb	r3, [r7, #14]
 8001fa0:	2b29      	cmp	r3, #41	@ 0x29
 8001fa2:	d120      	bne.n	8001fe6 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00d      	beq.n	8001fca <HAL_I2C_EV_IRQHandler+0x238>
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d008      	beq.n	8001fca <HAL_I2C_EV_IRQHandler+0x238>
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d103      	bne.n	8001fca <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 fed3 	bl	8002d6e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001fc8:	e032      	b.n	8002030 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d02d      	beq.n	8002030 <HAL_I2C_EV_IRQHandler+0x29e>
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d028      	beq.n	8002030 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 ff02 	bl	8002de8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001fe4:	e024      	b.n	8002030 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00d      	beq.n	800200c <HAL_I2C_EV_IRQHandler+0x27a>
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d008      	beq.n	800200c <HAL_I2C_EV_IRQHandler+0x27a>
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	d103      	bne.n	800200c <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 ff10 	bl	8002e2a <I2C_SlaveReceive_RXNE>
 800200a:	e012      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00d      	beq.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800201c:	2b00      	cmp	r3, #0
 800201e:	d008      	beq.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 ff40 	bl	8002ea6 <I2C_SlaveReceive_BTF>
 8002026:	e004      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8002028:	bf00      	nop
 800202a:	e002      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800202c:	bf00      	nop
 800202e:	e000      	b.n	8002032 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002030:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002032:	3720      	adds	r7, #32
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	@ 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002050:	2300      	movs	r3, #0
 8002052:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800205a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800205c:	6a3b      	ldr	r3, [r7, #32]
 800205e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00d      	beq.n	8002082 <HAL_I2C_ER_IRQHandler+0x4a>
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d008      	beq.n	8002082 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002080:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00d      	beq.n	80020a8 <HAL_I2C_ER_IRQHandler+0x70>
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d008      	beq.n	80020a8 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80020a6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80020a8:	6a3b      	ldr	r3, [r7, #32]
 80020aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d03e      	beq.n	8002130 <HAL_I2C_ER_IRQHandler+0xf8>
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d039      	beq.n	8002130 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 80020bc:	7efb      	ldrb	r3, [r7, #27]
 80020be:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ce:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d4:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80020d6:	7ebb      	ldrb	r3, [r7, #26]
 80020d8:	2b20      	cmp	r3, #32
 80020da:	d112      	bne.n	8002102 <HAL_I2C_ER_IRQHandler+0xca>
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d10f      	bne.n	8002102 <HAL_I2C_ER_IRQHandler+0xca>
 80020e2:	7cfb      	ldrb	r3, [r7, #19]
 80020e4:	2b21      	cmp	r3, #33	@ 0x21
 80020e6:	d008      	beq.n	80020fa <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80020e8:	7cfb      	ldrb	r3, [r7, #19]
 80020ea:	2b29      	cmp	r3, #41	@ 0x29
 80020ec:	d005      	beq.n	80020fa <HAL_I2C_ER_IRQHandler+0xc2>
 80020ee:	7cfb      	ldrb	r3, [r7, #19]
 80020f0:	2b28      	cmp	r3, #40	@ 0x28
 80020f2:	d106      	bne.n	8002102 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2b21      	cmp	r3, #33	@ 0x21
 80020f8:	d103      	bne.n	8002102 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f001 f86e 	bl	80031dc <I2C_Slave_AF>
 8002100:	e016      	b.n	8002130 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800210a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002114:	7efb      	ldrb	r3, [r7, #27]
 8002116:	2b10      	cmp	r3, #16
 8002118:	d002      	beq.n	8002120 <HAL_I2C_ER_IRQHandler+0xe8>
 800211a:	7efb      	ldrb	r3, [r7, #27]
 800211c:	2b40      	cmp	r3, #64	@ 0x40
 800211e:	d107      	bne.n	8002130 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800212e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00d      	beq.n	8002156 <HAL_I2C_ER_IRQHandler+0x11e>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	f043 0308 	orr.w	r3, r3, #8
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002154:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f001 f8ab 	bl	80032c4 <I2C_ITError>
  }
}
 800216e:	bf00      	nop
 8002170:	3728      	adds	r7, #40	@ 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	460b      	mov	r3, r1
 80021a8:	70fb      	strb	r3, [r7, #3]
 80021aa:	4613      	mov	r3, r2
 80021ac:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b083      	sub	sp, #12
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800222c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002234:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002240:	2b00      	cmp	r3, #0
 8002242:	d150      	bne.n	80022e6 <I2C_MasterTransmit_TXE+0xc8>
 8002244:	7bfb      	ldrb	r3, [r7, #15]
 8002246:	2b21      	cmp	r3, #33	@ 0x21
 8002248:	d14d      	bne.n	80022e6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b08      	cmp	r3, #8
 800224e:	d01d      	beq.n	800228c <I2C_MasterTransmit_TXE+0x6e>
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	2b20      	cmp	r3, #32
 8002254:	d01a      	beq.n	800228c <I2C_MasterTransmit_TXE+0x6e>
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800225c:	d016      	beq.n	800228c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800226c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2211      	movs	r2, #17
 8002272:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2220      	movs	r2, #32
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ff76 	bl	8002176 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800228a:	e060      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800229a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022aa:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2220      	movs	r2, #32
 80022b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b40      	cmp	r3, #64	@ 0x40
 80022c4:	d107      	bne.n	80022d6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff ff7d 	bl	80021ce <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80022d4:	e03b      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff ff49 	bl	8002176 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80022e4:	e033      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	2b21      	cmp	r3, #33	@ 0x21
 80022ea:	d005      	beq.n	80022f8 <I2C_MasterTransmit_TXE+0xda>
 80022ec:	7bbb      	ldrb	r3, [r7, #14]
 80022ee:	2b40      	cmp	r3, #64	@ 0x40
 80022f0:	d12d      	bne.n	800234e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	2b22      	cmp	r3, #34	@ 0x22
 80022f6:	d12a      	bne.n	800234e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d108      	bne.n	8002314 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002310:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002312:	e01c      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b40      	cmp	r3, #64	@ 0x40
 800231e:	d103      	bne.n	8002328 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f000 f88e 	bl	8002442 <I2C_MemoryTransmit_TXE_BTF>
}
 8002326:	e012      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232c:	781a      	ldrb	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002342:	b29b      	uxth	r3, r3
 8002344:	3b01      	subs	r3, #1
 8002346:	b29a      	uxth	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800234c:	e7ff      	b.n	800234e <I2C_MasterTransmit_TXE+0x130>
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b084      	sub	sp, #16
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002362:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b21      	cmp	r3, #33	@ 0x21
 800236e:	d164      	bne.n	800243a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002374:	b29b      	uxth	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d012      	beq.n	80023a0 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237e:	781a      	ldrb	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002394:	b29b      	uxth	r3, r3
 8002396:	3b01      	subs	r3, #1
 8002398:	b29a      	uxth	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800239e:	e04c      	b.n	800243a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d01d      	beq.n	80023e2 <I2C_MasterTransmit_BTF+0x8c>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d01a      	beq.n	80023e2 <I2C_MasterTransmit_BTF+0x8c>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023b2:	d016      	beq.n	80023e2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80023c2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2211      	movs	r2, #17
 80023c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2220      	movs	r2, #32
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff fecb 	bl	8002176 <HAL_I2C_MasterTxCpltCallback>
}
 80023e0:	e02b      	b.n	800243a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80023f0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002400:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b40      	cmp	r3, #64	@ 0x40
 800241a:	d107      	bne.n	800242c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f7ff fed2 	bl	80021ce <HAL_I2C_MemTxCpltCallback>
}
 800242a:	e006      	b.n	800243a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7ff fe9e 	bl	8002176 <HAL_I2C_MasterTxCpltCallback>
}
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b084      	sub	sp, #16
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002450:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002456:	2b00      	cmp	r3, #0
 8002458:	d11d      	bne.n	8002496 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245e:	2b01      	cmp	r3, #1
 8002460:	d10b      	bne.n	800247a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002466:	b2da      	uxtb	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002472:	1c9a      	adds	r2, r3, #2
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002478:	e077      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800247e:	b29b      	uxth	r3, r3
 8002480:	121b      	asrs	r3, r3, #8
 8002482:	b2da      	uxtb	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002494:	e069      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800249a:	2b01      	cmp	r3, #1
 800249c:	d10b      	bne.n	80024b6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024ae:	1c5a      	adds	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80024b4:	e059      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d152      	bne.n	8002564 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	2b22      	cmp	r3, #34	@ 0x22
 80024c2:	d10d      	bne.n	80024e0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024d2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80024de:	e044      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d015      	beq.n	8002516 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	2b21      	cmp	r3, #33	@ 0x21
 80024ee:	d112      	bne.n	8002516 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f4:	781a      	ldrb	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800250a:	b29b      	uxth	r3, r3
 800250c:	3b01      	subs	r3, #1
 800250e:	b29a      	uxth	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002514:	e029      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800251a:	b29b      	uxth	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d124      	bne.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	2b21      	cmp	r3, #33	@ 0x21
 8002524:	d121      	bne.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002534:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002544:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2220      	movs	r2, #32
 8002550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff fe36 	bl	80021ce <HAL_I2C_MemTxCpltCallback>
}
 8002562:	e002      	b.n	800256a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f7ff fbff 	bl	8001d68 <I2C_Flush_DR>
}
 800256a:	bf00      	nop
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b22      	cmp	r3, #34	@ 0x22
 8002584:	f040 80b9 	bne.w	80026fa <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258c:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002592:	b29b      	uxth	r3, r3
 8002594:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	2b03      	cmp	r3, #3
 800259a:	d921      	bls.n	80025e0 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691a      	ldr	r2, [r3, #16]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	3b01      	subs	r3, #1
 80025bc:	b29a      	uxth	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	f040 8096 	bne.w	80026fa <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025dc:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80025de:	e08c      	b.n	80026fa <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d07f      	beq.n	80026e8 <I2C_MasterReceive_RXNE+0x176>
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d002      	beq.n	80025f4 <I2C_MasterReceive_RXNE+0x82>
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d179      	bne.n	80026e8 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f001 f83f 	bl	8003678 <I2C_WaitOnSTOPRequestThroughIT>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d14c      	bne.n	800269a <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800260e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800261e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	691a      	ldr	r2, [r3, #16]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002632:	1c5a      	adds	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b40      	cmp	r3, #64	@ 0x40
 8002658:	d10a      	bne.n	8002670 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff fdba 	bl	80021e2 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800266e:	e044      	b.n	80026fa <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2b08      	cmp	r3, #8
 800267c:	d002      	beq.n	8002684 <I2C_MasterReceive_RXNE+0x112>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b20      	cmp	r3, #32
 8002682:	d103      	bne.n	800268c <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	631a      	str	r2, [r3, #48]	@ 0x30
 800268a:	e002      	b.n	8002692 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2212      	movs	r2, #18
 8002690:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7ff fd79 	bl	800218a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002698:	e02f      	b.n	80026fa <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80026a8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	3b01      	subs	r3, #1
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2220      	movs	r2, #32
 80026d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fd88 	bl	80021f6 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80026e6:	e008      	b.n	80026fa <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026f6:	605a      	str	r2, [r3, #4]
}
 80026f8:	e7ff      	b.n	80026fa <I2C_MasterReceive_RXNE+0x188>
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800270e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002714:	b29b      	uxth	r3, r3
 8002716:	2b04      	cmp	r3, #4
 8002718:	d11b      	bne.n	8002752 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002728:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002750:	e0c8      	b.n	80028e4 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002756:	b29b      	uxth	r3, r3
 8002758:	2b03      	cmp	r3, #3
 800275a:	d129      	bne.n	80027b0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800276a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2b04      	cmp	r3, #4
 8002770:	d00a      	beq.n	8002788 <I2C_MasterReceive_BTF+0x86>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b02      	cmp	r3, #2
 8002776:	d007      	beq.n	8002788 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002786:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691a      	ldr	r2, [r3, #16]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80027ae:	e099      	b.n	80028e4 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	f040 8081 	bne.w	80028be <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d002      	beq.n	80027c8 <I2C_MasterReceive_BTF+0xc6>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b10      	cmp	r3, #16
 80027c6:	d108      	bne.n	80027da <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	e019      	b.n	800280e <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2b04      	cmp	r3, #4
 80027de:	d002      	beq.n	80027e6 <I2C_MasterReceive_BTF+0xe4>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d108      	bne.n	80027f8 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	e00a      	b.n	800280e <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b10      	cmp	r3, #16
 80027fc:	d007      	beq.n	800280e <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800280c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002820:	1c5a      	adds	r2, r3, #1
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282a:	b29b      	uxth	r3, r3
 800282c:	3b01      	subs	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002868:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2220      	movs	r2, #32
 800286e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b40      	cmp	r3, #64	@ 0x40
 800287c:	d10a      	bne.n	8002894 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7ff fca8 	bl	80021e2 <HAL_I2C_MemRxCpltCallback>
}
 8002892:	e027      	b.n	80028e4 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b08      	cmp	r3, #8
 80028a0:	d002      	beq.n	80028a8 <I2C_MasterReceive_BTF+0x1a6>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	d103      	bne.n	80028b0 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80028ae:	e002      	b.n	80028b6 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2212      	movs	r2, #18
 80028b4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff fc67 	bl	800218a <HAL_I2C_MasterRxCpltCallback>
}
 80028bc:	e012      	b.n	80028e4 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028da:	b29b      	uxth	r3, r3
 80028dc:	3b01      	subs	r3, #1
 80028de:	b29a      	uxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80028e4:	bf00      	nop
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b40      	cmp	r3, #64	@ 0x40
 80028fe:	d117      	bne.n	8002930 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002904:	2b00      	cmp	r3, #0
 8002906:	d109      	bne.n	800291c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290c:	b2db      	uxtb	r3, r3
 800290e:	461a      	mov	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002918:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800291a:	e067      	b.n	80029ec <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	b2da      	uxtb	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	611a      	str	r2, [r3, #16]
}
 800292e:	e05d      	b.n	80029ec <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002938:	d133      	bne.n	80029a2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b21      	cmp	r3, #33	@ 0x21
 8002944:	d109      	bne.n	800295a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	b2db      	uxtb	r3, r3
 800294c:	461a      	mov	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002956:	611a      	str	r2, [r3, #16]
 8002958:	e008      	b.n	800296c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	b2db      	uxtb	r3, r3
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	b2da      	uxtb	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002970:	2b00      	cmp	r3, #0
 8002972:	d004      	beq.n	800297e <I2C_Master_SB+0x92>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297a:	2b00      	cmp	r3, #0
 800297c:	d108      	bne.n	8002990 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002982:	2b00      	cmp	r3, #0
 8002984:	d032      	beq.n	80029ec <I2C_Master_SB+0x100>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800298c:	2b00      	cmp	r3, #0
 800298e:	d02d      	beq.n	80029ec <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800299e:	605a      	str	r2, [r3, #4]
}
 80029a0:	e024      	b.n	80029ec <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10e      	bne.n	80029c8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	11db      	asrs	r3, r3, #7
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f003 0306 	and.w	r3, r3, #6
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	f063 030f 	orn	r3, r3, #15
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	611a      	str	r2, [r3, #16]
}
 80029c6:	e011      	b.n	80029ec <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d10d      	bne.n	80029ec <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	11db      	asrs	r3, r3, #7
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	f003 0306 	and.w	r3, r3, #6
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	f063 030e 	orn	r3, r3, #14
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	611a      	str	r2, [r3, #16]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d004      	beq.n	8002a1e <I2C_Master_ADD10+0x26>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d108      	bne.n	8002a30 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00c      	beq.n	8002a40 <I2C_Master_ADD10+0x48>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a3e:	605a      	str	r2, [r3, #4]
  }
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b091      	sub	sp, #68	@ 0x44
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a62:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b22      	cmp	r3, #34	@ 0x22
 8002a74:	f040 8169 	bne.w	8002d4a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d10f      	bne.n	8002aa0 <I2C_Master_ADDR+0x54>
 8002a80:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002a84:	2b40      	cmp	r3, #64	@ 0x40
 8002a86:	d10b      	bne.n	8002aa0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a88:	2300      	movs	r3, #0
 8002a8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a9e:	e160      	b.n	8002d62 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d11d      	bne.n	8002ae4 <I2C_Master_ADDR+0x98>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002ab0:	d118      	bne.n	8002ae4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ad6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	651a      	str	r2, [r3, #80]	@ 0x50
 8002ae2:	e13e      	b.n	8002d62 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d113      	bne.n	8002b16 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aee:	2300      	movs	r3, #0
 8002af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	e115      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	f040 808a 	bne.w	8002c36 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b28:	d137      	bne.n	8002b9a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b38:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b48:	d113      	bne.n	8002b72 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b58:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	e0e7      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b72:	2300      	movs	r3, #0
 8002b74:	623b      	str	r3, [r7, #32]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	623b      	str	r3, [r7, #32]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	623b      	str	r3, [r7, #32]
 8002b86:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	e0d3      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d02e      	beq.n	8002bfe <I2C_Master_ADDR+0x1b2>
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d02b      	beq.n	8002bfe <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ba8:	2b12      	cmp	r3, #18
 8002baa:	d102      	bne.n	8002bb2 <I2C_Master_ADDR+0x166>
 8002bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d125      	bne.n	8002bfe <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d00e      	beq.n	8002bd6 <I2C_Master_ADDR+0x18a>
 8002bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d00b      	beq.n	8002bd6 <I2C_Master_ADDR+0x18a>
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bc0:	2b10      	cmp	r3, #16
 8002bc2:	d008      	beq.n	8002bd6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	e007      	b.n	8002be6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002be4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	e0a1      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c0c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61bb      	str	r3, [r7, #24]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	61bb      	str	r3, [r7, #24]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	e085      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d14d      	bne.n	8002cdc <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d016      	beq.n	8002c74 <I2C_Master_ADDR+0x228>
 8002c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d013      	beq.n	8002c74 <I2C_Master_ADDR+0x228>
 8002c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c4e:	2b10      	cmp	r3, #16
 8002c50:	d010      	beq.n	8002c74 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c60:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	e007      	b.n	8002c84 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002c82:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c92:	d117      	bne.n	8002cc4 <I2C_Master_ADDR+0x278>
 8002c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c96:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c9a:	d00b      	beq.n	8002cb4 <I2C_Master_ADDR+0x268>
 8002c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d008      	beq.n	8002cb4 <I2C_Master_ADDR+0x268>
 8002ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d005      	beq.n	8002cb4 <I2C_Master_ADDR+0x268>
 8002ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002caa:	2b10      	cmp	r3, #16
 8002cac:	d002      	beq.n	8002cb4 <I2C_Master_ADDR+0x268>
 8002cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d107      	bne.n	8002cc4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cc2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	e032      	b.n	8002d42 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002cea:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cf6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cfa:	d117      	bne.n	8002d2c <I2C_Master_ADDR+0x2e0>
 8002cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002d02:	d00b      	beq.n	8002d1c <I2C_Master_ADDR+0x2d0>
 8002d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d008      	beq.n	8002d1c <I2C_Master_ADDR+0x2d0>
 8002d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	d005      	beq.n	8002d1c <I2C_Master_ADDR+0x2d0>
 8002d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d12:	2b10      	cmp	r3, #16
 8002d14:	d002      	beq.n	8002d1c <I2C_Master_ADDR+0x2d0>
 8002d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d18:	2b20      	cmp	r3, #32
 8002d1a:	d107      	bne.n	8002d2c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d2a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002d48:	e00b      	b.n	8002d62 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	695b      	ldr	r3, [r3, #20]
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	e7ff      	b.n	8002d62 <I2C_Master_ADDR+0x316>
 8002d62:	bf00      	nop
 8002d64:	3744      	adds	r7, #68	@ 0x44
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b084      	sub	sp, #16
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d7c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d02b      	beq.n	8002de0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8c:	781a      	ldrb	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d114      	bne.n	8002de0 <I2C_SlaveTransmit_TXE+0x72>
 8002db6:	7bfb      	ldrb	r3, [r7, #15]
 8002db8:	2b29      	cmp	r3, #41	@ 0x29
 8002dba:	d111      	bne.n	8002de0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dca:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2221      	movs	r2, #33	@ 0x21
 8002dd0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2228      	movs	r2, #40	@ 0x28
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fd fc1a 	bl	8000614 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d011      	beq.n	8002e1e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	781a      	ldrb	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b084      	sub	sp, #16
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e38:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d02c      	beq.n	8002e9e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	691a      	ldr	r2, [r3, #16]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	b2d2      	uxtb	r2, r2
 8002e50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	3b01      	subs	r3, #1
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d114      	bne.n	8002e9e <I2C_SlaveReceive_RXNE+0x74>
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e78:	d111      	bne.n	8002e9e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e88:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2222      	movs	r2, #34	@ 0x22
 8002e8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2228      	movs	r2, #40	@ 0x28
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7fd fbb1 	bl	8000600 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d012      	beq.n	8002ede <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
 8002ef2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002f04:	2b28      	cmp	r3, #40	@ 0x28
 8002f06:	d125      	bne.n	8002f54 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f16:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d103      	bne.n	8002f38 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	81bb      	strh	r3, [r7, #12]
 8002f36:	e002      	b.n	8002f3e <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002f46:	89ba      	ldrh	r2, [r7, #12]
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7ff f926 	bl	800219e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002f52:	e00e      	b.n	8002f72 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f54:	2300      	movs	r3, #0
 8002f56:	60bb      	str	r3, [r7, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8002f72:	bf00      	nop
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f8a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f9a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	60bb      	str	r3, [r7, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fc8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fd8:	d172      	bne.n	80030c0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
 8002fdc:	2b22      	cmp	r3, #34	@ 0x22
 8002fde:	d002      	beq.n	8002fe6 <I2C_Slave_STOPF+0x6a>
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
 8002fe2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fe4:	d135      	bne.n	8003052 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d005      	beq.n	800300a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	f043 0204 	orr.w	r2, r3, #4
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003018:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fb89 	bl	8001736 <HAL_DMA_GetState>
 8003024:	4603      	mov	r3, r0
 8003026:	2b01      	cmp	r3, #1
 8003028:	d049      	beq.n	80030be <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302e:	4a69      	ldr	r2, [pc, #420]	@ (80031d4 <I2C_Slave_STOPF+0x258>)
 8003030:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003036:	4618      	mov	r0, r3
 8003038:	f7fe fb5b 	bl	80016f2 <HAL_DMA_Abort_IT>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d03d      	beq.n	80030be <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800304c:	4610      	mov	r0, r2
 800304e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003050:	e035      	b.n	80030be <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	b29a      	uxth	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	f043 0204 	orr.w	r2, r3, #4
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003084:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800308a:	4618      	mov	r0, r3
 800308c:	f7fe fb53 	bl	8001736 <HAL_DMA_GetState>
 8003090:	4603      	mov	r3, r0
 8003092:	2b01      	cmp	r3, #1
 8003094:	d014      	beq.n	80030c0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309a:	4a4e      	ldr	r2, [pc, #312]	@ (80031d4 <I2C_Slave_STOPF+0x258>)
 800309c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fb25 	bl	80016f2 <HAL_DMA_Abort_IT>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d008      	beq.n	80030c0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030b8:	4610      	mov	r0, r2
 80030ba:	4798      	blx	r3
 80030bc:	e000      	b.n	80030c0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030be:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d03e      	beq.n	8003148 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d112      	bne.n	80030fe <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	691a      	ldr	r2, [r3, #16]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003108:	2b40      	cmp	r3, #64	@ 0x40
 800310a:	d112      	bne.n	8003132 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	f043 0204 	orr.w	r2, r3, #4
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f8b7 	bl	80032c4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003156:	e039      	b.n	80031cc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	2b2a      	cmp	r3, #42	@ 0x2a
 800315c:	d109      	bne.n	8003172 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2228      	movs	r2, #40	@ 0x28
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7fd fa47 	bl	8000600 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b28      	cmp	r3, #40	@ 0x28
 800317c:	d111      	bne.n	80031a2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a15      	ldr	r2, [pc, #84]	@ (80031d8 <I2C_Slave_STOPF+0x25c>)
 8003182:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff f80d 	bl	80021ba <HAL_I2C_ListenCpltCallback>
}
 80031a0:	e014      	b.n	80031cc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a6:	2b22      	cmp	r3, #34	@ 0x22
 80031a8:	d002      	beq.n	80031b0 <I2C_Slave_STOPF+0x234>
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b22      	cmp	r3, #34	@ 0x22
 80031ae:	d10d      	bne.n	80031cc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7fd fa1a 	bl	8000600 <HAL_I2C_SlaveRxCpltCallback>
}
 80031cc:	bf00      	nop
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	08003529 	.word	0x08003529
 80031d8:	ffff0000 	.word	0xffff0000

080031dc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ea:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b08      	cmp	r3, #8
 80031f6:	d002      	beq.n	80031fe <I2C_Slave_AF+0x22>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b20      	cmp	r3, #32
 80031fc:	d129      	bne.n	8003252 <I2C_Slave_AF+0x76>
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
 8003200:	2b28      	cmp	r3, #40	@ 0x28
 8003202:	d126      	bne.n	8003252 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a2e      	ldr	r2, [pc, #184]	@ (80032c0 <I2C_Slave_AF+0xe4>)
 8003208:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003218:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003222:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003232:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2220      	movs	r2, #32
 800323e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7fe ffb5 	bl	80021ba <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003250:	e031      	b.n	80032b6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003252:	7bfb      	ldrb	r3, [r7, #15]
 8003254:	2b21      	cmp	r3, #33	@ 0x21
 8003256:	d129      	bne.n	80032ac <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a19      	ldr	r2, [pc, #100]	@ (80032c0 <I2C_Slave_AF+0xe4>)
 800325c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2221      	movs	r2, #33	@ 0x21
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003282:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800328c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800329c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7fe fd62 	bl	8001d68 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7fd f9b5 	bl	8000614 <HAL_I2C_SlaveTxCpltCallback>
}
 80032aa:	e004      	b.n	80032b6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032b4:	615a      	str	r2, [r3, #20]
}
 80032b6:	bf00      	nop
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	ffff0000 	.word	0xffff0000

080032c4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80032dc:	7bbb      	ldrb	r3, [r7, #14]
 80032de:	2b10      	cmp	r3, #16
 80032e0:	d002      	beq.n	80032e8 <I2C_ITError+0x24>
 80032e2:	7bbb      	ldrb	r3, [r7, #14]
 80032e4:	2b40      	cmp	r3, #64	@ 0x40
 80032e6:	d10a      	bne.n	80032fe <I2C_ITError+0x3a>
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
 80032ea:	2b22      	cmp	r3, #34	@ 0x22
 80032ec:	d107      	bne.n	80032fe <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032fc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003304:	2b28      	cmp	r3, #40	@ 0x28
 8003306:	d107      	bne.n	8003318 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2228      	movs	r2, #40	@ 0x28
 8003312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003316:	e015      	b.n	8003344 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003322:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003326:	d00a      	beq.n	800333e <I2C_ITError+0x7a>
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	2b60      	cmp	r3, #96	@ 0x60
 800332c:	d007      	beq.n	800333e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800334e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003352:	d162      	bne.n	800341a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003362:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003368:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d020      	beq.n	80033b4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003376:	4a6a      	ldr	r2, [pc, #424]	@ (8003520 <I2C_ITError+0x25c>)
 8003378:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe f9b7 	bl	80016f2 <HAL_DMA_Abort_IT>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 8089 	beq.w	800349e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033ae:	4610      	mov	r0, r2
 80033b0:	4798      	blx	r3
 80033b2:	e074      	b.n	800349e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b8:	4a59      	ldr	r2, [pc, #356]	@ (8003520 <I2C_ITError+0x25c>)
 80033ba:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fe f996 	bl	80016f2 <HAL_DMA_Abort_IT>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d068      	beq.n	800349e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d6:	2b40      	cmp	r3, #64	@ 0x40
 80033d8:	d10b      	bne.n	80033f2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	691a      	ldr	r2, [r3, #16]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2220      	movs	r2, #32
 8003406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003414:	4610      	mov	r0, r2
 8003416:	4798      	blx	r3
 8003418:	e041      	b.n	800349e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b60      	cmp	r3, #96	@ 0x60
 8003424:	d125      	bne.n	8003472 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800343e:	2b40      	cmp	r3, #64	@ 0x40
 8003440:	d10b      	bne.n	800345a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0201 	bic.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7fe fecd 	bl	800220a <HAL_I2C_AbortCpltCallback>
 8003470:	e015      	b.n	800349e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800347c:	2b40      	cmp	r3, #64	@ 0x40
 800347e:	d10b      	bne.n	8003498 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003492:	1c5a      	adds	r2, r3, #1
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7fe feac 	bl	80021f6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10e      	bne.n	80034cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d109      	bne.n	80034cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d104      	bne.n	80034cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d007      	beq.n	80034dc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034da:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d113      	bne.n	8003518 <I2C_ITError+0x254>
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
 80034f2:	2b28      	cmp	r3, #40	@ 0x28
 80034f4:	d110      	bne.n	8003518 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003524 <I2C_ITError+0x260>)
 80034fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2220      	movs	r2, #32
 8003506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fe fe51 	bl	80021ba <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	08003529 	.word	0x08003529
 8003524:	ffff0000 	.word	0xffff0000

08003528 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003540:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003542:	4b4b      	ldr	r3, [pc, #300]	@ (8003670 <I2C_DMAAbort+0x148>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	08db      	lsrs	r3, r3, #3
 8003548:	4a4a      	ldr	r2, [pc, #296]	@ (8003674 <I2C_DMAAbort+0x14c>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	0a1a      	lsrs	r2, r3, #8
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	00da      	lsls	r2, r3, #3
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d106      	bne.n	8003570 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800356e:	e00a      	b.n	8003586 <I2C_DMAAbort+0x5e>
    }
    count--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3b01      	subs	r3, #1
 8003574:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003584:	d0ea      	beq.n	800355c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003592:	2200      	movs	r2, #0
 8003594:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	2200      	movs	r2, #0
 80035a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	2200      	movs	r2, #0
 80035ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c8:	2200      	movs	r2, #0
 80035ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d8:	2200      	movs	r2, #0
 80035da:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0201 	bic.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b60      	cmp	r3, #96	@ 0x60
 80035f6:	d10e      	bne.n	8003616 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2220      	movs	r2, #32
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	2200      	movs	r2, #0
 800360c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800360e:	6978      	ldr	r0, [r7, #20]
 8003610:	f7fe fdfb 	bl	800220a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003614:	e027      	b.n	8003666 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800361c:	2b28      	cmp	r3, #40	@ 0x28
 800361e:	d117      	bne.n	8003650 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800363e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2228      	movs	r2, #40	@ 0x28
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800364e:	e007      	b.n	8003660 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003660:	6978      	ldr	r0, [r7, #20]
 8003662:	f7fe fdc8 	bl	80021f6 <HAL_I2C_ErrorCallback>
}
 8003666:	bf00      	nop
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000004 	.word	0x20000004
 8003674:	14f8b589 	.word	0x14f8b589

08003678 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003684:	4b13      	ldr	r3, [pc, #76]	@ (80036d4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	08db      	lsrs	r3, r3, #3
 800368a:	4a13      	ldr	r2, [pc, #76]	@ (80036d8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800368c:	fba2 2303 	umull	r2, r3, r2, r3
 8003690:	0a1a      	lsrs	r2, r3, #8
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	3b01      	subs	r3, #1
 800369e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d107      	bne.n	80036b6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036aa:	f043 0220 	orr.w	r2, r3, #32
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e008      	b.n	80036c8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036c4:	d0e9      	beq.n	800369a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	20000004 	.word	0x20000004
 80036d8:	14f8b589 	.word	0x14f8b589

080036dc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80036ec:	d103      	bne.n	80036f6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80036f4:	e007      	b.n	8003706 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80036fe:	d102      	bne.n	8003706 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2208      	movs	r2, #8
 8003704:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003706:	bf00      	nop
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003712:	b480      	push	{r7}
 8003714:	b083      	sub	sp, #12
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
 800371a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b20      	cmp	r3, #32
 8003726:	d129      	bne.n	800377c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2224      	movs	r2, #36	@ 0x24
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0201 	bic.w	r2, r2, #1
 800373e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0210 	bic.w	r2, r2, #16
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003778:	2300      	movs	r3, #0
 800377a:	e000      	b.n	800377e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800377c:	2302      	movs	r3, #2
  }
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003794:	2300      	movs	r3, #0
 8003796:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	d12a      	bne.n	80037fa <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2224      	movs	r2, #36	@ 0x24
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80037c4:	89fb      	ldrh	r3, [r7, #14]
 80037c6:	f023 030f 	bic.w	r3, r3, #15
 80037ca:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	89fb      	ldrh	r3, [r7, #14]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	89fa      	ldrh	r2, [r7, #14]
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e000      	b.n	80037fc <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80037fa:	2302      	movs	r3, #2
  }
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e267      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d075      	beq.n	8003912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003826:	4b88      	ldr	r3, [pc, #544]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	2b04      	cmp	r3, #4
 8003830:	d00c      	beq.n	800384c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003832:	4b85      	ldr	r3, [pc, #532]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800383a:	2b08      	cmp	r3, #8
 800383c:	d112      	bne.n	8003864 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800383e:	4b82      	ldr	r3, [pc, #520]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800384a:	d10b      	bne.n	8003864 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d05b      	beq.n	8003910 <HAL_RCC_OscConfig+0x108>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d157      	bne.n	8003910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e242      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386c:	d106      	bne.n	800387c <HAL_RCC_OscConfig+0x74>
 800386e:	4b76      	ldr	r3, [pc, #472]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a75      	ldr	r2, [pc, #468]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	e01d      	b.n	80038b8 <HAL_RCC_OscConfig+0xb0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003884:	d10c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x98>
 8003886:	4b70      	ldr	r3, [pc, #448]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a6f      	ldr	r2, [pc, #444]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800388c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003890:	6013      	str	r3, [r2, #0]
 8003892:	4b6d      	ldr	r3, [pc, #436]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a6c      	ldr	r2, [pc, #432]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e00b      	b.n	80038b8 <HAL_RCC_OscConfig+0xb0>
 80038a0:	4b69      	ldr	r3, [pc, #420]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a68      	ldr	r2, [pc, #416]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	4b66      	ldr	r3, [pc, #408]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a65      	ldr	r2, [pc, #404]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d013      	beq.n	80038e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c0:	f7fd fc8e 	bl	80011e0 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038c8:	f7fd fc8a 	bl	80011e0 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b64      	cmp	r3, #100	@ 0x64
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e207      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b5b      	ldr	r3, [pc, #364]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0xc0>
 80038e6:	e014      	b.n	8003912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fd fc7a 	bl	80011e0 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f0:	f7fd fc76 	bl	80011e0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	@ 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e1f3      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003902:	4b51      	ldr	r3, [pc, #324]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0xe8>
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d063      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800391e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800392a:	4b47      	ldr	r3, [pc, #284]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003932:	2b08      	cmp	r3, #8
 8003934:	d11c      	bne.n	8003970 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003936:	4b44      	ldr	r3, [pc, #272]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d116      	bne.n	8003970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003942:	4b41      	ldr	r3, [pc, #260]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d005      	beq.n	800395a <HAL_RCC_OscConfig+0x152>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d001      	beq.n	800395a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e1c7      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	4937      	ldr	r1, [pc, #220]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800396a:	4313      	orrs	r3, r2
 800396c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396e:	e03a      	b.n	80039e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003978:	4b34      	ldr	r3, [pc, #208]	@ (8003a4c <HAL_RCC_OscConfig+0x244>)
 800397a:	2201      	movs	r2, #1
 800397c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397e:	f7fd fc2f 	bl	80011e0 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003986:	f7fd fc2b 	bl	80011e0 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e1a8      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003998:	4b2b      	ldr	r3, [pc, #172]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0f0      	beq.n	8003986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a4:	4b28      	ldr	r3, [pc, #160]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4925      	ldr	r1, [pc, #148]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
 80039b8:	e015      	b.n	80039e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ba:	4b24      	ldr	r3, [pc, #144]	@ (8003a4c <HAL_RCC_OscConfig+0x244>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fd fc0e 	bl	80011e0 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039c8:	f7fd fc0a 	bl	80011e0 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e187      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039da:	4b1b      	ldr	r3, [pc, #108]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d036      	beq.n	8003a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d016      	beq.n	8003a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039fa:	4b15      	ldr	r3, [pc, #84]	@ (8003a50 <HAL_RCC_OscConfig+0x248>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a00:	f7fd fbee 	bl	80011e0 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a08:	f7fd fbea 	bl	80011e0 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e167      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0x200>
 8003a26:	e01b      	b.n	8003a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a28:	4b09      	ldr	r3, [pc, #36]	@ (8003a50 <HAL_RCC_OscConfig+0x248>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2e:	f7fd fbd7 	bl	80011e0 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a34:	e00e      	b.n	8003a54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a36:	f7fd fbd3 	bl	80011e0 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d907      	bls.n	8003a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e150      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	42470000 	.word	0x42470000
 8003a50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a54:	4b88      	ldr	r3, [pc, #544]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1ea      	bne.n	8003a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 8097 	beq.w	8003b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a72:	4b81      	ldr	r3, [pc, #516]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10f      	bne.n	8003a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	4b7d      	ldr	r3, [pc, #500]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	4a7c      	ldr	r2, [pc, #496]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9e:	4b77      	ldr	r3, [pc, #476]	@ (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d118      	bne.n	8003adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aaa:	4b74      	ldr	r3, [pc, #464]	@ (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a73      	ldr	r2, [pc, #460]	@ (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab6:	f7fd fb93 	bl	80011e0 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7fd fb8f 	bl	80011e0 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e10c      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d106      	bne.n	8003af2 <HAL_RCC_OscConfig+0x2ea>
 8003ae4:	4b64      	ldr	r3, [pc, #400]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae8:	4a63      	ldr	r2, [pc, #396]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003af0:	e01c      	b.n	8003b2c <HAL_RCC_OscConfig+0x324>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d10c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x30c>
 8003afa:	4b5f      	ldr	r3, [pc, #380]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	4a5e      	ldr	r2, [pc, #376]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b00:	f043 0304 	orr.w	r3, r3, #4
 8003b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b06:	4b5c      	ldr	r3, [pc, #368]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b12:	e00b      	b.n	8003b2c <HAL_RCC_OscConfig+0x324>
 8003b14:	4b58      	ldr	r3, [pc, #352]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b18:	4a57      	ldr	r2, [pc, #348]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b20:	4b55      	ldr	r3, [pc, #340]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b24:	4a54      	ldr	r2, [pc, #336]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f023 0304 	bic.w	r3, r3, #4
 8003b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d015      	beq.n	8003b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b34:	f7fd fb54 	bl	80011e0 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3a:	e00a      	b.n	8003b52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3c:	f7fd fb50 	bl	80011e0 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e0cb      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b52:	4b49      	ldr	r3, [pc, #292]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0ee      	beq.n	8003b3c <HAL_RCC_OscConfig+0x334>
 8003b5e:	e014      	b.n	8003b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b60:	f7fd fb3e 	bl	80011e0 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b66:	e00a      	b.n	8003b7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b68:	f7fd fb3a 	bl	80011e0 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e0b5      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1ee      	bne.n	8003b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b8a:	7dfb      	ldrb	r3, [r7, #23]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d105      	bne.n	8003b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b90:	4b39      	ldr	r3, [pc, #228]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	4a38      	ldr	r2, [pc, #224]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 80a1 	beq.w	8003ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ba6:	4b34      	ldr	r3, [pc, #208]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d05c      	beq.n	8003c6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d141      	bne.n	8003c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bba:	4b31      	ldr	r3, [pc, #196]	@ (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fd fb0e 	bl	80011e0 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc8:	f7fd fb0a 	bl	80011e0 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e087      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bda:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69da      	ldr	r2, [r3, #28]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bfc:	085b      	lsrs	r3, r3, #1
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	041b      	lsls	r3, r3, #16
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	061b      	lsls	r3, r3, #24
 8003c0a:	491b      	ldr	r1, [pc, #108]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c10:	4b1b      	ldr	r3, [pc, #108]	@ (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c16:	f7fd fae3 	bl	80011e0 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c1e:	f7fd fadf 	bl	80011e0 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e05c      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c30:	4b11      	ldr	r3, [pc, #68]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x416>
 8003c3c:	e054      	b.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c3e:	4b10      	ldr	r3, [pc, #64]	@ (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fd facc 	bl	80011e0 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4c:	f7fd fac8 	bl	80011e0 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e045      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5e:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x444>
 8003c6a:	e03d      	b.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d107      	bne.n	8003c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e038      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	40007000 	.word	0x40007000
 8003c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c84:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf4 <HAL_RCC_OscConfig+0x4ec>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d028      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d121      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d11a      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d111      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cca:	085b      	lsrs	r3, r3, #1
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40023800 	.word	0x40023800

08003cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e0cc      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d0c:	4b68      	ldr	r3, [pc, #416]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d90c      	bls.n	8003d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1a:	4b65      	ldr	r3, [pc, #404]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d22:	4b63      	ldr	r3, [pc, #396]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 030f 	and.w	r3, r3, #15
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d001      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0b8      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d020      	beq.n	8003d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d4c:	4b59      	ldr	r3, [pc, #356]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	4a58      	ldr	r2, [pc, #352]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0308 	and.w	r3, r3, #8
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d64:	4b53      	ldr	r3, [pc, #332]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a52      	ldr	r2, [pc, #328]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d70:	4b50      	ldr	r3, [pc, #320]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	494d      	ldr	r1, [pc, #308]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d044      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	4b47      	ldr	r3, [pc, #284]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d119      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e07f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d003      	beq.n	8003db6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db6:	4b3f      	ldr	r3, [pc, #252]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d109      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e06f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e067      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dd6:	4b37      	ldr	r3, [pc, #220]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f023 0203 	bic.w	r2, r3, #3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	4934      	ldr	r1, [pc, #208]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de8:	f7fd f9fa 	bl	80011e0 <HAL_GetTick>
 8003dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dee:	e00a      	b.n	8003e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df0:	f7fd f9f6 	bl	80011e0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e04f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e06:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 020c 	and.w	r2, r3, #12
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d1eb      	bne.n	8003df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e18:	4b25      	ldr	r3, [pc, #148]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 030f 	and.w	r3, r3, #15
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d20c      	bcs.n	8003e40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b22      	ldr	r3, [pc, #136]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d001      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e032      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e4c:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	4916      	ldr	r1, [pc, #88]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e6a:	4b12      	ldr	r3, [pc, #72]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	00db      	lsls	r3, r3, #3
 8003e78:	490e      	ldr	r1, [pc, #56]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e7e:	f000 f821 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003e82:	4602      	mov	r2, r0
 8003e84:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	490a      	ldr	r1, [pc, #40]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	5ccb      	ldrb	r3, [r1, r3]
 8003e92:	fa22 f303 	lsr.w	r3, r2, r3
 8003e96:	4a09      	ldr	r2, [pc, #36]	@ (8003ebc <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e9a:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fd f95a 	bl	8001158 <HAL_InitTick>

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023c00 	.word	0x40023c00
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	080080e8 	.word	0x080080e8
 8003ebc:	20000004 	.word	0x20000004
 8003ec0:	20000008 	.word	0x20000008

08003ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ec8:	b094      	sub	sp, #80	@ 0x50
 8003eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003edc:	4b79      	ldr	r3, [pc, #484]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 030c 	and.w	r3, r3, #12
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d00d      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0x40>
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	f200 80e1 	bhi.w	80040b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d002      	beq.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ef2:	2b04      	cmp	r3, #4
 8003ef4:	d003      	beq.n	8003efe <HAL_RCC_GetSysClockFreq+0x3a>
 8003ef6:	e0db      	b.n	80040b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ef8:	4b73      	ldr	r3, [pc, #460]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003efa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003efc:	e0db      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003efe:	4b73      	ldr	r3, [pc, #460]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x208>)
 8003f00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f02:	e0d8      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f04:	4b6f      	ldr	r3, [pc, #444]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d063      	beq.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	099b      	lsrs	r3, r3, #6
 8003f20:	2200      	movs	r2, #0
 8003f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f2e:	2300      	movs	r3, #0
 8003f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f36:	4622      	mov	r2, r4
 8003f38:	462b      	mov	r3, r5
 8003f3a:	f04f 0000 	mov.w	r0, #0
 8003f3e:	f04f 0100 	mov.w	r1, #0
 8003f42:	0159      	lsls	r1, r3, #5
 8003f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f48:	0150      	lsls	r0, r2, #5
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4621      	mov	r1, r4
 8003f50:	1a51      	subs	r1, r2, r1
 8003f52:	6139      	str	r1, [r7, #16]
 8003f54:	4629      	mov	r1, r5
 8003f56:	eb63 0301 	sbc.w	r3, r3, r1
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	f04f 0200 	mov.w	r2, #0
 8003f60:	f04f 0300 	mov.w	r3, #0
 8003f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f68:	4659      	mov	r1, fp
 8003f6a:	018b      	lsls	r3, r1, #6
 8003f6c:	4651      	mov	r1, sl
 8003f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f72:	4651      	mov	r1, sl
 8003f74:	018a      	lsls	r2, r1, #6
 8003f76:	4651      	mov	r1, sl
 8003f78:	ebb2 0801 	subs.w	r8, r2, r1
 8003f7c:	4659      	mov	r1, fp
 8003f7e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f96:	4690      	mov	r8, r2
 8003f98:	4699      	mov	r9, r3
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	eb18 0303 	adds.w	r3, r8, r3
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	462b      	mov	r3, r5
 8003fa4:	eb49 0303 	adc.w	r3, r9, r3
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	024b      	lsls	r3, r1, #9
 8003fba:	4621      	mov	r1, r4
 8003fbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	024a      	lsls	r2, r1, #9
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fca:	2200      	movs	r2, #0
 8003fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fd4:	f7fc f90a 	bl	80001ec <__aeabi_uldivmod>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4613      	mov	r3, r2
 8003fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fe0:	e058      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe2:	4b38      	ldr	r3, [pc, #224]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	099b      	lsrs	r3, r3, #6
 8003fe8:	2200      	movs	r2, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	4611      	mov	r1, r2
 8003fee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ff2:	623b      	str	r3, [r7, #32]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ff8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ffc:	4642      	mov	r2, r8
 8003ffe:	464b      	mov	r3, r9
 8004000:	f04f 0000 	mov.w	r0, #0
 8004004:	f04f 0100 	mov.w	r1, #0
 8004008:	0159      	lsls	r1, r3, #5
 800400a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800400e:	0150      	lsls	r0, r2, #5
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4641      	mov	r1, r8
 8004016:	ebb2 0a01 	subs.w	sl, r2, r1
 800401a:	4649      	mov	r1, r9
 800401c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800402c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004030:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004034:	ebb2 040a 	subs.w	r4, r2, sl
 8004038:	eb63 050b 	sbc.w	r5, r3, fp
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	00eb      	lsls	r3, r5, #3
 8004046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800404a:	00e2      	lsls	r2, r4, #3
 800404c:	4614      	mov	r4, r2
 800404e:	461d      	mov	r5, r3
 8004050:	4643      	mov	r3, r8
 8004052:	18e3      	adds	r3, r4, r3
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	464b      	mov	r3, r9
 8004058:	eb45 0303 	adc.w	r3, r5, r3
 800405c:	607b      	str	r3, [r7, #4]
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	f04f 0300 	mov.w	r3, #0
 8004066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800406a:	4629      	mov	r1, r5
 800406c:	028b      	lsls	r3, r1, #10
 800406e:	4621      	mov	r1, r4
 8004070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004074:	4621      	mov	r1, r4
 8004076:	028a      	lsls	r2, r1, #10
 8004078:	4610      	mov	r0, r2
 800407a:	4619      	mov	r1, r3
 800407c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800407e:	2200      	movs	r2, #0
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	61fa      	str	r2, [r7, #28]
 8004084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004088:	f7fc f8b0 	bl	80001ec <__aeabi_uldivmod>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4613      	mov	r3, r2
 8004092:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004094:	4b0b      	ldr	r3, [pc, #44]	@ (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	0c1b      	lsrs	r3, r3, #16
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	3301      	adds	r3, #1
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80040a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040ae:	e002      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040b0:	4b05      	ldr	r3, [pc, #20]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3750      	adds	r7, #80	@ 0x50
 80040bc:	46bd      	mov	sp, r7
 80040be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040c2:	bf00      	nop
 80040c4:	40023800 	.word	0x40023800
 80040c8:	00f42400 	.word	0x00f42400
 80040cc:	007a1200 	.word	0x007a1200

080040d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040d4:	4b03      	ldr	r3, [pc, #12]	@ (80040e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040d6:	681b      	ldr	r3, [r3, #0]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	20000004 	.word	0x20000004

080040e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040ec:	f7ff fff0 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 80040f0:	4602      	mov	r2, r0
 80040f2:	4b05      	ldr	r3, [pc, #20]	@ (8004108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	0a9b      	lsrs	r3, r3, #10
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	4903      	ldr	r1, [pc, #12]	@ (800410c <HAL_RCC_GetPCLK1Freq+0x24>)
 80040fe:	5ccb      	ldrb	r3, [r1, r3]
 8004100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004104:	4618      	mov	r0, r3
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40023800 	.word	0x40023800
 800410c:	080080f8 	.word	0x080080f8

08004110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004114:	f7ff ffdc 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	0b5b      	lsrs	r3, r3, #13
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	4903      	ldr	r1, [pc, #12]	@ (8004134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40023800 	.word	0x40023800
 8004134:	080080f8 	.word	0x080080f8

08004138 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e07b      	b.n	8004242 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414e:	2b00      	cmp	r3, #0
 8004150:	d108      	bne.n	8004164 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800415a:	d009      	beq.n	8004170 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	61da      	str	r2, [r3, #28]
 8004162:	e005      	b.n	8004170 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d106      	bne.n	8004190 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fc fea4 	bl	8000ed8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80041b8:	431a      	orrs	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f4:	ea42 0103 	orr.w	r1, r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	0c1b      	lsrs	r3, r3, #16
 800420e:	f003 0104 	and.w	r1, r3, #4
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004216:	f003 0210 	and.w	r2, r3, #16
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69da      	ldr	r2, [r3, #28]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004230:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	4613      	mov	r3, r2
 8004258:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_SPI_Transmit_IT+0x1a>
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e06a      	b.n	8004340 <HAL_SPI_Transmit_IT+0xf4>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b01      	cmp	r3, #1
 8004274:	d001      	beq.n	800427a <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8004276:	2302      	movs	r3, #2
 8004278:	e062      	b.n	8004340 <HAL_SPI_Transmit_IT+0xf4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004280:	2b01      	cmp	r3, #1
 8004282:	d101      	bne.n	8004288 <HAL_SPI_Transmit_IT+0x3c>
 8004284:	2302      	movs	r3, #2
 8004286:	e05b      	b.n	8004340 <HAL_SPI_Transmit_IT+0xf4>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2203      	movs	r2, #3
 8004294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	88fa      	ldrh	r2, [r7, #6]
 80042a8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	88fa      	ldrh	r2, [r7, #6]
 80042ae:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_SPI_Transmit_IT+0x8c>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	4a1e      	ldr	r2, [pc, #120]	@ (800434c <HAL_SPI_Transmit_IT+0x100>)
 80042d4:	645a      	str	r2, [r3, #68]	@ 0x44
 80042d6:	e002      	b.n	80042de <HAL_SPI_Transmit_IT+0x92>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	4a1d      	ldr	r2, [pc, #116]	@ (8004350 <HAL_SPI_Transmit_IT+0x104>)
 80042dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e6:	d10f      	bne.n	8004308 <HAL_SPI_Transmit_IT+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004306:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004312:	2b40      	cmp	r3, #64	@ 0x40
 8004314:	d007      	beq.n	8004326 <HAL_SPI_Transmit_IT+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004324:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 800433c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	08004a1d 	.word	0x08004a1d
 8004350:	080049d7 	.word	0x080049d7

08004354 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	4613      	mov	r3, r2
 8004360:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d001      	beq.n	8004372 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800436e:	2302      	movs	r3, #2
 8004370:	e07f      	b.n	8004472 <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d110      	bne.n	800439c <HAL_SPI_Receive_IT+0x48>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004382:	d10b      	bne.n	800439c <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2204      	movs	r2, #4
 8004388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800438c:	88fb      	ldrh	r3, [r7, #6]
 800438e:	68ba      	ldr	r2, [r7, #8]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 f876 	bl	8004484 <HAL_SPI_TransmitReceive_IT>
 8004398:	4603      	mov	r3, r0
 800439a:	e06a      	b.n	8004472 <HAL_SPI_Receive_IT+0x11e>
  }


  if ((pData == NULL) || (Size == 0U))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_Receive_IT+0x54>
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e062      	b.n	8004472 <HAL_SPI_Receive_IT+0x11e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_SPI_Receive_IT+0x66>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e05b      	b.n	8004472 <HAL_SPI_Receive_IT+0x11e>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2204      	movs	r2, #4
 80043c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	88fa      	ldrh	r2, [r7, #6]
 80043e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	4a1d      	ldr	r2, [pc, #116]	@ (800447c <HAL_SPI_Receive_IT+0x128>)
 8004406:	641a      	str	r2, [r3, #64]	@ 0x40
 8004408:	e002      	b.n	8004410 <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4a1c      	ldr	r2, [pc, #112]	@ (8004480 <HAL_SPI_Receive_IT+0x12c>)
 800440e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004418:	d10f      	bne.n	800443a <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004428:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004438:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d007      	beq.n	8004458 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004456:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800446e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	08004991 	.word	0x08004991
 8004480:	08004947 	.word	0x08004947

08004484 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004498:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044a0:	7dfb      	ldrb	r3, [r7, #23]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d00c      	beq.n	80044c0 <HAL_SPI_TransmitReceive_IT+0x3c>
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044ac:	d106      	bne.n	80044bc <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d102      	bne.n	80044bc <HAL_SPI_TransmitReceive_IT+0x38>
 80044b6:	7dfb      	ldrb	r3, [r7, #23]
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d001      	beq.n	80044c0 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_BUSY;
 80044bc:	2302      	movs	r3, #2
 80044be:	e061      	b.n	8004584 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <HAL_SPI_TransmitReceive_IT+0x4e>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d002      	beq.n	80044d2 <HAL_SPI_TransmitReceive_IT+0x4e>
 80044cc:	887b      	ldrh	r3, [r7, #2]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e056      	b.n	8004584 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_SPI_TransmitReceive_IT+0x60>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e04f      	b.n	8004584 <HAL_SPI_TransmitReceive_IT+0x100>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d003      	beq.n	8004500 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2205      	movs	r2, #5
 80044fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	887a      	ldrh	r2, [r7, #2]
 8004510:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	887a      	ldrh	r2, [r7, #2]
 8004516:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	887a      	ldrh	r2, [r7, #2]
 8004522:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	887a      	ldrh	r2, [r7, #2]
 8004528:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d006      	beq.n	8004540 <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4a16      	ldr	r2, [pc, #88]	@ (8004590 <HAL_SPI_TransmitReceive_IT+0x10c>)
 8004536:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4a16      	ldr	r2, [pc, #88]	@ (8004594 <HAL_SPI_TransmitReceive_IT+0x110>)
 800453c:	645a      	str	r2, [r3, #68]	@ 0x44
 800453e:	e005      	b.n	800454c <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4a15      	ldr	r2, [pc, #84]	@ (8004598 <HAL_SPI_TransmitReceive_IT+0x114>)
 8004544:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	4a14      	ldr	r2, [pc, #80]	@ (800459c <HAL_SPI_TransmitReceive_IT+0x118>)
 800454a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004556:	2b40      	cmp	r3, #64	@ 0x40
 8004558:	d007      	beq.n	800456a <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004568:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8004580:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	371c      	adds	r7, #28
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	08004889 	.word	0x08004889
 8004594:	080048e9 	.word	0x080048e9
 8004598:	080047c5 	.word	0x080047c5
 800459c:	08004829 	.word	0x08004829

080045a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10e      	bne.n	80045e0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d009      	beq.n	80045e0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d004      	beq.n	80045e0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	4798      	blx	r3
    return;
 80045de:	e0ce      	b.n	800477e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d009      	beq.n	80045fe <HAL_SPI_IRQHandler+0x5e>
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d004      	beq.n	80045fe <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	4798      	blx	r3
    return;
 80045fc:	e0bf      	b.n	800477e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10a      	bne.n	800461e <HAL_SPI_IRQHandler+0x7e>
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d105      	bne.n	800461e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 80b0 	beq.w	800477e <HAL_SPI_IRQHandler+0x1de>
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 80aa 	beq.w	800477e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004630:	2b00      	cmp	r3, #0
 8004632:	d023      	beq.n	800467c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800463a:	b2db      	uxtb	r3, r3
 800463c:	2b03      	cmp	r3, #3
 800463e:	d011      	beq.n	8004664 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	f043 0204 	orr.w	r2, r3, #4
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800464c:	2300      	movs	r3, #0
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	e00b      	b.n	800467c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004664:	2300      	movs	r3, #0
 8004666:	613b      	str	r3, [r7, #16]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	693b      	ldr	r3, [r7, #16]
        return;
 800467a:	e080      	b.n	800477e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d014      	beq.n	80046b0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	f043 0201 	orr.w	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00c      	beq.n	80046d4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046be:	f043 0208 	orr.w	r2, r3, #8
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80046c6:	2300      	movs	r3, #0
 80046c8:	60bb      	str	r3, [r7, #8]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	60bb      	str	r3, [r7, #8]
 80046d2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d04f      	beq.n	800477c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046ea:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d104      	bne.n	8004708 <HAL_SPI_IRQHandler+0x168>
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d034      	beq.n	8004772 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0203 	bic.w	r2, r2, #3
 8004716:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471c:	2b00      	cmp	r3, #0
 800471e:	d011      	beq.n	8004744 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004724:	4a17      	ldr	r2, [pc, #92]	@ (8004784 <HAL_SPI_IRQHandler+0x1e4>)
 8004726:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472c:	4618      	mov	r0, r3
 800472e:	f7fc ffe0 	bl	80016f2 <HAL_DMA_Abort_IT>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d005      	beq.n	8004744 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004748:	2b00      	cmp	r3, #0
 800474a:	d016      	beq.n	800477a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004750:	4a0c      	ldr	r2, [pc, #48]	@ (8004784 <HAL_SPI_IRQHandler+0x1e4>)
 8004752:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004758:	4618      	mov	r0, r3
 800475a:	f7fc ffca 	bl	80016f2 <HAL_DMA_Abort_IT>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00a      	beq.n	800477a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004768:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004770:	e003      	b.n	800477a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fb ff3a 	bl	80005ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004778:	e000      	b.n	800477c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800477a:	bf00      	nop
    return;
 800477c:	bf00      	nop
  }
}
 800477e:	3720      	adds	r7, #32
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	0800479d 	.word	0x0800479d

08004788 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7fb ff18 	bl	80005ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f103 020c 	add.w	r2, r3, #12
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d8:	7812      	ldrb	r2, [r2, #0]
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10f      	bne.n	8004820 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800480e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d102      	bne.n	8004820 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fa62 	bl	8004ce4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004820:	bf00      	nop
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	330c      	adds	r3, #12
 800483a:	7812      	ldrb	r2, [r2, #0]
 800483c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b29a      	uxth	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10f      	bne.n	8004880 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800486e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004874:	b29b      	uxth	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d102      	bne.n	8004880 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fa32 	bl	8004ce4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004880:	bf00      	nop
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	b292      	uxth	r2, r2
 800489c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a2:	1c9a      	adds	r2, r3, #2
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3b01      	subs	r3, #1
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10f      	bne.n	80048e0 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ce:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d102      	bne.n	80048e0 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fa02 	bl	8004ce4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80048e0:	bf00      	nop
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f4:	881a      	ldrh	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004900:	1c9a      	adds	r2, r3, #2
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004918:	b29b      	uxth	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10f      	bne.n	800493e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800492c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	d102      	bne.n	800493e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f9d3 	bl	8004ce4 <SPI_CloseRxTx_ISR>
    }
  }
}
 800493e:	bf00      	nop
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b082      	sub	sp, #8
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f103 020c 	add.w	r2, r3, #12
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495a:	7812      	ldrb	r2, [r2, #0]
 800495c:	b2d2      	uxtb	r2, r2
 800495e:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800496e:	b29b      	uxth	r3, r3
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d102      	bne.n	8004988 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 fa22 	bl	8004dcc <SPI_CloseRx_ISR>
  }
}
 8004988:	bf00      	nop
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a2:	b292      	uxth	r2, r2
 80049a4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049aa:	1c9a      	adds	r2, r3, #2
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d102      	bne.n	80049ce <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f9ff 	bl	8004dcc <SPI_CloseRx_ISR>
  }
}
 80049ce:	bf00      	nop
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b082      	sub	sp, #8
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	330c      	adds	r3, #12
 80049e8:	7812      	ldrb	r2, [r2, #0]
 80049ea:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d102      	bne.n	8004a14 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 fa1c 	bl	8004e4c <SPI_CloseTx_ISR>
  }
}
 8004a14:	bf00      	nop
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a28:	881a      	ldrh	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a34:	1c9a      	adds	r2, r3, #2
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d102      	bne.n	8004a58 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f9fa 	bl	8004e4c <SPI_CloseTx_ISR>
  }
}
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b088      	sub	sp, #32
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a70:	f7fc fbb6 	bl	80011e0 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a80:	f7fc fbae 	bl	80011e0 <HAL_GetTick>
 8004a84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a86:	4b39      	ldr	r3, [pc, #228]	@ (8004b6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	015b      	lsls	r3, r3, #5
 8004a8c:	0d1b      	lsrs	r3, r3, #20
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a96:	e054      	b.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a9e:	d050      	beq.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004aa0:	f7fc fb9e 	bl	80011e0 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	69fa      	ldr	r2, [r7, #28]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d902      	bls.n	8004ab6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d13d      	bne.n	8004b32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ac4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ace:	d111      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ad8:	d004      	beq.n	8004ae4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae2:	d107      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004af2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004afc:	d10f      	bne.n	8004b1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e017      	b.n	8004b62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	bf0c      	ite	eq
 8004b52:	2301      	moveq	r3, #1
 8004b54:	2300      	movne	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d19b      	bne.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000004 	.word	0x20000004

08004b70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b84:	d111      	bne.n	8004baa <SPI_EndRxTransaction+0x3a>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b8e:	d004      	beq.n	8004b9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b98:	d107      	bne.n	8004baa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ba8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bb2:	d12a      	bne.n	8004c0a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bbc:	d012      	beq.n	8004be4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2180      	movs	r1, #128	@ 0x80
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f7ff ff49 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d02d      	beq.n	8004c30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd8:	f043 0220 	orr.w	r2, r3, #32
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e026      	b.n	8004c32 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	9300      	str	r3, [sp, #0]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	2200      	movs	r2, #0
 8004bec:	2101      	movs	r1, #1
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f7ff ff36 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d01a      	beq.n	8004c30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bfe:	f043 0220 	orr.w	r2, r3, #32
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e013      	b.n	8004c32 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2200      	movs	r2, #0
 8004c12:	2101      	movs	r1, #1
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f7ff ff23 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d007      	beq.n	8004c30 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c24:	f043 0220 	orr.w	r2, r3, #32
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e000      	b.n	8004c32 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
	...

08004c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b088      	sub	sp, #32
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	2102      	movs	r1, #2
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f7ff ff04 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c62:	f043 0220 	orr.w	r2, r3, #32
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e032      	b.n	8004cd4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004cdc <SPI_EndRxTxTransaction+0xa0>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce0 <SPI_EndRxTxTransaction+0xa4>)
 8004c74:	fba2 2303 	umull	r2, r3, r2, r3
 8004c78:	0d5b      	lsrs	r3, r3, #21
 8004c7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c8c:	d112      	bne.n	8004cb4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2200      	movs	r2, #0
 8004c96:	2180      	movs	r1, #128	@ 0x80
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f7ff fee1 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d016      	beq.n	8004cd2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca8:	f043 0220 	orr.w	r2, r3, #32
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e00f      	b.n	8004cd4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cca:	2b80      	cmp	r3, #128	@ 0x80
 8004ccc:	d0f2      	beq.n	8004cb4 <SPI_EndRxTxTransaction+0x78>
 8004cce:	e000      	b.n	8004cd2 <SPI_EndRxTxTransaction+0x96>
        break;
 8004cd0:	bf00      	nop
  }

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3718      	adds	r7, #24
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	20000004 	.word	0x20000004
 8004ce0:	165e9f81 	.word	0x165e9f81

08004ce4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004cec:	4b35      	ldr	r3, [pc, #212]	@ (8004dc4 <SPI_CloseRxTx_ISR+0xe0>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a35      	ldr	r2, [pc, #212]	@ (8004dc8 <SPI_CloseRxTx_ISR+0xe4>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	0a5b      	lsrs	r3, r3, #9
 8004cf8:	2264      	movs	r2, #100	@ 0x64
 8004cfa:	fb02 f303 	mul.w	r3, r2, r3
 8004cfe:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d00:	f7fc fa6e 	bl	80011e0 <HAL_GetTick>
 8004d04:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0220 	bic.w	r2, r2, #32
 8004d14:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d106      	bne.n	8004d2a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d20:	f043 0220 	orr.w	r2, r3, #32
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d28:	e009      	b.n	8004d3e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0eb      	beq.n	8004d16 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	2164      	movs	r1, #100	@ 0x64
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff ff7a 	bl	8004c3c <SPI_EndRxTxTransaction>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d52:	f043 0220 	orr.w	r2, r3, #32
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10a      	bne.n	8004d78 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d62:	2300      	movs	r3, #0
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d115      	bne.n	8004dac <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d107      	bne.n	8004d9c <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7fb fbf1 	bl	800057c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004d9a:	e00e      	b.n	8004dba <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff fcef 	bl	8004788 <HAL_SPI_TxRxCpltCallback>
}
 8004daa:	e006      	b.n	8004dba <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7fb fc19 	bl	80005ec <HAL_SPI_ErrorCallback>
}
 8004dba:	bf00      	nop
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20000004 	.word	0x20000004
 8004dc8:	057619f1 	.word	0x057619f1

08004dcc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685a      	ldr	r2, [r3, #4]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004de2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004de4:	f7fc f9fc 	bl	80011e0 <HAL_GetTick>
 8004de8:	4603      	mov	r3, r0
 8004dea:	461a      	mov	r2, r3
 8004dec:	2164      	movs	r1, #100	@ 0x64
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff febe 	bl	8004b70 <SPI_EndRxTransaction>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d005      	beq.n	8004e06 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfe:	f043 0220 	orr.w	r2, r3, #32
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10a      	bne.n	8004e24 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60fb      	str	r3, [r7, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d103      	bne.n	8004e3c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7fb fba1 	bl	800057c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004e3a:	e002      	b.n	8004e42 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f7fb fbd5 	bl	80005ec <HAL_SPI_ErrorCallback>
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
	...

08004e4c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004e54:	4b2c      	ldr	r3, [pc, #176]	@ (8004f08 <SPI_CloseTx_ISR+0xbc>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a2c      	ldr	r2, [pc, #176]	@ (8004f0c <SPI_CloseTx_ISR+0xc0>)
 8004e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5e:	0a5b      	lsrs	r3, r3, #9
 8004e60:	2264      	movs	r2, #100	@ 0x64
 8004e62:	fb02 f303 	mul.w	r3, r2, r3
 8004e66:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e68:	f7fc f9ba 	bl	80011e0 <HAL_GetTick>
 8004e6c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d106      	bne.n	8004e82 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e78:	f043 0220 	orr.w	r2, r3, #32
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e80:	e009      	b.n	8004e96 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	3b01      	subs	r3, #1
 8004e86:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d0eb      	beq.n	8004e6e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ea4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	2164      	movs	r1, #100	@ 0x64
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7ff fec6 	bl	8004c3c <SPI_EndRxTxTransaction>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eba:	f043 0220 	orr.w	r2, r3, #32
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10a      	bne.n	8004ee0 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7fb fb7b 	bl	80005ec <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004ef6:	e002      	b.n	8004efe <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7fb fb27 	bl	800054c <HAL_SPI_TxCpltCallback>
}
 8004efe:	bf00      	nop
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	20000004 	.word	0x20000004
 8004f0c:	057619f1 	.word	0x057619f1

08004f10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e042      	b.n	8004fa8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d106      	bne.n	8004f3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7fc f81e 	bl	8000f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2224      	movs	r2, #36	@ 0x24
 8004f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fdbd 	bl	8005ad4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	691a      	ldr	r2, [r3, #16]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695a      	ldr	r2, [r3, #20]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08a      	sub	sp, #40	@ 0x28
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d175      	bne.n	80050bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_UART_Transmit+0x2c>
 8004fd6:	88fb      	ldrh	r3, [r7, #6]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e06e      	b.n	80050be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2221      	movs	r2, #33	@ 0x21
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fee:	f7fc f8f7 	bl	80011e0 <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	88fa      	ldrh	r2, [r7, #6]
 8004ff8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	88fa      	ldrh	r2, [r7, #6]
 8004ffe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005008:	d108      	bne.n	800501c <HAL_UART_Transmit+0x6c>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d104      	bne.n	800501c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005012:	2300      	movs	r3, #0
 8005014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	61bb      	str	r3, [r7, #24]
 800501a:	e003      	b.n	8005024 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005020:	2300      	movs	r3, #0
 8005022:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005024:	e02e      	b.n	8005084 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2200      	movs	r2, #0
 800502e:	2180      	movs	r1, #128	@ 0x80
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 fb1f 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d005      	beq.n	8005048 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e03a      	b.n	80050be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10b      	bne.n	8005066 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	461a      	mov	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800505c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	3302      	adds	r3, #2
 8005062:	61bb      	str	r3, [r7, #24]
 8005064:	e007      	b.n	8005076 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	3301      	adds	r3, #1
 8005074:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1cb      	bne.n	8005026 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	2140      	movs	r1, #64	@ 0x40
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 faeb 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e006      	b.n	80050be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	e000      	b.n	80050be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3720      	adds	r7, #32
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050c6:	b580      	push	{r7, lr}
 80050c8:	b084      	sub	sp, #16
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	60f8      	str	r0, [r7, #12]
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	4613      	mov	r3, r2
 80050d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b20      	cmp	r3, #32
 80050de:	d112      	bne.n	8005106 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <HAL_UART_Receive_IT+0x26>
 80050e6:	88fb      	ldrh	r3, [r7, #6]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d101      	bne.n	80050f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e00b      	b.n	8005108 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80050f6:	88fb      	ldrh	r3, [r7, #6]
 80050f8:	461a      	mov	r2, r3
 80050fa:	68b9      	ldr	r1, [r7, #8]
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 fb12 	bl	8005726 <UART_Start_Receive_IT>
 8005102:	4603      	mov	r3, r0
 8005104:	e000      	b.n	8005108 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005106:	2302      	movs	r3, #2
  }
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b0ba      	sub	sp, #232	@ 0xe8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005136:	2300      	movs	r3, #0
 8005138:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800513c:	2300      	movs	r3, #0
 800513e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800514e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10f      	bne.n	8005176 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b00      	cmp	r3, #0
 8005160:	d009      	beq.n	8005176 <HAL_UART_IRQHandler+0x66>
 8005162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005166:	f003 0320 	and.w	r3, r3, #32
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 fbf2 	bl	8005958 <UART_Receive_IT>
      return;
 8005174:	e25b      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005176:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 80de 	beq.w	800533c <HAL_UART_IRQHandler+0x22c>
 8005180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d106      	bne.n	800519a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800518c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005190:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 80d1 	beq.w	800533c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800519a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00b      	beq.n	80051be <HAL_UART_IRQHandler+0xae>
 80051a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b6:	f043 0201 	orr.w	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00b      	beq.n	80051e2 <HAL_UART_IRQHandler+0xd2>
 80051ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	f043 0202 	orr.w	r2, r3, #2
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00b      	beq.n	8005206 <HAL_UART_IRQHandler+0xf6>
 80051ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fe:	f043 0204 	orr.w	r2, r3, #4
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d011      	beq.n	8005236 <HAL_UART_IRQHandler+0x126>
 8005212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005216:	f003 0320 	and.w	r3, r3, #32
 800521a:	2b00      	cmp	r3, #0
 800521c:	d105      	bne.n	800522a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800521e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d005      	beq.n	8005236 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522e:	f043 0208 	orr.w	r2, r3, #8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 81f2 	beq.w	8005624 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d008      	beq.n	800525e <HAL_UART_IRQHandler+0x14e>
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	2b00      	cmp	r3, #0
 8005256:	d002      	beq.n	800525e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fb7d 	bl	8005958 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005268:	2b40      	cmp	r3, #64	@ 0x40
 800526a:	bf0c      	ite	eq
 800526c:	2301      	moveq	r3, #1
 800526e:	2300      	movne	r3, #0
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d103      	bne.n	800528a <HAL_UART_IRQHandler+0x17a>
 8005282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005286:	2b00      	cmp	r3, #0
 8005288:	d04f      	beq.n	800532a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fa85 	bl	800579a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529a:	2b40      	cmp	r3, #64	@ 0x40
 800529c:	d141      	bne.n	8005322 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3314      	adds	r3, #20
 80052a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3314      	adds	r3, #20
 80052c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1d9      	bne.n	800529e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d013      	beq.n	800531a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	4a7e      	ldr	r2, [pc, #504]	@ (80054f0 <HAL_UART_IRQHandler+0x3e0>)
 80052f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fc f9f7 	bl	80016f2 <HAL_DMA_Abort_IT>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800530e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005314:	4610      	mov	r0, r2
 8005316:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005318:	e00e      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f994 	bl	8005648 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	e00a      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f990 	bl	8005648 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005328:	e006      	b.n	8005338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f98c 	bl	8005648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005336:	e175      	b.n	8005624 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005338:	bf00      	nop
    return;
 800533a:	e173      	b.n	8005624 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005340:	2b01      	cmp	r3, #1
 8005342:	f040 814f 	bne.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534a:	f003 0310 	and.w	r3, r3, #16
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 8148 	beq.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005358:	f003 0310 	and.w	r3, r3, #16
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 8141 	beq.w	80055e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005362:	2300      	movs	r3, #0
 8005364:	60bb      	str	r3, [r7, #8]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	60bb      	str	r3, [r7, #8]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	60bb      	str	r3, [r7, #8]
 8005376:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005382:	2b40      	cmp	r3, #64	@ 0x40
 8005384:	f040 80b6 	bne.w	80054f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005394:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 8145 	beq.w	8005628 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053a6:	429a      	cmp	r2, r3
 80053a8:	f080 813e 	bcs.w	8005628 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053be:	f000 8088 	beq.w	80054d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	330c      	adds	r3, #12
 80053c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053d0:	e853 3f00 	ldrex	r3, [r3]
 80053d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80053d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80053ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80053fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005406:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1d9      	bne.n	80053c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3314      	adds	r3, #20
 8005414:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800541e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005420:	f023 0301 	bic.w	r3, r3, #1
 8005424:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	3314      	adds	r3, #20
 800542e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005432:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005436:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005438:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800543a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800543e:	e841 2300 	strex	r3, r2, [r1]
 8005442:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005444:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1e1      	bne.n	800540e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3314      	adds	r3, #20
 8005450:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005454:	e853 3f00 	ldrex	r3, [r3]
 8005458:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800545a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800545c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005460:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3314      	adds	r3, #20
 800546a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800546e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005470:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005472:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005474:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005476:	e841 2300 	strex	r3, r2, [r1]
 800547a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800547c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1e3      	bne.n	800544a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2220      	movs	r2, #32
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	330c      	adds	r3, #12
 80054b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80054b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80054b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e3      	bne.n	8005490 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fc f8a0 	bl	8001612 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	4619      	mov	r1, r3
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f8b7 	bl	800565c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054ee:	e09b      	b.n	8005628 <HAL_UART_IRQHandler+0x518>
 80054f0:	08005861 	.word	0x08005861
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 808e 	beq.w	800562c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005510:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 8089 	beq.w	800562c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	330c      	adds	r3, #12
 8005520:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800552a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005530:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800553e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005540:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005544:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005546:	e841 2300 	strex	r3, r2, [r1]
 800554a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800554c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1e3      	bne.n	800551a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	623b      	str	r3, [r7, #32]
   return(result);
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f023 0301 	bic.w	r3, r3, #1
 8005568:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3314      	adds	r3, #20
 8005572:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005576:	633a      	str	r2, [r7, #48]	@ 0x30
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800557c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e3      	bne.n	8005552 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2220      	movs	r2, #32
 800558e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	330c      	adds	r3, #12
 800559e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 0310 	bic.w	r3, r3, #16
 80055ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80055bc:	61fa      	str	r2, [r7, #28]
 80055be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c0:	69b9      	ldr	r1, [r7, #24]
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	e841 2300 	strex	r3, r2, [r1]
 80055c8:	617b      	str	r3, [r7, #20]
   return(result);
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e3      	bne.n	8005598 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055da:	4619      	mov	r1, r3
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f83d 	bl	800565c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055e2:	e023      	b.n	800562c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d009      	beq.n	8005604 <HAL_UART_IRQHandler+0x4f4>
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f943 	bl	8005888 <UART_Transmit_IT>
    return;
 8005602:	e014      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00e      	beq.n	800562e <HAL_UART_IRQHandler+0x51e>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005618:	2b00      	cmp	r3, #0
 800561a:	d008      	beq.n	800562e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f983 	bl	8005928 <UART_EndTransmit_IT>
    return;
 8005622:	e004      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
    return;
 8005624:	bf00      	nop
 8005626:	e002      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
      return;
 8005628:	bf00      	nop
 800562a:	e000      	b.n	800562e <HAL_UART_IRQHandler+0x51e>
      return;
 800562c:	bf00      	nop
  }
}
 800562e:	37e8      	adds	r7, #232	@ 0xe8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	4613      	mov	r3, r2
 8005682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005684:	e03b      	b.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005686:	6a3b      	ldr	r3, [r7, #32]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d037      	beq.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568e:	f7fb fda7 	bl	80011e0 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	6a3a      	ldr	r2, [r7, #32]
 800569a:	429a      	cmp	r2, r3
 800569c:	d302      	bcc.n	80056a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e03a      	b.n	800571e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d023      	beq.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b80      	cmp	r3, #128	@ 0x80
 80056ba:	d020      	beq.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b40      	cmp	r3, #64	@ 0x40
 80056c0:	d01d      	beq.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d116      	bne.n	80056fe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80056d0:	2300      	movs	r3, #0
 80056d2:	617b      	str	r3, [r7, #20]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 f857 	bl	800579a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2208      	movs	r2, #8
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e00f      	b.n	800571e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4013      	ands	r3, r2
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	429a      	cmp	r2, r3
 800570c:	bf0c      	ite	eq
 800570e:	2301      	moveq	r3, #1
 8005710:	2300      	movne	r3, #0
 8005712:	b2db      	uxtb	r3, r3
 8005714:	461a      	mov	r2, r3
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	429a      	cmp	r2, r3
 800571a:	d0b4      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005726:	b480      	push	{r7}
 8005728:	b085      	sub	sp, #20
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	4613      	mov	r3, r2
 8005732:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	88fa      	ldrh	r2, [r7, #6]
 800573e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	88fa      	ldrh	r2, [r7, #6]
 8005744:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2222      	movs	r2, #34	@ 0x22
 8005750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d007      	beq.n	800576c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800576a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	695a      	ldr	r2, [r3, #20]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0220 	orr.w	r2, r2, #32
 800578a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800579a:	b480      	push	{r7}
 800579c:	b095      	sub	sp, #84	@ 0x54
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ac:	e853 3f00 	ldrex	r3, [r3]
 80057b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	330c      	adds	r3, #12
 80057c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80057c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1e5      	bne.n	80057a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3314      	adds	r3, #20
 80057dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	f023 0301 	bic.w	r3, r3, #1
 80057ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	3314      	adds	r3, #20
 80057f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057fe:	e841 2300 	strex	r3, r2, [r1]
 8005802:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1e5      	bne.n	80057d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580e:	2b01      	cmp	r3, #1
 8005810:	d119      	bne.n	8005846 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	330c      	adds	r3, #12
 8005818:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	60bb      	str	r3, [r7, #8]
   return(result);
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f023 0310 	bic.w	r3, r3, #16
 8005828:	647b      	str	r3, [r7, #68]	@ 0x44
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	330c      	adds	r3, #12
 8005830:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005832:	61ba      	str	r2, [r7, #24]
 8005834:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005836:	6979      	ldr	r1, [r7, #20]
 8005838:	69ba      	ldr	r2, [r7, #24]
 800583a:	e841 2300 	strex	r3, r2, [r1]
 800583e:	613b      	str	r3, [r7, #16]
   return(result);
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1e5      	bne.n	8005812 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2220      	movs	r2, #32
 800584a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005854:	bf00      	nop
 8005856:	3754      	adds	r7, #84	@ 0x54
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f7ff fee4 	bl	8005648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b21      	cmp	r3, #33	@ 0x21
 800589a:	d13e      	bne.n	800591a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058a4:	d114      	bne.n	80058d0 <UART_Transmit_IT+0x48>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d110      	bne.n	80058d0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	881b      	ldrh	r3, [r3, #0]
 80058b8:	461a      	mov	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	1c9a      	adds	r2, r3, #2
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	621a      	str	r2, [r3, #32]
 80058ce:	e008      	b.n	80058e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	1c59      	adds	r1, r3, #1
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	6211      	str	r1, [r2, #32]
 80058da:	781a      	ldrb	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	3b01      	subs	r3, #1
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4619      	mov	r1, r3
 80058f0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10f      	bne.n	8005916 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005904:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68da      	ldr	r2, [r3, #12]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005914:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005916:	2300      	movs	r3, #0
 8005918:	e000      	b.n	800591c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800591a:	2302      	movs	r3, #2
  }
}
 800591c:	4618      	mov	r0, r3
 800591e:	3714      	adds	r7, #20
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68da      	ldr	r2, [r3, #12]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800593e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff fe73 	bl	8005634 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08c      	sub	sp, #48	@ 0x30
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b22      	cmp	r3, #34	@ 0x22
 800596a:	f040 80ae 	bne.w	8005aca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005976:	d117      	bne.n	80059a8 <UART_Receive_IT+0x50>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d113      	bne.n	80059a8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005980:	2300      	movs	r3, #0
 8005982:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005988:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	b29b      	uxth	r3, r3
 8005992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005996:	b29a      	uxth	r2, r3
 8005998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a0:	1c9a      	adds	r2, r3, #2
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80059a6:	e026      	b.n	80059f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ba:	d007      	beq.n	80059cc <UART_Receive_IT+0x74>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10a      	bne.n	80059da <UART_Receive_IT+0x82>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d106      	bne.n	80059da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	e008      	b.n	80059ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f0:	1c5a      	adds	r2, r3, #1
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	4619      	mov	r1, r3
 8005a04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d15d      	bne.n	8005ac6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0220 	bic.w	r2, r2, #32
 8005a18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68da      	ldr	r2, [r3, #12]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695a      	ldr	r2, [r3, #20]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0201 	bic.w	r2, r2, #1
 8005a38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d135      	bne.n	8005abc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	613b      	str	r3, [r7, #16]
   return(result);
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f023 0310 	bic.w	r3, r3, #16
 8005a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a76:	623a      	str	r2, [r7, #32]
 8005a78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	69f9      	ldr	r1, [r7, #28]
 8005a7c:	6a3a      	ldr	r2, [r7, #32]
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e5      	bne.n	8005a56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d10a      	bne.n	8005aae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a98:	2300      	movs	r3, #0
 8005a9a:	60fb      	str	r3, [r7, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f7ff fdd1 	bl	800565c <HAL_UARTEx_RxEventCallback>
 8005aba:	e002      	b.n	8005ac2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f7fa fd0d 	bl	80004dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	e002      	b.n	8005acc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	e000      	b.n	8005acc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005aca:	2302      	movs	r3, #2
  }
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3730      	adds	r7, #48	@ 0x30
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad8:	b0c0      	sub	sp, #256	@ 0x100
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af0:	68d9      	ldr	r1, [r3, #12]
 8005af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	ea40 0301 	orr.w	r3, r0, r1
 8005afc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b02:	689a      	ldr	r2, [r3, #8]
 8005b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	431a      	orrs	r2, r3
 8005b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b18:	69db      	ldr	r3, [r3, #28]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b2c:	f021 010c 	bic.w	r1, r1, #12
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b3a:	430b      	orrs	r3, r1
 8005b3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4e:	6999      	ldr	r1, [r3, #24]
 8005b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	ea40 0301 	orr.w	r3, r0, r1
 8005b5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	4b8f      	ldr	r3, [pc, #572]	@ (8005da0 <UART_SetConfig+0x2cc>)
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d005      	beq.n	8005b74 <UART_SetConfig+0xa0>
 8005b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4b8d      	ldr	r3, [pc, #564]	@ (8005da4 <UART_SetConfig+0x2d0>)
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d104      	bne.n	8005b7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b74:	f7fe facc 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 8005b78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b7c:	e003      	b.n	8005b86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b7e:	f7fe fab3 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8005b82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b90:	f040 810c 	bne.w	8005dac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ba2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ba6:	4622      	mov	r2, r4
 8005ba8:	462b      	mov	r3, r5
 8005baa:	1891      	adds	r1, r2, r2
 8005bac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005bae:	415b      	adcs	r3, r3
 8005bb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005bb6:	4621      	mov	r1, r4
 8005bb8:	eb12 0801 	adds.w	r8, r2, r1
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	eb43 0901 	adc.w	r9, r3, r1
 8005bc2:	f04f 0200 	mov.w	r2, #0
 8005bc6:	f04f 0300 	mov.w	r3, #0
 8005bca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bd6:	4690      	mov	r8, r2
 8005bd8:	4699      	mov	r9, r3
 8005bda:	4623      	mov	r3, r4
 8005bdc:	eb18 0303 	adds.w	r3, r8, r3
 8005be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005be4:	462b      	mov	r3, r5
 8005be6:	eb49 0303 	adc.w	r3, r9, r3
 8005bea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bfa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005bfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c02:	460b      	mov	r3, r1
 8005c04:	18db      	adds	r3, r3, r3
 8005c06:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c08:	4613      	mov	r3, r2
 8005c0a:	eb42 0303 	adc.w	r3, r2, r3
 8005c0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c18:	f7fa fae8 	bl	80001ec <__aeabi_uldivmod>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4b61      	ldr	r3, [pc, #388]	@ (8005da8 <UART_SetConfig+0x2d4>)
 8005c22:	fba3 2302 	umull	r2, r3, r3, r2
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	011c      	lsls	r4, r3, #4
 8005c2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c34:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c3c:	4642      	mov	r2, r8
 8005c3e:	464b      	mov	r3, r9
 8005c40:	1891      	adds	r1, r2, r2
 8005c42:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c44:	415b      	adcs	r3, r3
 8005c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c4c:	4641      	mov	r1, r8
 8005c4e:	eb12 0a01 	adds.w	sl, r2, r1
 8005c52:	4649      	mov	r1, r9
 8005c54:	eb43 0b01 	adc.w	fp, r3, r1
 8005c58:	f04f 0200 	mov.w	r2, #0
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c6c:	4692      	mov	sl, r2
 8005c6e:	469b      	mov	fp, r3
 8005c70:	4643      	mov	r3, r8
 8005c72:	eb1a 0303 	adds.w	r3, sl, r3
 8005c76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c7a:	464b      	mov	r3, r9
 8005c7c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c90:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	18db      	adds	r3, r3, r3
 8005c9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	eb42 0303 	adc.w	r3, r2, r3
 8005ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ca6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005caa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005cae:	f7fa fa9d 	bl	80001ec <__aeabi_uldivmod>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8005da8 <UART_SetConfig+0x2d4>)
 8005cba:	fba3 2301 	umull	r2, r3, r3, r1
 8005cbe:	095b      	lsrs	r3, r3, #5
 8005cc0:	2264      	movs	r2, #100	@ 0x64
 8005cc2:	fb02 f303 	mul.w	r3, r2, r3
 8005cc6:	1acb      	subs	r3, r1, r3
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005cce:	4b36      	ldr	r3, [pc, #216]	@ (8005da8 <UART_SetConfig+0x2d4>)
 8005cd0:	fba3 2302 	umull	r2, r3, r3, r2
 8005cd4:	095b      	lsrs	r3, r3, #5
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005cdc:	441c      	add	r4, r3
 8005cde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ce8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005cec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	464b      	mov	r3, r9
 8005cf4:	1891      	adds	r1, r2, r2
 8005cf6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005cf8:	415b      	adcs	r3, r3
 8005cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d00:	4641      	mov	r1, r8
 8005d02:	1851      	adds	r1, r2, r1
 8005d04:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d06:	4649      	mov	r1, r9
 8005d08:	414b      	adcs	r3, r1
 8005d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d0c:	f04f 0200 	mov.w	r2, #0
 8005d10:	f04f 0300 	mov.w	r3, #0
 8005d14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d18:	4659      	mov	r1, fp
 8005d1a:	00cb      	lsls	r3, r1, #3
 8005d1c:	4651      	mov	r1, sl
 8005d1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d22:	4651      	mov	r1, sl
 8005d24:	00ca      	lsls	r2, r1, #3
 8005d26:	4610      	mov	r0, r2
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	4642      	mov	r2, r8
 8005d2e:	189b      	adds	r3, r3, r2
 8005d30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d34:	464b      	mov	r3, r9
 8005d36:	460a      	mov	r2, r1
 8005d38:	eb42 0303 	adc.w	r3, r2, r3
 8005d3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d4c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d54:	460b      	mov	r3, r1
 8005d56:	18db      	adds	r3, r3, r3
 8005d58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	eb42 0303 	adc.w	r3, r2, r3
 8005d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d6a:	f7fa fa3f 	bl	80001ec <__aeabi_uldivmod>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	460b      	mov	r3, r1
 8005d72:	4b0d      	ldr	r3, [pc, #52]	@ (8005da8 <UART_SetConfig+0x2d4>)
 8005d74:	fba3 1302 	umull	r1, r3, r3, r2
 8005d78:	095b      	lsrs	r3, r3, #5
 8005d7a:	2164      	movs	r1, #100	@ 0x64
 8005d7c:	fb01 f303 	mul.w	r3, r1, r3
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	00db      	lsls	r3, r3, #3
 8005d84:	3332      	adds	r3, #50	@ 0x32
 8005d86:	4a08      	ldr	r2, [pc, #32]	@ (8005da8 <UART_SetConfig+0x2d4>)
 8005d88:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8c:	095b      	lsrs	r3, r3, #5
 8005d8e:	f003 0207 	and.w	r2, r3, #7
 8005d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4422      	add	r2, r4
 8005d9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d9c:	e106      	b.n	8005fac <UART_SetConfig+0x4d8>
 8005d9e:	bf00      	nop
 8005da0:	40011000 	.word	0x40011000
 8005da4:	40011400 	.word	0x40011400
 8005da8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005db0:	2200      	movs	r2, #0
 8005db2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005db6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005dba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005dbe:	4642      	mov	r2, r8
 8005dc0:	464b      	mov	r3, r9
 8005dc2:	1891      	adds	r1, r2, r2
 8005dc4:	6239      	str	r1, [r7, #32]
 8005dc6:	415b      	adcs	r3, r3
 8005dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dce:	4641      	mov	r1, r8
 8005dd0:	1854      	adds	r4, r2, r1
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	eb43 0501 	adc.w	r5, r3, r1
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	00eb      	lsls	r3, r5, #3
 8005de2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005de6:	00e2      	lsls	r2, r4, #3
 8005de8:	4614      	mov	r4, r2
 8005dea:	461d      	mov	r5, r3
 8005dec:	4643      	mov	r3, r8
 8005dee:	18e3      	adds	r3, r4, r3
 8005df0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005df4:	464b      	mov	r3, r9
 8005df6:	eb45 0303 	adc.w	r3, r5, r3
 8005dfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e0e:	f04f 0200 	mov.w	r2, #0
 8005e12:	f04f 0300 	mov.w	r3, #0
 8005e16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e1a:	4629      	mov	r1, r5
 8005e1c:	008b      	lsls	r3, r1, #2
 8005e1e:	4621      	mov	r1, r4
 8005e20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e24:	4621      	mov	r1, r4
 8005e26:	008a      	lsls	r2, r1, #2
 8005e28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e2c:	f7fa f9de 	bl	80001ec <__aeabi_uldivmod>
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	4b60      	ldr	r3, [pc, #384]	@ (8005fb8 <UART_SetConfig+0x4e4>)
 8005e36:	fba3 2302 	umull	r2, r3, r3, r2
 8005e3a:	095b      	lsrs	r3, r3, #5
 8005e3c:	011c      	lsls	r4, r3, #4
 8005e3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e42:	2200      	movs	r2, #0
 8005e44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e48:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e50:	4642      	mov	r2, r8
 8005e52:	464b      	mov	r3, r9
 8005e54:	1891      	adds	r1, r2, r2
 8005e56:	61b9      	str	r1, [r7, #24]
 8005e58:	415b      	adcs	r3, r3
 8005e5a:	61fb      	str	r3, [r7, #28]
 8005e5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e60:	4641      	mov	r1, r8
 8005e62:	1851      	adds	r1, r2, r1
 8005e64:	6139      	str	r1, [r7, #16]
 8005e66:	4649      	mov	r1, r9
 8005e68:	414b      	adcs	r3, r1
 8005e6a:	617b      	str	r3, [r7, #20]
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e78:	4659      	mov	r1, fp
 8005e7a:	00cb      	lsls	r3, r1, #3
 8005e7c:	4651      	mov	r1, sl
 8005e7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e82:	4651      	mov	r1, sl
 8005e84:	00ca      	lsls	r2, r1, #3
 8005e86:	4610      	mov	r0, r2
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	4642      	mov	r2, r8
 8005e8e:	189b      	adds	r3, r3, r2
 8005e90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e94:	464b      	mov	r3, r9
 8005e96:	460a      	mov	r2, r1
 8005e98:	eb42 0303 	adc.w	r3, r2, r3
 8005e9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005eaa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005eb8:	4649      	mov	r1, r9
 8005eba:	008b      	lsls	r3, r1, #2
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ec2:	4641      	mov	r1, r8
 8005ec4:	008a      	lsls	r2, r1, #2
 8005ec6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005eca:	f7fa f98f 	bl	80001ec <__aeabi_uldivmod>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4611      	mov	r1, r2
 8005ed4:	4b38      	ldr	r3, [pc, #224]	@ (8005fb8 <UART_SetConfig+0x4e4>)
 8005ed6:	fba3 2301 	umull	r2, r3, r3, r1
 8005eda:	095b      	lsrs	r3, r3, #5
 8005edc:	2264      	movs	r2, #100	@ 0x64
 8005ede:	fb02 f303 	mul.w	r3, r2, r3
 8005ee2:	1acb      	subs	r3, r1, r3
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	3332      	adds	r3, #50	@ 0x32
 8005ee8:	4a33      	ldr	r2, [pc, #204]	@ (8005fb8 <UART_SetConfig+0x4e4>)
 8005eea:	fba2 2303 	umull	r2, r3, r2, r3
 8005eee:	095b      	lsrs	r3, r3, #5
 8005ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ef4:	441c      	add	r4, r3
 8005ef6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005efa:	2200      	movs	r2, #0
 8005efc:	673b      	str	r3, [r7, #112]	@ 0x70
 8005efe:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f04:	4642      	mov	r2, r8
 8005f06:	464b      	mov	r3, r9
 8005f08:	1891      	adds	r1, r2, r2
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	415b      	adcs	r3, r3
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f14:	4641      	mov	r1, r8
 8005f16:	1851      	adds	r1, r2, r1
 8005f18:	6039      	str	r1, [r7, #0]
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	414b      	adcs	r3, r1
 8005f1e:	607b      	str	r3, [r7, #4]
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f2c:	4659      	mov	r1, fp
 8005f2e:	00cb      	lsls	r3, r1, #3
 8005f30:	4651      	mov	r1, sl
 8005f32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f36:	4651      	mov	r1, sl
 8005f38:	00ca      	lsls	r2, r1, #3
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	4603      	mov	r3, r0
 8005f40:	4642      	mov	r2, r8
 8005f42:	189b      	adds	r3, r3, r2
 8005f44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f46:	464b      	mov	r3, r9
 8005f48:	460a      	mov	r2, r1
 8005f4a:	eb42 0303 	adc.w	r3, r2, r3
 8005f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f5a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f5c:	f04f 0200 	mov.w	r2, #0
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f68:	4649      	mov	r1, r9
 8005f6a:	008b      	lsls	r3, r1, #2
 8005f6c:	4641      	mov	r1, r8
 8005f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f72:	4641      	mov	r1, r8
 8005f74:	008a      	lsls	r2, r1, #2
 8005f76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f7a:	f7fa f937 	bl	80001ec <__aeabi_uldivmod>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb8 <UART_SetConfig+0x4e4>)
 8005f84:	fba3 1302 	umull	r1, r3, r3, r2
 8005f88:	095b      	lsrs	r3, r3, #5
 8005f8a:	2164      	movs	r1, #100	@ 0x64
 8005f8c:	fb01 f303 	mul.w	r3, r1, r3
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	011b      	lsls	r3, r3, #4
 8005f94:	3332      	adds	r3, #50	@ 0x32
 8005f96:	4a08      	ldr	r2, [pc, #32]	@ (8005fb8 <UART_SetConfig+0x4e4>)
 8005f98:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9c:	095b      	lsrs	r3, r3, #5
 8005f9e:	f003 020f 	and.w	r2, r3, #15
 8005fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4422      	add	r2, r4
 8005faa:	609a      	str	r2, [r3, #8]
}
 8005fac:	bf00      	nop
 8005fae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fb8:	51eb851f 	.word	0x51eb851f

08005fbc <aes_gen_tables>:
#define MUL(x,y) ( ( (x) && (y) ) ? pow[(log[(x)]+log[(y)]) % 255] : 0 )

static int aes_init_done = 0;

static void aes_gen_tables( void )
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	f6ad 0d14 	subw	sp, sp, #2068	@ 0x814
 8005fc2:	af00      	add	r7, sp, #0
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8005fca:	2301      	movs	r3, #1
 8005fcc:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 8005fd0:	e02f      	b.n	8006032 <aes_gen_tables+0x76>
    {
        pow[i] = x;
 8005fd2:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8005fd6:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8005fda:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 8005fde:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 8005fe2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        log[x] = i;
 8005fe6:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8005fea:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8005fee:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 8005ff2:	f8d7 180c 	ldr.w	r1, [r7, #2060]	@ 0x80c
 8005ff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        x = MBEDTLS_BYTE_0( x ^ XTIME( x ) );
 8005ffa:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8005ffe:	b25a      	sxtb	r2, r3
 8006000:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	b25b      	sxtb	r3, r3
 8006008:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 800600c:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8006010:	2900      	cmp	r1, #0
 8006012:	d001      	beq.n	8006018 <aes_gen_tables+0x5c>
 8006014:	211b      	movs	r1, #27
 8006016:	e000      	b.n	800601a <aes_gen_tables+0x5e>
 8006018:	2100      	movs	r1, #0
 800601a:	404b      	eors	r3, r1
 800601c:	b25b      	sxtb	r3, r3
 800601e:	4053      	eors	r3, r2
 8006020:	b25b      	sxtb	r3, r3
 8006022:	b2db      	uxtb	r3, r3
 8006024:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
    for( i = 0, x = 1; i < 256; i++ )
 8006028:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800602c:	3301      	adds	r3, #1
 800602e:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8006032:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006036:	2bff      	cmp	r3, #255	@ 0xff
 8006038:	ddcb      	ble.n	8005fd2 <aes_gen_tables+0x16>
    }

    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
 800603a:	2300      	movs	r3, #0
 800603c:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8006040:	2301      	movs	r3, #1
 8006042:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 8006046:	e01d      	b.n	8006084 <aes_gen_tables+0xc8>
    {
        RCON[i] = (uint32_t) x;
 8006048:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 800604c:	49d6      	ldr	r1, [pc, #856]	@ (80063a8 <aes_gen_tables+0x3ec>)
 800604e:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        x = MBEDTLS_BYTE_0( XTIME( x ) );
 8006056:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800605a:	005b      	lsls	r3, r3, #1
 800605c:	b25b      	sxtb	r3, r3
 800605e:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 8006062:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8006066:	2a00      	cmp	r2, #0
 8006068:	d001      	beq.n	800606e <aes_gen_tables+0xb2>
 800606a:	221b      	movs	r2, #27
 800606c:	e000      	b.n	8006070 <aes_gen_tables+0xb4>
 800606e:	2200      	movs	r2, #0
 8006070:	4053      	eors	r3, r2
 8006072:	b25b      	sxtb	r3, r3
 8006074:	b2db      	uxtb	r3, r3
 8006076:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
    for( i = 0, x = 1; i < 10; i++ )
 800607a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800607e:	3301      	adds	r3, #1
 8006080:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8006084:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006088:	2b09      	cmp	r3, #9
 800608a:	dddd      	ble.n	8006048 <aes_gen_tables+0x8c>
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 800608c:	4bc7      	ldr	r3, [pc, #796]	@ (80063ac <aes_gen_tables+0x3f0>)
 800608e:	2263      	movs	r2, #99	@ 0x63
 8006090:	701a      	strb	r2, [r3, #0]
    RSb[0x63] = 0x00;
 8006092:	4bc7      	ldr	r3, [pc, #796]	@ (80063b0 <aes_gen_tables+0x3f4>)
 8006094:	2200      	movs	r2, #0
 8006096:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63

    for( i = 1; i < 256; i++ )
 800609a:	2301      	movs	r3, #1
 800609c:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 80060a0:	e07e      	b.n	80061a0 <aes_gen_tables+0x1e4>
    {
        x = pow[255 - log[i]];
 80060a2:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80060a6:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 80060aa:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 80060ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060b2:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 80060b6:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80060ba:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80060be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c2:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808

        y  = x; y = MBEDTLS_BYTE_0( ( y << 1 ) | ( y >> 7 ) );
 80060c6:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80060ca:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
 80060ce:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80060d2:	005b      	lsls	r3, r3, #1
 80060d4:	b25a      	sxtb	r2, r3
 80060d6:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80060da:	11db      	asrs	r3, r3, #7
 80060dc:	b25b      	sxtb	r3, r3
 80060de:	4313      	orrs	r3, r2
 80060e0:	b25b      	sxtb	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
        x ^= y; y = MBEDTLS_BYTE_0( ( y << 1 ) | ( y >> 7 ) );
 80060e8:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 80060ec:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80060f0:	4053      	eors	r3, r2
 80060f2:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 80060f6:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	b25a      	sxtb	r2, r3
 80060fe:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006102:	11db      	asrs	r3, r3, #7
 8006104:	b25b      	sxtb	r3, r3
 8006106:	4313      	orrs	r3, r2
 8006108:	b25b      	sxtb	r3, r3
 800610a:	b2db      	uxtb	r3, r3
 800610c:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
        x ^= y; y = MBEDTLS_BYTE_0( ( y << 1 ) | ( y >> 7 ) );
 8006110:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 8006114:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006118:	4053      	eors	r3, r2
 800611a:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 800611e:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	b25a      	sxtb	r2, r3
 8006126:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 800612a:	11db      	asrs	r3, r3, #7
 800612c:	b25b      	sxtb	r3, r3
 800612e:	4313      	orrs	r3, r2
 8006130:	b25b      	sxtb	r3, r3
 8006132:	b2db      	uxtb	r3, r3
 8006134:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
        x ^= y; y = MBEDTLS_BYTE_0( ( y << 1 ) | ( y >> 7 ) );
 8006138:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 800613c:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006140:	4053      	eors	r3, r2
 8006142:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 8006146:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	b25a      	sxtb	r2, r3
 800614e:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006152:	11db      	asrs	r3, r3, #7
 8006154:	b25b      	sxtb	r3, r3
 8006156:	4313      	orrs	r3, r2
 8006158:	b25b      	sxtb	r3, r3
 800615a:	b2db      	uxtb	r3, r3
 800615c:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
        x ^= y ^ 0x63;
 8006160:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006164:	f083 0363 	eor.w	r3, r3, #99	@ 0x63
 8006168:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 800616c:	4053      	eors	r3, r2
 800616e:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808

        FSb[i] = (unsigned char) x;
 8006172:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8006176:	b2d9      	uxtb	r1, r3
 8006178:	4a8c      	ldr	r2, [pc, #560]	@ (80063ac <aes_gen_tables+0x3f0>)
 800617a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800617e:	4413      	add	r3, r2
 8006180:	460a      	mov	r2, r1
 8006182:	701a      	strb	r2, [r3, #0]
        RSb[x] = (unsigned char) i;
 8006184:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006188:	b2d9      	uxtb	r1, r3
 800618a:	4a89      	ldr	r2, [pc, #548]	@ (80063b0 <aes_gen_tables+0x3f4>)
 800618c:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8006190:	4413      	add	r3, r2
 8006192:	460a      	mov	r2, r1
 8006194:	701a      	strb	r2, [r3, #0]
    for( i = 1; i < 256; i++ )
 8006196:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800619a:	3301      	adds	r3, #1
 800619c:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 80061a0:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80061a4:	2bff      	cmp	r3, #255	@ 0xff
 80061a6:	f77f af7c 	ble.w	80060a2 <aes_gen_tables+0xe6>
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 80061aa:	2300      	movs	r3, #0
 80061ac:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 80061b0:	e13b      	b.n	800642a <aes_gen_tables+0x46e>
    {
        x = FSb[i];
 80061b2:	4a7e      	ldr	r2, [pc, #504]	@ (80063ac <aes_gen_tables+0x3f0>)
 80061b4:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80061b8:	4413      	add	r3, r2
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
        y = MBEDTLS_BYTE_0( XTIME( x ) );
 80061c0:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	b25b      	sxtb	r3, r3
 80061c8:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 80061cc:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80061d0:	2a00      	cmp	r2, #0
 80061d2:	d001      	beq.n	80061d8 <aes_gen_tables+0x21c>
 80061d4:	221b      	movs	r2, #27
 80061d6:	e000      	b.n	80061da <aes_gen_tables+0x21e>
 80061d8:	2200      	movs	r2, #0
 80061da:	4053      	eors	r3, r2
 80061dc:	b25b      	sxtb	r3, r3
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804
        z = MBEDTLS_BYTE_0( y ^ x );
 80061e4:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80061e8:	b25a      	sxtb	r2, r3
 80061ea:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80061ee:	b25b      	sxtb	r3, r3
 80061f0:	4053      	eors	r3, r2
 80061f2:	b25b      	sxtb	r3, r3
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800

        FT0[i] = ( (uint32_t) y       ) ^
                 ( (uint32_t) x <<  8 ) ^
 80061fa:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80061fe:	021a      	lsls	r2, r3, #8
        FT0[i] = ( (uint32_t) y       ) ^
 8006200:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8006204:	405a      	eors	r2, r3
                 ( (uint32_t) x << 16 ) ^
 8006206:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800620a:	041b      	lsls	r3, r3, #16
                 ( (uint32_t) x <<  8 ) ^
 800620c:	405a      	eors	r2, r3
                 ( (uint32_t) z << 24 );
 800620e:	f8d7 3800 	ldr.w	r3, [r7, #2048]	@ 0x800
 8006212:	061b      	lsls	r3, r3, #24
                 ( (uint32_t) x << 16 ) ^
 8006214:	405a      	eors	r2, r3
        FT0[i] = ( (uint32_t) y       ) ^
 8006216:	4967      	ldr	r1, [pc, #412]	@ (80063b4 <aes_gen_tables+0x3f8>)
 8006218:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800621c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        FT1[i] = ROTL8( FT0[i] );
 8006220:	4a64      	ldr	r2, [pc, #400]	@ (80063b4 <aes_gen_tables+0x3f8>)
 8006222:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800622a:	ea4f 6233 	mov.w	r2, r3, ror #24
 800622e:	4962      	ldr	r1, [pc, #392]	@ (80063b8 <aes_gen_tables+0x3fc>)
 8006230:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        FT2[i] = ROTL8( FT1[i] );
 8006238:	4a5f      	ldr	r2, [pc, #380]	@ (80063b8 <aes_gen_tables+0x3fc>)
 800623a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800623e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006242:	ea4f 6233 	mov.w	r2, r3, ror #24
 8006246:	495d      	ldr	r1, [pc, #372]	@ (80063bc <aes_gen_tables+0x400>)
 8006248:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800624c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        FT3[i] = ROTL8( FT2[i] );
 8006250:	4a5a      	ldr	r2, [pc, #360]	@ (80063bc <aes_gen_tables+0x400>)
 8006252:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625a:	ea4f 6233 	mov.w	r2, r3, ror #24
 800625e:	4958      	ldr	r1, [pc, #352]	@ (80063c0 <aes_gen_tables+0x404>)
 8006260:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif /* !MBEDTLS_AES_FEWER_TABLES */

        x = RSb[i];
 8006268:	4a51      	ldr	r2, [pc, #324]	@ (80063b0 <aes_gen_tables+0x3f4>)
 800626a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800626e:	4413      	add	r3, r2
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808

        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 8006276:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800627a:	2b00      	cmp	r3, #0
 800627c:	d020      	beq.n	80062c0 <aes_gen_tables+0x304>
 800627e:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8006282:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8006286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006288:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800628c:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8006290:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 8006294:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006298:	441a      	add	r2, r3
 800629a:	4b4a      	ldr	r3, [pc, #296]	@ (80063c4 <aes_gen_tables+0x408>)
 800629c:	fb83 1302 	smull	r1, r3, r3, r2
 80062a0:	4413      	add	r3, r2
 80062a2:	11d9      	asrs	r1, r3, #7
 80062a4:	17d3      	asrs	r3, r2, #31
 80062a6:	1ac9      	subs	r1, r1, r3
 80062a8:	460b      	mov	r3, r1
 80062aa:	021b      	lsls	r3, r3, #8
 80062ac:	1a5b      	subs	r3, r3, r1
 80062ae:	1ad1      	subs	r1, r2, r3
 80062b0:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80062b4:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80062b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062bc:	4618      	mov	r0, r3
 80062be:	e000      	b.n	80062c2 <aes_gen_tables+0x306>
 80062c0:	2000      	movs	r0, #0
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 80062c2:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d020      	beq.n	800630c <aes_gen_tables+0x350>
 80062ca:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80062ce:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 80062d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062d4:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80062d8:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 80062dc:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 80062e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062e4:	441a      	add	r2, r3
 80062e6:	4b37      	ldr	r3, [pc, #220]	@ (80063c4 <aes_gen_tables+0x408>)
 80062e8:	fb83 1302 	smull	r1, r3, r3, r2
 80062ec:	4413      	add	r3, r2
 80062ee:	11d9      	asrs	r1, r3, #7
 80062f0:	17d3      	asrs	r3, r2, #31
 80062f2:	1ac9      	subs	r1, r1, r3
 80062f4:	460b      	mov	r3, r1
 80062f6:	021b      	lsls	r3, r3, #8
 80062f8:	1a5b      	subs	r3, r3, r1
 80062fa:	1ad1      	subs	r1, r2, r3
 80062fc:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8006300:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8006304:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006308:	021b      	lsls	r3, r3, #8
 800630a:	e000      	b.n	800630e <aes_gen_tables+0x352>
 800630c:	2300      	movs	r3, #0
        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 800630e:	4058      	eors	r0, r3
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 8006310:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8006314:	2b00      	cmp	r3, #0
 8006316:	d020      	beq.n	800635a <aes_gen_tables+0x39e>
 8006318:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800631c:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8006320:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006322:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8006326:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 800632a:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 800632e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006332:	441a      	add	r2, r3
 8006334:	4b23      	ldr	r3, [pc, #140]	@ (80063c4 <aes_gen_tables+0x408>)
 8006336:	fb83 1302 	smull	r1, r3, r3, r2
 800633a:	4413      	add	r3, r2
 800633c:	11d9      	asrs	r1, r3, #7
 800633e:	17d3      	asrs	r3, r2, #31
 8006340:	1ac9      	subs	r1, r1, r3
 8006342:	460b      	mov	r3, r1
 8006344:	021b      	lsls	r3, r3, #8
 8006346:	1a5b      	subs	r3, r3, r1
 8006348:	1ad1      	subs	r1, r2, r3
 800634a:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800634e:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8006352:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006356:	041b      	lsls	r3, r3, #16
 8006358:	e000      	b.n	800635c <aes_gen_tables+0x3a0>
 800635a:	2300      	movs	r3, #0
                 ( (uint32_t) MUL( 0x09, x ) <<  8 ) ^
 800635c:	4058      	eors	r0, r3
                 ( (uint32_t) MUL( 0x0B, x ) << 24 );
 800635e:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8006362:	2b00      	cmp	r3, #0
 8006364:	d030      	beq.n	80063c8 <aes_gen_tables+0x40c>
 8006366:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800636a:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 800636e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006370:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8006374:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8006378:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 800637c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006380:	441a      	add	r2, r3
 8006382:	4b10      	ldr	r3, [pc, #64]	@ (80063c4 <aes_gen_tables+0x408>)
 8006384:	fb83 1302 	smull	r1, r3, r3, r2
 8006388:	4413      	add	r3, r2
 800638a:	11d9      	asrs	r1, r3, #7
 800638c:	17d3      	asrs	r3, r2, #31
 800638e:	1ac9      	subs	r1, r1, r3
 8006390:	460b      	mov	r3, r1
 8006392:	021b      	lsls	r3, r3, #8
 8006394:	1a5b      	subs	r3, r3, r1
 8006396:	1ad1      	subs	r1, r2, r3
 8006398:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800639c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80063a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80063a4:	061b      	lsls	r3, r3, #24
 80063a6:	e010      	b.n	80063ca <aes_gen_tables+0x40e>
 80063a8:	20002578 	.word	0x20002578
 80063ac:	20000378 	.word	0x20000378
 80063b0:	20001478 	.word	0x20001478
 80063b4:	20000478 	.word	0x20000478
 80063b8:	20000878 	.word	0x20000878
 80063bc:	20000c78 	.word	0x20000c78
 80063c0:	20001078 	.word	0x20001078
 80063c4:	80808081 	.word	0x80808081
 80063c8:	2300      	movs	r3, #0
                 ( (uint32_t) MUL( 0x0D, x ) << 16 ) ^
 80063ca:	ea83 0200 	eor.w	r2, r3, r0
        RT0[i] = ( (uint32_t) MUL( 0x0E, x )       ) ^
 80063ce:	491d      	ldr	r1, [pc, #116]	@ (8006444 <aes_gen_tables+0x488>)
 80063d0:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80063d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if !defined(MBEDTLS_AES_FEWER_TABLES)
        RT1[i] = ROTL8( RT0[i] );
 80063d8:	4a1a      	ldr	r2, [pc, #104]	@ (8006444 <aes_gen_tables+0x488>)
 80063da:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80063de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063e2:	ea4f 6233 	mov.w	r2, r3, ror #24
 80063e6:	4918      	ldr	r1, [pc, #96]	@ (8006448 <aes_gen_tables+0x48c>)
 80063e8:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80063ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        RT2[i] = ROTL8( RT1[i] );
 80063f0:	4a15      	ldr	r2, [pc, #84]	@ (8006448 <aes_gen_tables+0x48c>)
 80063f2:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 80063f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063fa:	ea4f 6233 	mov.w	r2, r3, ror #24
 80063fe:	4913      	ldr	r1, [pc, #76]	@ (800644c <aes_gen_tables+0x490>)
 8006400:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        RT3[i] = ROTL8( RT2[i] );
 8006408:	4a10      	ldr	r2, [pc, #64]	@ (800644c <aes_gen_tables+0x490>)
 800640a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800640e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006412:	ea4f 6233 	mov.w	r2, r3, ror #24
 8006416:	490e      	ldr	r1, [pc, #56]	@ (8006450 <aes_gen_tables+0x494>)
 8006418:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800641c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i = 0; i < 256; i++ )
 8006420:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8006424:	3301      	adds	r3, #1
 8006426:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 800642a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800642e:	2bff      	cmp	r3, #255	@ 0xff
 8006430:	f77f aebf 	ble.w	80061b2 <aes_gen_tables+0x1f6>
#endif /* !MBEDTLS_AES_FEWER_TABLES */
    }
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	f607 0714 	addw	r7, r7, #2068	@ 0x814
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	20001578 	.word	0x20001578
 8006448:	20001978 	.word	0x20001978
 800644c:	20001d78 	.word	0x20001d78
 8006450:	20002178 	.word	0x20002178

08006454 <mbedtls_aes_init>:
#define AES_FT3(idx) FT3[idx]

#endif /* MBEDTLS_AES_FEWER_TABLES */

void mbedtls_aes_init( mbedtls_aes_context *ctx )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
    AES_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_aes_context ) );
 800645c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8006460:	2100      	movs	r1, #0
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f001 fe08 	bl	8008078 <memset>
}
 8006468:	bf00      	nop
 800646a:	3708      	adds	r7, #8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <mbedtls_aes_free>:

void mbedtls_aes_free( mbedtls_aes_context *ctx )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
    if( ctx == NULL )
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <mbedtls_aes_free+0x1a>
        return;

    mbedtls_platform_zeroize( ctx, sizeof( mbedtls_aes_context ) );
 800647e:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f001 fde4 	bl	8008050 <mbedtls_platform_zeroize>
 8006488:	e000      	b.n	800648c <mbedtls_aes_free+0x1c>
        return;
 800648a:	bf00      	nop
}
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
	...

08006494 <mbedtls_aes_setkey_enc>:
 * AES key schedule (encryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_ENC_ALT)
int mbedtls_aes_setkey_enc( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
    uint32_t *RK;

    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    switch( keybits )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064a6:	d012      	beq.n	80064ce <mbedtls_aes_setkey_enc+0x3a>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ae:	d812      	bhi.n	80064d6 <mbedtls_aes_setkey_enc+0x42>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b80      	cmp	r3, #128	@ 0x80
 80064b4:	d003      	beq.n	80064be <mbedtls_aes_setkey_enc+0x2a>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2bc0      	cmp	r3, #192	@ 0xc0
 80064ba:	d004      	beq.n	80064c6 <mbedtls_aes_setkey_enc+0x32>
 80064bc:	e00b      	b.n	80064d6 <mbedtls_aes_setkey_enc+0x42>
    {
        case 128: ctx->nr = 10; break;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	220a      	movs	r2, #10
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	e00a      	b.n	80064dc <mbedtls_aes_setkey_enc+0x48>
        case 192: ctx->nr = 12; break;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	220c      	movs	r2, #12
 80064ca:	601a      	str	r2, [r3, #0]
 80064cc:	e006      	b.n	80064dc <mbedtls_aes_setkey_enc+0x48>
        case 256: ctx->nr = 14; break;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	220e      	movs	r2, #14
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	e002      	b.n	80064dc <mbedtls_aes_setkey_enc+0x48>
        default : return( MBEDTLS_ERR_AES_INVALID_KEY_LENGTH );
 80064d6:	f06f 031f 	mvn.w	r3, #31
 80064da:	e1c7      	b.n	800686c <mbedtls_aes_setkey_enc+0x3d8>
    }

#if !defined(MBEDTLS_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 80064dc:	4b8d      	ldr	r3, [pc, #564]	@ (8006714 <mbedtls_aes_setkey_enc+0x280>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d104      	bne.n	80064ee <mbedtls_aes_setkey_enc+0x5a>
    {
        aes_gen_tables();
 80064e4:	f7ff fd6a 	bl	8005fbc <aes_gen_tables>
        aes_init_done = 1;
 80064e8:	4b8a      	ldr	r3, [pc, #552]	@ (8006714 <mbedtls_aes_setkey_enc+0x280>)
 80064ea:	2201      	movs	r2, #1
 80064ec:	601a      	str	r2, [r3, #0]

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3308      	adds	r3, #8
 80064f2:	613b      	str	r3, [r7, #16]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	605a      	str	r2, [r3, #4]
#if defined(MBEDTLS_AESNI_C) && defined(MBEDTLS_HAVE_X86_64)
    if( mbedtls_aesni_has_support( MBEDTLS_AESNI_AES ) )
        return( mbedtls_aesni_setkey_enc( (unsigned char *) ctx->rk, key, keybits ) );
#endif

    for( i = 0; i < ( keybits >> 5 ); i++ )
 80064fa:	2300      	movs	r3, #0
 80064fc:	617b      	str	r3, [r7, #20]
 80064fe:	e027      	b.n	8006550 <mbedtls_aes_setkey_enc+0xbc>
    {
        RK[i] = MBEDTLS_GET_UINT32_LE( key, i << 2 );
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	4413      	add	r3, r2
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	4619      	mov	r1, r3
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	3301      	adds	r3, #1
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	4413      	add	r3, r2
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	021b      	lsls	r3, r3, #8
 800651a:	ea41 0203 	orr.w	r2, r1, r3
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	3302      	adds	r3, #2
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	440b      	add	r3, r1
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	041b      	lsls	r3, r3, #16
 800652c:	ea42 0103 	orr.w	r1, r2, r3
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	3303      	adds	r3, #3
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	4413      	add	r3, r2
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	061a      	lsls	r2, r3, #24
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	6938      	ldr	r0, [r7, #16]
 8006544:	4403      	add	r3, r0
 8006546:	430a      	orrs	r2, r1
 8006548:	601a      	str	r2, [r3, #0]
    for( i = 0; i < ( keybits >> 5 ); i++ )
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	3301      	adds	r3, #1
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	697a      	ldr	r2, [r7, #20]
 8006556:	429a      	cmp	r2, r3
 8006558:	d3d2      	bcc.n	8006500 <mbedtls_aes_setkey_enc+0x6c>
    }

    switch( ctx->nr )
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2b0e      	cmp	r3, #14
 8006560:	f000 80d4 	beq.w	800670c <mbedtls_aes_setkey_enc+0x278>
 8006564:	2b0e      	cmp	r3, #14
 8006566:	f300 8180 	bgt.w	800686a <mbedtls_aes_setkey_enc+0x3d6>
 800656a:	2b0a      	cmp	r3, #10
 800656c:	d002      	beq.n	8006574 <mbedtls_aes_setkey_enc+0xe0>
 800656e:	2b0c      	cmp	r3, #12
 8006570:	d05c      	beq.n	800662c <mbedtls_aes_setkey_enc+0x198>
 8006572:	e17a      	b.n	800686a <mbedtls_aes_setkey_enc+0x3d6>
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
 8006574:	2300      	movs	r3, #0
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	e054      	b.n	8006624 <mbedtls_aes_setkey_enc+0x190>
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	4966      	ldr	r1, [pc, #408]	@ (8006718 <mbedtls_aes_setkey_enc+0x284>)
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006586:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[3] ) ]       ) ^
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	320c      	adds	r2, #12
 800658c:	6812      	ldr	r2, [r2, #0]
 800658e:	0a12      	lsrs	r2, r2, #8
 8006590:	b2d2      	uxtb	r2, r2
 8006592:	4611      	mov	r1, r2
 8006594:	4a61      	ldr	r2, [pc, #388]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 8006596:	5c52      	ldrb	r2, [r2, r1]
                RK[4]  = RK[0] ^ RCON[i] ^
 8006598:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[3] ) ] <<  8 ) ^
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	330c      	adds	r3, #12
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	0c1b      	lsrs	r3, r3, #16
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	4619      	mov	r1, r3
 80065a6:	4b5d      	ldr	r3, [pc, #372]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 80065a8:	5c5b      	ldrb	r3, [r3, r1]
 80065aa:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[3] ) ]       ) ^
 80065ac:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[3] ) ] << 16 ) ^
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	330c      	adds	r3, #12
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	0e1b      	lsrs	r3, r3, #24
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	4619      	mov	r1, r3
 80065ba:	4b58      	ldr	r3, [pc, #352]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 80065bc:	5c5b      	ldrb	r3, [r3, r1]
 80065be:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[3] ) ] <<  8 ) ^
 80065c0:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_0( RK[3] ) ] << 24 );
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	330c      	adds	r3, #12
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	4b53      	ldr	r3, [pc, #332]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 80065d0:	5c9b      	ldrb	r3, [r3, r2]
 80065d2:	061a      	lsls	r2, r3, #24
                RK[4]  = RK[0] ^ RCON[i] ^
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	3310      	adds	r3, #16
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[3] ) ] << 16 ) ^
 80065d8:	404a      	eors	r2, r1
                RK[4]  = RK[0] ^ RCON[i] ^
 80065da:	601a      	str	r2, [r3, #0]

                RK[5]  = RK[1] ^ RK[4];
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	3304      	adds	r3, #4
 80065e0:	6819      	ldr	r1, [r3, #0]
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	3310      	adds	r3, #16
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	3314      	adds	r3, #20
 80065ec:	404a      	eors	r2, r1
 80065ee:	601a      	str	r2, [r3, #0]
                RK[6]  = RK[2] ^ RK[5];
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	3308      	adds	r3, #8
 80065f4:	6819      	ldr	r1, [r3, #0]
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	3314      	adds	r3, #20
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	3318      	adds	r3, #24
 8006600:	404a      	eors	r2, r1
 8006602:	601a      	str	r2, [r3, #0]
                RK[7]  = RK[3] ^ RK[6];
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	330c      	adds	r3, #12
 8006608:	6819      	ldr	r1, [r3, #0]
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	3318      	adds	r3, #24
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	331c      	adds	r3, #28
 8006614:	404a      	eors	r2, r1
 8006616:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 10; i++, RK += 4 )
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	3301      	adds	r3, #1
 800661c:	617b      	str	r3, [r7, #20]
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	3310      	adds	r3, #16
 8006622:	613b      	str	r3, [r7, #16]
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	2b09      	cmp	r3, #9
 8006628:	d9a7      	bls.n	800657a <mbedtls_aes_setkey_enc+0xe6>
            }
            break;
 800662a:	e11e      	b.n	800686a <mbedtls_aes_setkey_enc+0x3d6>

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 800662c:	2300      	movs	r3, #0
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	e068      	b.n	8006704 <mbedtls_aes_setkey_enc+0x270>
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	4938      	ldr	r1, [pc, #224]	@ (8006718 <mbedtls_aes_setkey_enc+0x284>)
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800663e:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[5] ) ]       ) ^
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	3214      	adds	r2, #20
 8006644:	6812      	ldr	r2, [r2, #0]
 8006646:	0a12      	lsrs	r2, r2, #8
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	4611      	mov	r1, r2
 800664c:	4a33      	ldr	r2, [pc, #204]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 800664e:	5c52      	ldrb	r2, [r2, r1]
                RK[6]  = RK[0] ^ RCON[i] ^
 8006650:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[5] ) ] <<  8 ) ^
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	3314      	adds	r3, #20
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	0c1b      	lsrs	r3, r3, #16
 800665a:	b2db      	uxtb	r3, r3
 800665c:	4619      	mov	r1, r3
 800665e:	4b2f      	ldr	r3, [pc, #188]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 8006660:	5c5b      	ldrb	r3, [r3, r1]
 8006662:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[5] ) ]       ) ^
 8006664:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[5] ) ] << 16 ) ^
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	3314      	adds	r3, #20
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	0e1b      	lsrs	r3, r3, #24
 800666e:	b2db      	uxtb	r3, r3
 8006670:	4619      	mov	r1, r3
 8006672:	4b2a      	ldr	r3, [pc, #168]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 8006674:	5c5b      	ldrb	r3, [r3, r1]
 8006676:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[5] ) ] <<  8 ) ^
 8006678:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_0( RK[5] ) ] << 24 );
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3314      	adds	r3, #20
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	4b25      	ldr	r3, [pc, #148]	@ (800671c <mbedtls_aes_setkey_enc+0x288>)
 8006688:	5c9b      	ldrb	r3, [r3, r2]
 800668a:	061a      	lsls	r2, r3, #24
                RK[6]  = RK[0] ^ RCON[i] ^
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	3318      	adds	r3, #24
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[5] ) ] << 16 ) ^
 8006690:	404a      	eors	r2, r1
                RK[6]  = RK[0] ^ RCON[i] ^
 8006692:	601a      	str	r2, [r3, #0]

                RK[7]  = RK[1] ^ RK[6];
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	3304      	adds	r3, #4
 8006698:	6819      	ldr	r1, [r3, #0]
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	3318      	adds	r3, #24
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	331c      	adds	r3, #28
 80066a4:	404a      	eors	r2, r1
 80066a6:	601a      	str	r2, [r3, #0]
                RK[8]  = RK[2] ^ RK[7];
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3308      	adds	r3, #8
 80066ac:	6819      	ldr	r1, [r3, #0]
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	331c      	adds	r3, #28
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	3320      	adds	r3, #32
 80066b8:	404a      	eors	r2, r1
 80066ba:	601a      	str	r2, [r3, #0]
                RK[9]  = RK[3] ^ RK[8];
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	330c      	adds	r3, #12
 80066c0:	6819      	ldr	r1, [r3, #0]
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	3320      	adds	r3, #32
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	3324      	adds	r3, #36	@ 0x24
 80066cc:	404a      	eors	r2, r1
 80066ce:	601a      	str	r2, [r3, #0]
                RK[10] = RK[4] ^ RK[9];
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	3310      	adds	r3, #16
 80066d4:	6819      	ldr	r1, [r3, #0]
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	3324      	adds	r3, #36	@ 0x24
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	3328      	adds	r3, #40	@ 0x28
 80066e0:	404a      	eors	r2, r1
 80066e2:	601a      	str	r2, [r3, #0]
                RK[11] = RK[5] ^ RK[10];
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	3314      	adds	r3, #20
 80066e8:	6819      	ldr	r1, [r3, #0]
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	3328      	adds	r3, #40	@ 0x28
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	332c      	adds	r3, #44	@ 0x2c
 80066f4:	404a      	eors	r2, r1
 80066f6:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 8; i++, RK += 6 )
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	3301      	adds	r3, #1
 80066fc:	617b      	str	r3, [r7, #20]
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	3318      	adds	r3, #24
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	2b07      	cmp	r3, #7
 8006708:	d993      	bls.n	8006632 <mbedtls_aes_setkey_enc+0x19e>
            }
            break;
 800670a:	e0ae      	b.n	800686a <mbedtls_aes_setkey_enc+0x3d6>

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 800670c:	2300      	movs	r3, #0
 800670e:	617b      	str	r3, [r7, #20]
 8006710:	e0a6      	b.n	8006860 <mbedtls_aes_setkey_enc+0x3cc>
 8006712:	bf00      	nop
 8006714:	200025a0 	.word	0x200025a0
 8006718:	20002578 	.word	0x20002578
 800671c:	20000378 	.word	0x20000378
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	4953      	ldr	r1, [pc, #332]	@ (8006874 <mbedtls_aes_setkey_enc+0x3e0>)
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800672c:	4053      	eors	r3, r2
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[7] ) ]       ) ^
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	321c      	adds	r2, #28
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	0a12      	lsrs	r2, r2, #8
 8006736:	b2d2      	uxtb	r2, r2
 8006738:	4611      	mov	r1, r2
 800673a:	4a4f      	ldr	r2, [pc, #316]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 800673c:	5c52      	ldrb	r2, [r2, r1]
                RK[8]  = RK[0] ^ RCON[i] ^
 800673e:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[7] ) ] <<  8 ) ^
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	331c      	adds	r3, #28
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	0c1b      	lsrs	r3, r3, #16
 8006748:	b2db      	uxtb	r3, r3
 800674a:	4619      	mov	r1, r3
 800674c:	4b4a      	ldr	r3, [pc, #296]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 800674e:	5c5b      	ldrb	r3, [r3, r1]
 8006750:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[7] ) ]       ) ^
 8006752:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[7] ) ] << 16 ) ^
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	331c      	adds	r3, #28
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	0e1b      	lsrs	r3, r3, #24
 800675c:	b2db      	uxtb	r3, r3
 800675e:	4619      	mov	r1, r3
 8006760:	4b45      	ldr	r3, [pc, #276]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 8006762:	5c5b      	ldrb	r3, [r3, r1]
 8006764:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[7] ) ] <<  8 ) ^
 8006766:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_0( RK[7] ) ] << 24 );
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	331c      	adds	r3, #28
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	b2db      	uxtb	r3, r3
 8006772:	461a      	mov	r2, r3
 8006774:	4b40      	ldr	r3, [pc, #256]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 8006776:	5c9b      	ldrb	r3, [r3, r2]
 8006778:	061a      	lsls	r2, r3, #24
                RK[8]  = RK[0] ^ RCON[i] ^
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	3320      	adds	r3, #32
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[7] ) ] << 16 ) ^
 800677e:	404a      	eors	r2, r1
                RK[8]  = RK[0] ^ RCON[i] ^
 8006780:	601a      	str	r2, [r3, #0]

                RK[9]  = RK[1] ^ RK[8];
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	3304      	adds	r3, #4
 8006786:	6819      	ldr	r1, [r3, #0]
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	3320      	adds	r3, #32
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	3324      	adds	r3, #36	@ 0x24
 8006792:	404a      	eors	r2, r1
 8006794:	601a      	str	r2, [r3, #0]
                RK[10] = RK[2] ^ RK[9];
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	3308      	adds	r3, #8
 800679a:	6819      	ldr	r1, [r3, #0]
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	3324      	adds	r3, #36	@ 0x24
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	3328      	adds	r3, #40	@ 0x28
 80067a6:	404a      	eors	r2, r1
 80067a8:	601a      	str	r2, [r3, #0]
                RK[11] = RK[3] ^ RK[10];
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	330c      	adds	r3, #12
 80067ae:	6819      	ldr	r1, [r3, #0]
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	3328      	adds	r3, #40	@ 0x28
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	332c      	adds	r3, #44	@ 0x2c
 80067ba:	404a      	eors	r2, r1
 80067bc:	601a      	str	r2, [r3, #0]

                RK[12] = RK[4] ^
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	3310      	adds	r3, #16
 80067c2:	681b      	ldr	r3, [r3, #0]
                ( (uint32_t) FSb[ MBEDTLS_BYTE_0( RK[11] ) ]       ) ^
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	322c      	adds	r2, #44	@ 0x2c
 80067c8:	6812      	ldr	r2, [r2, #0]
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	4611      	mov	r1, r2
 80067ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 80067d0:	5c52      	ldrb	r2, [r2, r1]
                RK[12] = RK[4] ^
 80067d2:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[11] ) ] <<  8 ) ^
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	332c      	adds	r3, #44	@ 0x2c
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	0a1b      	lsrs	r3, r3, #8
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	4619      	mov	r1, r3
 80067e0:	4b25      	ldr	r3, [pc, #148]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 80067e2:	5c5b      	ldrb	r3, [r3, r1]
 80067e4:	021b      	lsls	r3, r3, #8
                ( (uint32_t) FSb[ MBEDTLS_BYTE_0( RK[11] ) ]       ) ^
 80067e6:	405a      	eors	r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[11] ) ] << 16 ) ^
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	332c      	adds	r3, #44	@ 0x2c
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	0c1b      	lsrs	r3, r3, #16
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	4619      	mov	r1, r3
 80067f4:	4b20      	ldr	r3, [pc, #128]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 80067f6:	5c5b      	ldrb	r3, [r3, r1]
 80067f8:	041b      	lsls	r3, r3, #16
                ( (uint32_t) FSb[ MBEDTLS_BYTE_1( RK[11] ) ] <<  8 ) ^
 80067fa:	ea82 0103 	eor.w	r1, r2, r3
                ( (uint32_t) FSb[ MBEDTLS_BYTE_3( RK[11] ) ] << 24 );
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	332c      	adds	r3, #44	@ 0x2c
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	0e1b      	lsrs	r3, r3, #24
 8006806:	b2db      	uxtb	r3, r3
 8006808:	461a      	mov	r2, r3
 800680a:	4b1b      	ldr	r3, [pc, #108]	@ (8006878 <mbedtls_aes_setkey_enc+0x3e4>)
 800680c:	5c9b      	ldrb	r3, [r3, r2]
 800680e:	061a      	lsls	r2, r3, #24
                RK[12] = RK[4] ^
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	3330      	adds	r3, #48	@ 0x30
                ( (uint32_t) FSb[ MBEDTLS_BYTE_2( RK[11] ) ] << 16 ) ^
 8006814:	404a      	eors	r2, r1
                RK[12] = RK[4] ^
 8006816:	601a      	str	r2, [r3, #0]

                RK[13] = RK[5] ^ RK[12];
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	3314      	adds	r3, #20
 800681c:	6819      	ldr	r1, [r3, #0]
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	3330      	adds	r3, #48	@ 0x30
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	3334      	adds	r3, #52	@ 0x34
 8006828:	404a      	eors	r2, r1
 800682a:	601a      	str	r2, [r3, #0]
                RK[14] = RK[6] ^ RK[13];
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	3318      	adds	r3, #24
 8006830:	6819      	ldr	r1, [r3, #0]
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	3334      	adds	r3, #52	@ 0x34
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	3338      	adds	r3, #56	@ 0x38
 800683c:	404a      	eors	r2, r1
 800683e:	601a      	str	r2, [r3, #0]
                RK[15] = RK[7] ^ RK[14];
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	331c      	adds	r3, #28
 8006844:	6819      	ldr	r1, [r3, #0]
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	3338      	adds	r3, #56	@ 0x38
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	333c      	adds	r3, #60	@ 0x3c
 8006850:	404a      	eors	r2, r1
 8006852:	601a      	str	r2, [r3, #0]
            for( i = 0; i < 7; i++, RK += 8 )
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	3301      	adds	r3, #1
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	3320      	adds	r3, #32
 800685e:	613b      	str	r3, [r7, #16]
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	2b06      	cmp	r3, #6
 8006864:	f67f af5c 	bls.w	8006720 <mbedtls_aes_setkey_enc+0x28c>
            }
            break;
 8006868:	bf00      	nop
    }

    return( 0 );
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	20002578 	.word	0x20002578
 8006878:	20000378 	.word	0x20000378

0800687c <mbedtls_aes_setkey_dec>:
 * AES key schedule (decryption)
 */
#if !defined(MBEDTLS_AES_SETKEY_DEC_ALT)
int mbedtls_aes_setkey_dec( mbedtls_aes_context *ctx, const unsigned char *key,
                    unsigned int keybits )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b0d0      	sub	sp, #320	@ 0x140
 8006880:	af00      	add	r7, sp, #0
 8006882:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006886:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800688a:	6018      	str	r0, [r3, #0]
 800688c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006890:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006894:	6019      	str	r1, [r3, #0]
 8006896:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800689a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800689e:	601a      	str	r2, [r3, #0]
    uint32_t *SK;

    AES_VALIDATE_RET( ctx != NULL );
    AES_VALIDATE_RET( key != NULL );

    mbedtls_aes_init( &cty );
 80068a0:	f107 0314 	add.w	r3, r7, #20
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fdd5 	bl	8006454 <mbedtls_aes_init>

    if( aes_padlock_ace )
        ctx->rk = RK = MBEDTLS_PADLOCK_ALIGN16( ctx->buf );
    else
#endif
    ctx->rk = RK = ctx->buf;
 80068aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80068ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3308      	adds	r3, #8
 80068b6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80068ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80068be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80068c8:	605a      	str	r2, [r3, #4]

    /* Also checks keybits */
    if( ( ret = mbedtls_aes_setkey_enc( &cty, key, keybits ) ) != 0 )
 80068ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80068ce:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 80068d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80068d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80068da:	f107 0014 	add.w	r0, r7, #20
 80068de:	6812      	ldr	r2, [r2, #0]
 80068e0:	6819      	ldr	r1, [r3, #0]
 80068e2:	f7ff fdd7 	bl	8006494 <mbedtls_aes_setkey_enc>
 80068e6:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
 80068ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f040 80e2 	bne.w	8006ab8 <mbedtls_aes_setkey_dec+0x23c>
        goto exit;

    ctx->nr = cty.nr;
 80068f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80068f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006902:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	601a      	str	r2, [r3, #0]
                           (const unsigned char *) cty.rk, ctx->nr );
        goto exit;
    }
#endif

    SK = cty.rk + cty.nr * 4;
 800690a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800690e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006918:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	4413      	add	r3, r2
 8006922:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    *RK++ = *SK++;
 8006926:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800692a:	1d13      	adds	r3, r2, #4
 800692c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006930:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006934:	1d19      	adds	r1, r3, #4
 8006936:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 800693e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006942:	1d13      	adds	r3, r2, #4
 8006944:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006948:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800694c:	1d19      	adds	r1, r3, #4
 800694e:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006952:	6812      	ldr	r2, [r2, #0]
 8006954:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 8006956:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800695a:	1d13      	adds	r3, r2, #4
 800695c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006960:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006964:	1d19      	adds	r1, r3, #4
 8006966:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 800696a:	6812      	ldr	r2, [r2, #0]
 800696c:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 800696e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006972:	1d13      	adds	r3, r2, #4
 8006974:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006978:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800697c:	1d19      	adds	r1, r3, #4
 800697e:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006982:	6812      	ldr	r2, [r2, #0]
 8006984:	601a      	str	r2, [r3, #0]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8006986:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800698a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3b01      	subs	r3, #1
 8006994:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8006998:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800699c:	3b20      	subs	r3, #32
 800699e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80069a2:	e054      	b.n	8006a4e <mbedtls_aes_setkey_dec+0x1d2>
    {
        for( j = 0; j < 4; j++, SK++ )
 80069a4:	2300      	movs	r3, #0
 80069a6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80069aa:	e042      	b.n	8006a32 <mbedtls_aes_setkey_dec+0x1b6>
        {
            *RK++ = AES_RT0( FSb[ MBEDTLS_BYTE_0( *SK ) ] ) ^
 80069ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	461a      	mov	r2, r3
 80069b6:	4b47      	ldr	r3, [pc, #284]	@ (8006ad4 <mbedtls_aes_setkey_dec+0x258>)
 80069b8:	5c9b      	ldrb	r3, [r3, r2]
 80069ba:	461a      	mov	r2, r3
 80069bc:	4b46      	ldr	r3, [pc, #280]	@ (8006ad8 <mbedtls_aes_setkey_dec+0x25c>)
 80069be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                    AES_RT1( FSb[ MBEDTLS_BYTE_1( *SK ) ] ) ^
 80069c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	0a1b      	lsrs	r3, r3, #8
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	4619      	mov	r1, r3
 80069ce:	4b41      	ldr	r3, [pc, #260]	@ (8006ad4 <mbedtls_aes_setkey_dec+0x258>)
 80069d0:	5c5b      	ldrb	r3, [r3, r1]
 80069d2:	4619      	mov	r1, r3
 80069d4:	4b41      	ldr	r3, [pc, #260]	@ (8006adc <mbedtls_aes_setkey_dec+0x260>)
 80069d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            *RK++ = AES_RT0( FSb[ MBEDTLS_BYTE_0( *SK ) ] ) ^
 80069da:	405a      	eors	r2, r3
                    AES_RT2( FSb[ MBEDTLS_BYTE_2( *SK ) ] ) ^
 80069dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	0c1b      	lsrs	r3, r3, #16
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	4619      	mov	r1, r3
 80069e8:	4b3a      	ldr	r3, [pc, #232]	@ (8006ad4 <mbedtls_aes_setkey_dec+0x258>)
 80069ea:	5c5b      	ldrb	r3, [r3, r1]
 80069ec:	4619      	mov	r1, r3
 80069ee:	4b3c      	ldr	r3, [pc, #240]	@ (8006ae0 <mbedtls_aes_setkey_dec+0x264>)
 80069f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
                    AES_RT1( FSb[ MBEDTLS_BYTE_1( *SK ) ] ) ^
 80069f4:	ea82 0103 	eor.w	r1, r2, r3
                    AES_RT3( FSb[ MBEDTLS_BYTE_3( *SK ) ] );
 80069f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	0e1b      	lsrs	r3, r3, #24
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	461a      	mov	r2, r3
 8006a04:	4b33      	ldr	r3, [pc, #204]	@ (8006ad4 <mbedtls_aes_setkey_dec+0x258>)
 8006a06:	5c9b      	ldrb	r3, [r3, r2]
 8006a08:	461a      	mov	r2, r3
 8006a0a:	4b36      	ldr	r3, [pc, #216]	@ (8006ae4 <mbedtls_aes_setkey_dec+0x268>)
 8006a0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
            *RK++ = AES_RT0( FSb[ MBEDTLS_BYTE_0( *SK ) ] ) ^
 8006a10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006a14:	1d18      	adds	r0, r3, #4
 8006a16:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
                    AES_RT2( FSb[ MBEDTLS_BYTE_2( *SK ) ] ) ^
 8006a1a:	404a      	eors	r2, r1
            *RK++ = AES_RT0( FSb[ MBEDTLS_BYTE_0( *SK ) ] ) ^
 8006a1c:	601a      	str	r2, [r3, #0]
        for( j = 0; j < 4; j++, SK++ )
 8006a1e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006a22:	3301      	adds	r3, #1
 8006a24:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8006a28:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a32:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006a36:	2b03      	cmp	r3, #3
 8006a38:	ddb8      	ble.n	80069ac <mbedtls_aes_setkey_dec+0x130>
    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8006a3a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8006a44:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006a48:	3b20      	subs	r3, #32
 8006a4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a4e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	dca6      	bgt.n	80069a4 <mbedtls_aes_setkey_dec+0x128>
        }
    }

    *RK++ = *SK++;
 8006a56:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006a5a:	1d13      	adds	r3, r2, #4
 8006a5c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a60:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006a64:	1d19      	adds	r1, r3, #4
 8006a66:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006a6a:	6812      	ldr	r2, [r2, #0]
 8006a6c:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 8006a6e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006a72:	1d13      	adds	r3, r2, #4
 8006a74:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a78:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006a7c:	1d19      	adds	r1, r3, #4
 8006a7e:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 8006a86:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006a8a:	1d13      	adds	r3, r2, #4
 8006a8c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a90:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006a94:	1d19      	adds	r1, r3, #4
 8006a96:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006a9a:	6812      	ldr	r2, [r2, #0]
 8006a9c:	601a      	str	r2, [r3, #0]
    *RK++ = *SK++;
 8006a9e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006aa2:	1d13      	adds	r3, r2, #4
 8006aa4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006aa8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006aac:	1d19      	adds	r1, r3, #4
 8006aae:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8006ab2:	6812      	ldr	r2, [r2, #0]
 8006ab4:	601a      	str	r2, [r3, #0]
 8006ab6:	e000      	b.n	8006aba <mbedtls_aes_setkey_dec+0x23e>
        goto exit;
 8006ab8:	bf00      	nop

exit:
    mbedtls_aes_free( &cty );
 8006aba:	f107 0314 	add.w	r3, r7, #20
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7ff fcd6 	bl	8006470 <mbedtls_aes_free>

    return( ret );
 8006ac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20000378 	.word	0x20000378
 8006ad8:	20001578 	.word	0x20001578
 8006adc:	20001978 	.word	0x20001978
 8006ae0:	20001d78 	.word	0x20001d78
 8006ae4:	20002178 	.word	0x20002178

08006ae8 <mbedtls_internal_aes_encrypt>:
 */
#if !defined(MBEDTLS_AES_ENCRYPT_ALT)
int mbedtls_internal_aes_encrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b08e      	sub	sp, #56	@ 0x38
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
    int i;
    uint32_t *RK = ctx->rk;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	633b      	str	r3, [r7, #48]	@ 0x30
    {
        uint32_t X[4];
        uint32_t Y[4];
    } t;

    t.X[0] = MBEDTLS_GET_UINT32_LE( input,  0 ); t.X[0] ^= *RK++;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	3301      	adds	r3, #1
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	021b      	lsls	r3, r3, #8
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	3302      	adds	r3, #2
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	041b      	lsls	r3, r3, #16
 8006b12:	431a      	orrs	r2, r3
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	3303      	adds	r3, #3
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	061b      	lsls	r3, r3, #24
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	1d1a      	adds	r2, r3, #4
 8006b24:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	4053      	eors	r3, r2
 8006b2c:	613b      	str	r3, [r7, #16]
    t.X[1] = MBEDTLS_GET_UINT32_LE( input,  4 ); t.X[1] ^= *RK++;
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	3304      	adds	r3, #4
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	461a      	mov	r2, r3
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	3305      	adds	r3, #5
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	021b      	lsls	r3, r3, #8
 8006b3e:	431a      	orrs	r2, r3
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	3306      	adds	r3, #6
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	041b      	lsls	r3, r3, #16
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	3307      	adds	r3, #7
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	061b      	lsls	r3, r3, #24
 8006b52:	4313      	orrs	r3, r2
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b58:	1d1a      	adds	r2, r3, #4
 8006b5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	4053      	eors	r3, r2
 8006b62:	617b      	str	r3, [r7, #20]
    t.X[2] = MBEDTLS_GET_UINT32_LE( input,  8 ); t.X[2] ^= *RK++;
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	3308      	adds	r3, #8
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	3309      	adds	r3, #9
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	431a      	orrs	r2, r3
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	330a      	adds	r3, #10
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	041b      	lsls	r3, r3, #16
 8006b7e:	431a      	orrs	r2, r3
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	330b      	adds	r3, #11
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	061b      	lsls	r3, r3, #24
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	61bb      	str	r3, [r7, #24]
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	1d1a      	adds	r2, r3, #4
 8006b90:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	4053      	eors	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
    t.X[3] = MBEDTLS_GET_UINT32_LE( input, 12 ); t.X[3] ^= *RK++;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	330c      	adds	r3, #12
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	330d      	adds	r3, #13
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	021b      	lsls	r3, r3, #8
 8006baa:	431a      	orrs	r2, r3
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	330e      	adds	r3, #14
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	041b      	lsls	r3, r3, #16
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	330f      	adds	r3, #15
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	061b      	lsls	r3, r3, #24
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	61fb      	str	r3, [r7, #28]
 8006bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc4:	1d1a      	adds	r2, r3, #4
 8006bc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	4053      	eors	r3, r2
 8006bce:	61fb      	str	r3, [r7, #28]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	105b      	asrs	r3, r3, #1
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bda:	e122      	b.n	8006e22 <mbedtls_internal_aes_encrypt+0x33a>
    {
        AES_FROUND( t.Y[0], t.Y[1], t.Y[2], t.Y[3], t.X[0], t.X[1], t.X[2], t.X[3] );
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bde:	1d1a      	adds	r2, r3, #4
 8006be0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	4619      	mov	r1, r3
 8006bea:	4bb0      	ldr	r3, [pc, #704]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006bec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006bf0:	405a      	eors	r2, r3
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	0a1b      	lsrs	r3, r3, #8
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	4bad      	ldr	r3, [pc, #692]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006bfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c00:	405a      	eors	r2, r3
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	0c1b      	lsrs	r3, r3, #16
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	4619      	mov	r1, r3
 8006c0a:	4baa      	ldr	r3, [pc, #680]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006c0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c10:	405a      	eors	r2, r3
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	0e1b      	lsrs	r3, r3, #24
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	4619      	mov	r1, r3
 8006c1a:	4ba7      	ldr	r3, [pc, #668]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006c1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c20:	4053      	eors	r3, r2
 8006c22:	623b      	str	r3, [r7, #32]
 8006c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c26:	1d1a      	adds	r2, r3, #4
 8006c28:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	4619      	mov	r1, r3
 8006c32:	4b9e      	ldr	r3, [pc, #632]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006c34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c38:	405a      	eors	r2, r3
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	0a1b      	lsrs	r3, r3, #8
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	4619      	mov	r1, r3
 8006c42:	4b9b      	ldr	r3, [pc, #620]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006c44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c48:	405a      	eors	r2, r3
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	0c1b      	lsrs	r3, r3, #16
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	4619      	mov	r1, r3
 8006c52:	4b98      	ldr	r3, [pc, #608]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006c54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c58:	405a      	eors	r2, r3
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	0e1b      	lsrs	r3, r3, #24
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	4619      	mov	r1, r3
 8006c62:	4b95      	ldr	r3, [pc, #596]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006c64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c68:	4053      	eors	r3, r2
 8006c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6e:	1d1a      	adds	r2, r3, #4
 8006c70:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4b8c      	ldr	r3, [pc, #560]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006c7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c80:	405a      	eors	r2, r3
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	0a1b      	lsrs	r3, r3, #8
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4b89      	ldr	r3, [pc, #548]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006c8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c90:	405a      	eors	r2, r3
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	0c1b      	lsrs	r3, r3, #16
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4b86      	ldr	r3, [pc, #536]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006c9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ca0:	405a      	eors	r2, r3
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	0e1b      	lsrs	r3, r3, #24
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	4619      	mov	r1, r3
 8006caa:	4b83      	ldr	r3, [pc, #524]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006cac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006cb0:	4053      	eors	r3, r2
 8006cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb6:	1d1a      	adds	r2, r3, #4
 8006cb8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4b7a      	ldr	r3, [pc, #488]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006cc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006cc8:	405a      	eors	r2, r3
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	0a1b      	lsrs	r3, r3, #8
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	4b77      	ldr	r3, [pc, #476]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006cd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006cd8:	405a      	eors	r2, r3
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	0c1b      	lsrs	r3, r3, #16
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	4b74      	ldr	r3, [pc, #464]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006ce4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ce8:	405a      	eors	r2, r3
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	0e1b      	lsrs	r3, r3, #24
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	4b71      	ldr	r3, [pc, #452]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006cf8:	4053      	eors	r3, r2
 8006cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        AES_FROUND( t.X[0], t.X[1], t.X[2], t.X[3], t.Y[0], t.Y[1], t.Y[2], t.Y[3] );
 8006cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfe:	1d1a      	adds	r2, r3, #4
 8006d00:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	6a3b      	ldr	r3, [r7, #32]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	4619      	mov	r1, r3
 8006d0a:	4b68      	ldr	r3, [pc, #416]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006d0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d10:	405a      	eors	r2, r3
 8006d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d14:	0a1b      	lsrs	r3, r3, #8
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4b65      	ldr	r3, [pc, #404]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006d1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d20:	405a      	eors	r2, r3
 8006d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d24:	0c1b      	lsrs	r3, r3, #16
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	4619      	mov	r1, r3
 8006d2a:	4b62      	ldr	r3, [pc, #392]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006d2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d30:	405a      	eors	r2, r3
 8006d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d34:	0e1b      	lsrs	r3, r3, #24
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	4619      	mov	r1, r3
 8006d3a:	4b5f      	ldr	r3, [pc, #380]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006d3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d40:	4053      	eors	r3, r2
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d46:	1d1a      	adds	r2, r3, #4
 8006d48:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	4619      	mov	r1, r3
 8006d52:	4b56      	ldr	r3, [pc, #344]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006d54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d58:	405a      	eors	r2, r3
 8006d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5c:	0a1b      	lsrs	r3, r3, #8
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	4619      	mov	r1, r3
 8006d62:	4b53      	ldr	r3, [pc, #332]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006d64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d68:	405a      	eors	r2, r3
 8006d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d6c:	0c1b      	lsrs	r3, r3, #16
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	4619      	mov	r1, r3
 8006d72:	4b50      	ldr	r3, [pc, #320]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006d74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d78:	405a      	eors	r2, r3
 8006d7a:	6a3b      	ldr	r3, [r7, #32]
 8006d7c:	0e1b      	lsrs	r3, r3, #24
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	4619      	mov	r1, r3
 8006d82:	4b4d      	ldr	r3, [pc, #308]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006d84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d88:	4053      	eors	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8e:	1d1a      	adds	r2, r3, #4
 8006d90:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	4619      	mov	r1, r3
 8006d9a:	4b44      	ldr	r3, [pc, #272]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006d9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006da0:	405a      	eors	r2, r3
 8006da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da4:	0a1b      	lsrs	r3, r3, #8
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	4619      	mov	r1, r3
 8006daa:	4b41      	ldr	r3, [pc, #260]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006dac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006db0:	405a      	eors	r2, r3
 8006db2:	6a3b      	ldr	r3, [r7, #32]
 8006db4:	0c1b      	lsrs	r3, r3, #16
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	4619      	mov	r1, r3
 8006dba:	4b3e      	ldr	r3, [pc, #248]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006dbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dc0:	405a      	eors	r2, r3
 8006dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc4:	0e1b      	lsrs	r3, r3, #24
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	4619      	mov	r1, r3
 8006dca:	4b3b      	ldr	r3, [pc, #236]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dd0:	4053      	eors	r3, r2
 8006dd2:	61bb      	str	r3, [r7, #24]
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd6:	1d1a      	adds	r2, r3, #4
 8006dd8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	4619      	mov	r1, r3
 8006de2:	4b32      	ldr	r3, [pc, #200]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006de4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006de8:	405a      	eors	r2, r3
 8006dea:	6a3b      	ldr	r3, [r7, #32]
 8006dec:	0a1b      	lsrs	r3, r3, #8
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	4619      	mov	r1, r3
 8006df2:	4b2f      	ldr	r3, [pc, #188]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006df4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006df8:	405a      	eors	r2, r3
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfc:	0c1b      	lsrs	r3, r3, #16
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	4619      	mov	r1, r3
 8006e02:	4b2c      	ldr	r3, [pc, #176]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006e04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e08:	405a      	eors	r2, r3
 8006e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0c:	0e1b      	lsrs	r3, r3, #24
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	4619      	mov	r1, r3
 8006e12:	4b29      	ldr	r3, [pc, #164]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006e14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e18:	4053      	eors	r3, r2
 8006e1a:	61fb      	str	r3, [r7, #28]
    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8006e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f73f aed9 	bgt.w	8006bdc <mbedtls_internal_aes_encrypt+0xf4>
    }

    AES_FROUND( t.Y[0], t.Y[1], t.Y[2], t.Y[3], t.X[0], t.X[1], t.X[2], t.X[3] );
 8006e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2c:	1d1a      	adds	r2, r3, #4
 8006e2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	4619      	mov	r1, r3
 8006e38:	4b1c      	ldr	r3, [pc, #112]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006e3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e3e:	405a      	eors	r2, r3
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	0a1b      	lsrs	r3, r3, #8
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	4619      	mov	r1, r3
 8006e48:	4b19      	ldr	r3, [pc, #100]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006e4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e4e:	405a      	eors	r2, r3
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	0c1b      	lsrs	r3, r3, #16
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	4619      	mov	r1, r3
 8006e58:	4b16      	ldr	r3, [pc, #88]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006e5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e5e:	405a      	eors	r2, r3
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	0e1b      	lsrs	r3, r3, #24
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	4619      	mov	r1, r3
 8006e68:	4b13      	ldr	r3, [pc, #76]	@ (8006eb8 <mbedtls_internal_aes_encrypt+0x3d0>)
 8006e6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e6e:	4053      	eors	r3, r2
 8006e70:	623b      	str	r3, [r7, #32]
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	1d1a      	adds	r2, r3, #4
 8006e76:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4b0a      	ldr	r3, [pc, #40]	@ (8006eac <mbedtls_internal_aes_encrypt+0x3c4>)
 8006e82:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e86:	405a      	eors	r2, r3
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	0a1b      	lsrs	r3, r3, #8
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	4619      	mov	r1, r3
 8006e90:	4b07      	ldr	r3, [pc, #28]	@ (8006eb0 <mbedtls_internal_aes_encrypt+0x3c8>)
 8006e92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e96:	405a      	eors	r2, r3
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	0c1b      	lsrs	r3, r3, #16
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4b04      	ldr	r3, [pc, #16]	@ (8006eb4 <mbedtls_internal_aes_encrypt+0x3cc>)
 8006ea2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ea6:	405a      	eors	r2, r3
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	e007      	b.n	8006ebc <mbedtls_internal_aes_encrypt+0x3d4>
 8006eac:	20000478 	.word	0x20000478
 8006eb0:	20000878 	.word	0x20000878
 8006eb4:	20000c78 	.word	0x20000c78
 8006eb8:	20001078 	.word	0x20001078
 8006ebc:	0e1b      	lsrs	r3, r3, #24
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4b9f      	ldr	r3, [pc, #636]	@ (8007140 <mbedtls_internal_aes_encrypt+0x658>)
 8006ec4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ec8:	4053      	eors	r3, r2
 8006eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ece:	1d1a      	adds	r2, r3, #4
 8006ed0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4b9a      	ldr	r3, [pc, #616]	@ (8007144 <mbedtls_internal_aes_encrypt+0x65c>)
 8006edc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ee0:	405a      	eors	r2, r3
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	0a1b      	lsrs	r3, r3, #8
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4b97      	ldr	r3, [pc, #604]	@ (8007148 <mbedtls_internal_aes_encrypt+0x660>)
 8006eec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ef0:	405a      	eors	r2, r3
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	0c1b      	lsrs	r3, r3, #16
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	4619      	mov	r1, r3
 8006efa:	4b94      	ldr	r3, [pc, #592]	@ (800714c <mbedtls_internal_aes_encrypt+0x664>)
 8006efc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f00:	405a      	eors	r2, r3
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	0e1b      	lsrs	r3, r3, #24
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	4619      	mov	r1, r3
 8006f0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007140 <mbedtls_internal_aes_encrypt+0x658>)
 8006f0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f10:	4053      	eors	r3, r2
 8006f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f16:	1d1a      	adds	r2, r3, #4
 8006f18:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	4619      	mov	r1, r3
 8006f22:	4b88      	ldr	r3, [pc, #544]	@ (8007144 <mbedtls_internal_aes_encrypt+0x65c>)
 8006f24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f28:	405a      	eors	r2, r3
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	0a1b      	lsrs	r3, r3, #8
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	4619      	mov	r1, r3
 8006f32:	4b85      	ldr	r3, [pc, #532]	@ (8007148 <mbedtls_internal_aes_encrypt+0x660>)
 8006f34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f38:	405a      	eors	r2, r3
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	0c1b      	lsrs	r3, r3, #16
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	4619      	mov	r1, r3
 8006f42:	4b82      	ldr	r3, [pc, #520]	@ (800714c <mbedtls_internal_aes_encrypt+0x664>)
 8006f44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f48:	405a      	eors	r2, r3
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	0e1b      	lsrs	r3, r3, #24
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	4619      	mov	r1, r3
 8006f52:	4b7b      	ldr	r3, [pc, #492]	@ (8007140 <mbedtls_internal_aes_encrypt+0x658>)
 8006f54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f58:	4053      	eors	r3, r2
 8006f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    t.X[0] = *RK++ ^ \
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5e:	1d1a      	adds	r2, r3, #4
 8006f60:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f62:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[0] ) ]       ) ^
 8006f64:	6a3a      	ldr	r2, [r7, #32]
 8006f66:	b2d2      	uxtb	r2, r2
 8006f68:	4611      	mov	r1, r2
 8006f6a:	4a79      	ldr	r2, [pc, #484]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006f6c:	5c52      	ldrb	r2, [r2, r1]
    t.X[0] = *RK++ ^ \
 8006f6e:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[1] ) ] <<  8 ) ^
 8006f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f72:	0a1b      	lsrs	r3, r3, #8
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	4619      	mov	r1, r3
 8006f78:	4b75      	ldr	r3, [pc, #468]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006f7a:	5c5b      	ldrb	r3, [r3, r1]
 8006f7c:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[0] ) ]       ) ^
 8006f7e:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[2] ) ] << 16 ) ^
 8006f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f82:	0c1b      	lsrs	r3, r3, #16
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	4619      	mov	r1, r3
 8006f88:	4b71      	ldr	r3, [pc, #452]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006f8a:	5c5b      	ldrb	r3, [r3, r1]
 8006f8c:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[1] ) ] <<  8 ) ^
 8006f8e:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_3( t.Y[3] ) ] << 24 );
 8006f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f92:	0e1b      	lsrs	r3, r3, #24
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	4619      	mov	r1, r3
 8006f98:	4b6d      	ldr	r3, [pc, #436]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006f9a:	5c5b      	ldrb	r3, [r3, r1]
 8006f9c:	061b      	lsls	r3, r3, #24
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[2] ) ] << 16 ) ^
 8006f9e:	4053      	eors	r3, r2
    t.X[0] = *RK++ ^ \
 8006fa0:	613b      	str	r3, [r7, #16]

    t.X[1] = *RK++ ^ \
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	1d1a      	adds	r2, r3, #4
 8006fa6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fa8:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[1] ) ]       ) ^
 8006faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fac:	b2d2      	uxtb	r2, r2
 8006fae:	4611      	mov	r1, r2
 8006fb0:	4a67      	ldr	r2, [pc, #412]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006fb2:	5c52      	ldrb	r2, [r2, r1]
    t.X[1] = *RK++ ^ \
 8006fb4:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[2] ) ] <<  8 ) ^
 8006fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb8:	0a1b      	lsrs	r3, r3, #8
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	4b64      	ldr	r3, [pc, #400]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006fc0:	5c5b      	ldrb	r3, [r3, r1]
 8006fc2:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[1] ) ]       ) ^
 8006fc4:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[3] ) ] << 16 ) ^
 8006fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc8:	0c1b      	lsrs	r3, r3, #16
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4b60      	ldr	r3, [pc, #384]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006fd0:	5c5b      	ldrb	r3, [r3, r1]
 8006fd2:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[2] ) ] <<  8 ) ^
 8006fd4:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_3( t.Y[0] ) ] << 24 );
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	0e1b      	lsrs	r3, r3, #24
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	4619      	mov	r1, r3
 8006fde:	4b5c      	ldr	r3, [pc, #368]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006fe0:	5c5b      	ldrb	r3, [r3, r1]
 8006fe2:	061b      	lsls	r3, r3, #24
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[3] ) ] << 16 ) ^
 8006fe4:	4053      	eors	r3, r2
    t.X[1] = *RK++ ^ \
 8006fe6:	617b      	str	r3, [r7, #20]

    t.X[2] = *RK++ ^ \
 8006fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fea:	1d1a      	adds	r2, r3, #4
 8006fec:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fee:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[2] ) ]       ) ^
 8006ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ff2:	b2d2      	uxtb	r2, r2
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	4a56      	ldr	r2, [pc, #344]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8006ff8:	5c52      	ldrb	r2, [r2, r1]
    t.X[2] = *RK++ ^ \
 8006ffa:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[3] ) ] <<  8 ) ^
 8006ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ffe:	0a1b      	lsrs	r3, r3, #8
 8007000:	b2db      	uxtb	r3, r3
 8007002:	4619      	mov	r1, r3
 8007004:	4b52      	ldr	r3, [pc, #328]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8007006:	5c5b      	ldrb	r3, [r3, r1]
 8007008:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[2] ) ]       ) ^
 800700a:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[0] ) ] << 16 ) ^
 800700c:	6a3b      	ldr	r3, [r7, #32]
 800700e:	0c1b      	lsrs	r3, r3, #16
 8007010:	b2db      	uxtb	r3, r3
 8007012:	4619      	mov	r1, r3
 8007014:	4b4e      	ldr	r3, [pc, #312]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8007016:	5c5b      	ldrb	r3, [r3, r1]
 8007018:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[3] ) ] <<  8 ) ^
 800701a:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_3( t.Y[1] ) ] << 24 );
 800701c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701e:	0e1b      	lsrs	r3, r3, #24
 8007020:	b2db      	uxtb	r3, r3
 8007022:	4619      	mov	r1, r3
 8007024:	4b4a      	ldr	r3, [pc, #296]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 8007026:	5c5b      	ldrb	r3, [r3, r1]
 8007028:	061b      	lsls	r3, r3, #24
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[0] ) ] << 16 ) ^
 800702a:	4053      	eors	r3, r2
    t.X[2] = *RK++ ^ \
 800702c:	61bb      	str	r3, [r7, #24]

    t.X[3] = *RK++ ^ \
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	1d1a      	adds	r2, r3, #4
 8007032:	633a      	str	r2, [r7, #48]	@ 0x30
 8007034:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[3] ) ]       ) ^
 8007036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007038:	b2d2      	uxtb	r2, r2
 800703a:	4611      	mov	r1, r2
 800703c:	4a44      	ldr	r2, [pc, #272]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 800703e:	5c52      	ldrb	r2, [r2, r1]
    t.X[3] = *RK++ ^ \
 8007040:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[0] ) ] <<  8 ) ^
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	0a1b      	lsrs	r3, r3, #8
 8007046:	b2db      	uxtb	r3, r3
 8007048:	4619      	mov	r1, r3
 800704a:	4b41      	ldr	r3, [pc, #260]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 800704c:	5c5b      	ldrb	r3, [r3, r1]
 800704e:	021b      	lsls	r3, r3, #8
            ( (uint32_t) FSb[ MBEDTLS_BYTE_0( t.Y[3] ) ]       ) ^
 8007050:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[1] ) ] << 16 ) ^
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	0c1b      	lsrs	r3, r3, #16
 8007056:	b2db      	uxtb	r3, r3
 8007058:	4619      	mov	r1, r3
 800705a:	4b3d      	ldr	r3, [pc, #244]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 800705c:	5c5b      	ldrb	r3, [r3, r1]
 800705e:	041b      	lsls	r3, r3, #16
            ( (uint32_t) FSb[ MBEDTLS_BYTE_1( t.Y[0] ) ] <<  8 ) ^
 8007060:	405a      	eors	r2, r3
            ( (uint32_t) FSb[ MBEDTLS_BYTE_3( t.Y[2] ) ] << 24 );
 8007062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007064:	0e1b      	lsrs	r3, r3, #24
 8007066:	b2db      	uxtb	r3, r3
 8007068:	4619      	mov	r1, r3
 800706a:	4b39      	ldr	r3, [pc, #228]	@ (8007150 <mbedtls_internal_aes_encrypt+0x668>)
 800706c:	5c5b      	ldrb	r3, [r3, r1]
 800706e:	061b      	lsls	r3, r3, #24
            ( (uint32_t) FSb[ MBEDTLS_BYTE_2( t.Y[1] ) ] << 16 ) ^
 8007070:	4053      	eors	r3, r2
    t.X[3] = *RK++ ^ \
 8007072:	61fb      	str	r3, [r7, #28]

    MBEDTLS_PUT_UINT32_LE( t.X[0], output,  0 );
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	b2da      	uxtb	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	701a      	strb	r2, [r3, #0]
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	0a1a      	lsrs	r2, r3, #8
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	3301      	adds	r3, #1
 8007084:	b2d2      	uxtb	r2, r2
 8007086:	701a      	strb	r2, [r3, #0]
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	0c1a      	lsrs	r2, r3, #16
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	3302      	adds	r3, #2
 8007090:	b2d2      	uxtb	r2, r2
 8007092:	701a      	strb	r2, [r3, #0]
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	0e1a      	lsrs	r2, r3, #24
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3303      	adds	r3, #3
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[1], output,  4 );
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3304      	adds	r3, #4
 80070a6:	b2d2      	uxtb	r2, r2
 80070a8:	701a      	strb	r2, [r3, #0]
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	0a1a      	lsrs	r2, r3, #8
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	3305      	adds	r3, #5
 80070b2:	b2d2      	uxtb	r2, r2
 80070b4:	701a      	strb	r2, [r3, #0]
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	0c1a      	lsrs	r2, r3, #16
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	3306      	adds	r3, #6
 80070be:	b2d2      	uxtb	r2, r2
 80070c0:	701a      	strb	r2, [r3, #0]
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	0e1a      	lsrs	r2, r3, #24
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	3307      	adds	r3, #7
 80070ca:	b2d2      	uxtb	r2, r2
 80070cc:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[2], output,  8 );
 80070ce:	69ba      	ldr	r2, [r7, #24]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	3308      	adds	r3, #8
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	0a1a      	lsrs	r2, r3, #8
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	3309      	adds	r3, #9
 80070e0:	b2d2      	uxtb	r2, r2
 80070e2:	701a      	strb	r2, [r3, #0]
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	0c1a      	lsrs	r2, r3, #16
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	330a      	adds	r3, #10
 80070ec:	b2d2      	uxtb	r2, r2
 80070ee:	701a      	strb	r2, [r3, #0]
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	0e1a      	lsrs	r2, r3, #24
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	330b      	adds	r3, #11
 80070f8:	b2d2      	uxtb	r2, r2
 80070fa:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[3], output, 12 );
 80070fc:	69fa      	ldr	r2, [r7, #28]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	330c      	adds	r3, #12
 8007102:	b2d2      	uxtb	r2, r2
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	0a1a      	lsrs	r2, r3, #8
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	330d      	adds	r3, #13
 800710e:	b2d2      	uxtb	r2, r2
 8007110:	701a      	strb	r2, [r3, #0]
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	0c1a      	lsrs	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	330e      	adds	r3, #14
 800711a:	b2d2      	uxtb	r2, r2
 800711c:	701a      	strb	r2, [r3, #0]
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	0e1a      	lsrs	r2, r3, #24
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	330f      	adds	r3, #15
 8007126:	b2d2      	uxtb	r2, r2
 8007128:	701a      	strb	r2, [r3, #0]

    mbedtls_platform_zeroize( &t, sizeof( t ) );
 800712a:	f107 0310 	add.w	r3, r7, #16
 800712e:	2120      	movs	r1, #32
 8007130:	4618      	mov	r0, r3
 8007132:	f000 ff8d 	bl	8008050 <mbedtls_platform_zeroize>

    return( 0 );
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3738      	adds	r7, #56	@ 0x38
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20001078 	.word	0x20001078
 8007144:	20000478 	.word	0x20000478
 8007148:	20000878 	.word	0x20000878
 800714c:	20000c78 	.word	0x20000c78
 8007150:	20000378 	.word	0x20000378

08007154 <mbedtls_internal_aes_decrypt>:
 */
#if !defined(MBEDTLS_AES_DECRYPT_ALT)
int mbedtls_internal_aes_decrypt( mbedtls_aes_context *ctx,
                                  const unsigned char input[16],
                                  unsigned char output[16] )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08e      	sub	sp, #56	@ 0x38
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
    int i;
    uint32_t *RK = ctx->rk;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	633b      	str	r3, [r7, #48]	@ 0x30
    {
        uint32_t X[4];
        uint32_t Y[4];
    } t;

    t.X[0] = MBEDTLS_GET_UINT32_LE( input,  0 ); t.X[0] ^= *RK++;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	3301      	adds	r3, #1
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	431a      	orrs	r2, r3
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	3302      	adds	r3, #2
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	041b      	lsls	r3, r3, #16
 800717e:	431a      	orrs	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	3303      	adds	r3, #3
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	061b      	lsls	r3, r3, #24
 8007188:	4313      	orrs	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	1d1a      	adds	r2, r3, #4
 8007190:	633a      	str	r2, [r7, #48]	@ 0x30
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	4053      	eors	r3, r2
 8007198:	613b      	str	r3, [r7, #16]
    t.X[1] = MBEDTLS_GET_UINT32_LE( input,  4 ); t.X[1] ^= *RK++;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	3304      	adds	r3, #4
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	461a      	mov	r2, r3
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	3305      	adds	r3, #5
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	021b      	lsls	r3, r3, #8
 80071aa:	431a      	orrs	r2, r3
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	3306      	adds	r3, #6
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	041b      	lsls	r3, r3, #16
 80071b4:	431a      	orrs	r2, r3
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	3307      	adds	r3, #7
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	061b      	lsls	r3, r3, #24
 80071be:	4313      	orrs	r3, r2
 80071c0:	617b      	str	r3, [r7, #20]
 80071c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c4:	1d1a      	adds	r2, r3, #4
 80071c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	4053      	eors	r3, r2
 80071ce:	617b      	str	r3, [r7, #20]
    t.X[2] = MBEDTLS_GET_UINT32_LE( input,  8 ); t.X[2] ^= *RK++;
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	3308      	adds	r3, #8
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	461a      	mov	r2, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	3309      	adds	r3, #9
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	021b      	lsls	r3, r3, #8
 80071e0:	431a      	orrs	r2, r3
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	330a      	adds	r3, #10
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	041b      	lsls	r3, r3, #16
 80071ea:	431a      	orrs	r2, r3
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	330b      	adds	r3, #11
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	061b      	lsls	r3, r3, #24
 80071f4:	4313      	orrs	r3, r2
 80071f6:	61bb      	str	r3, [r7, #24]
 80071f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fa:	1d1a      	adds	r2, r3, #4
 80071fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	4053      	eors	r3, r2
 8007204:	61bb      	str	r3, [r7, #24]
    t.X[3] = MBEDTLS_GET_UINT32_LE( input, 12 ); t.X[3] ^= *RK++;
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	330c      	adds	r3, #12
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	461a      	mov	r2, r3
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	330d      	adds	r3, #13
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	021b      	lsls	r3, r3, #8
 8007216:	431a      	orrs	r2, r3
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	330e      	adds	r3, #14
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	041b      	lsls	r3, r3, #16
 8007220:	431a      	orrs	r2, r3
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	330f      	adds	r3, #15
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	061b      	lsls	r3, r3, #24
 800722a:	4313      	orrs	r3, r2
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	1d1a      	adds	r2, r3, #4
 8007232:	633a      	str	r2, [r7, #48]	@ 0x30
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	4053      	eors	r3, r2
 800723a:	61fb      	str	r3, [r7, #28]

    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	105b      	asrs	r3, r3, #1
 8007242:	3b01      	subs	r3, #1
 8007244:	637b      	str	r3, [r7, #52]	@ 0x34
 8007246:	e122      	b.n	800748e <mbedtls_internal_aes_decrypt+0x33a>
    {
        AES_RROUND( t.Y[0], t.Y[1], t.Y[2], t.Y[3], t.X[0], t.X[1], t.X[2], t.X[3] );
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	1d1a      	adds	r2, r3, #4
 800724c:	633a      	str	r2, [r7, #48]	@ 0x30
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	b2db      	uxtb	r3, r3
 8007254:	4619      	mov	r1, r3
 8007256:	4bb0      	ldr	r3, [pc, #704]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 8007258:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800725c:	405a      	eors	r2, r3
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	0a1b      	lsrs	r3, r3, #8
 8007262:	b2db      	uxtb	r3, r3
 8007264:	4619      	mov	r1, r3
 8007266:	4bad      	ldr	r3, [pc, #692]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 8007268:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800726c:	405a      	eors	r2, r3
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	0c1b      	lsrs	r3, r3, #16
 8007272:	b2db      	uxtb	r3, r3
 8007274:	4619      	mov	r1, r3
 8007276:	4baa      	ldr	r3, [pc, #680]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007278:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800727c:	405a      	eors	r2, r3
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	0e1b      	lsrs	r3, r3, #24
 8007282:	b2db      	uxtb	r3, r3
 8007284:	4619      	mov	r1, r3
 8007286:	4ba7      	ldr	r3, [pc, #668]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 8007288:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800728c:	4053      	eors	r3, r2
 800728e:	623b      	str	r3, [r7, #32]
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	1d1a      	adds	r2, r3, #4
 8007294:	633a      	str	r2, [r7, #48]	@ 0x30
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	4619      	mov	r1, r3
 800729e:	4b9e      	ldr	r3, [pc, #632]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 80072a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072a4:	405a      	eors	r2, r3
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	0a1b      	lsrs	r3, r3, #8
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	4619      	mov	r1, r3
 80072ae:	4b9b      	ldr	r3, [pc, #620]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 80072b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072b4:	405a      	eors	r2, r3
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	0c1b      	lsrs	r3, r3, #16
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	4619      	mov	r1, r3
 80072be:	4b98      	ldr	r3, [pc, #608]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 80072c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072c4:	405a      	eors	r2, r3
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	0e1b      	lsrs	r3, r3, #24
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	4619      	mov	r1, r3
 80072ce:	4b95      	ldr	r3, [pc, #596]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 80072d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072d4:	4053      	eors	r3, r2
 80072d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80072d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072da:	1d1a      	adds	r2, r3, #4
 80072dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	4619      	mov	r1, r3
 80072e6:	4b8c      	ldr	r3, [pc, #560]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 80072e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072ec:	405a      	eors	r2, r3
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	0a1b      	lsrs	r3, r3, #8
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	4619      	mov	r1, r3
 80072f6:	4b89      	ldr	r3, [pc, #548]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 80072f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072fc:	405a      	eors	r2, r3
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	0c1b      	lsrs	r3, r3, #16
 8007302:	b2db      	uxtb	r3, r3
 8007304:	4619      	mov	r1, r3
 8007306:	4b86      	ldr	r3, [pc, #536]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007308:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800730c:	405a      	eors	r2, r3
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	0e1b      	lsrs	r3, r3, #24
 8007312:	b2db      	uxtb	r3, r3
 8007314:	4619      	mov	r1, r3
 8007316:	4b83      	ldr	r3, [pc, #524]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 8007318:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800731c:	4053      	eors	r3, r2
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007322:	1d1a      	adds	r2, r3, #4
 8007324:	633a      	str	r2, [r7, #48]	@ 0x30
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	b2db      	uxtb	r3, r3
 800732c:	4619      	mov	r1, r3
 800732e:	4b7a      	ldr	r3, [pc, #488]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 8007330:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007334:	405a      	eors	r2, r3
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	0a1b      	lsrs	r3, r3, #8
 800733a:	b2db      	uxtb	r3, r3
 800733c:	4619      	mov	r1, r3
 800733e:	4b77      	ldr	r3, [pc, #476]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 8007340:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007344:	405a      	eors	r2, r3
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	0c1b      	lsrs	r3, r3, #16
 800734a:	b2db      	uxtb	r3, r3
 800734c:	4619      	mov	r1, r3
 800734e:	4b74      	ldr	r3, [pc, #464]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007350:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007354:	405a      	eors	r2, r3
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	0e1b      	lsrs	r3, r3, #24
 800735a:	b2db      	uxtb	r3, r3
 800735c:	4619      	mov	r1, r3
 800735e:	4b71      	ldr	r3, [pc, #452]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 8007360:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007364:	4053      	eors	r3, r2
 8007366:	62fb      	str	r3, [r7, #44]	@ 0x2c
        AES_RROUND( t.X[0], t.X[1], t.X[2], t.X[3], t.Y[0], t.Y[1], t.Y[2], t.Y[3] );
 8007368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736a:	1d1a      	adds	r2, r3, #4
 800736c:	633a      	str	r2, [r7, #48]	@ 0x30
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	b2db      	uxtb	r3, r3
 8007374:	4619      	mov	r1, r3
 8007376:	4b68      	ldr	r3, [pc, #416]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 8007378:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800737c:	405a      	eors	r2, r3
 800737e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007380:	0a1b      	lsrs	r3, r3, #8
 8007382:	b2db      	uxtb	r3, r3
 8007384:	4619      	mov	r1, r3
 8007386:	4b65      	ldr	r3, [pc, #404]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 8007388:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800738c:	405a      	eors	r2, r3
 800738e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007390:	0c1b      	lsrs	r3, r3, #16
 8007392:	b2db      	uxtb	r3, r3
 8007394:	4619      	mov	r1, r3
 8007396:	4b62      	ldr	r3, [pc, #392]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007398:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800739c:	405a      	eors	r2, r3
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	0e1b      	lsrs	r3, r3, #24
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	4619      	mov	r1, r3
 80073a6:	4b5f      	ldr	r3, [pc, #380]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 80073a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073ac:	4053      	eors	r3, r2
 80073ae:	613b      	str	r3, [r7, #16]
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	1d1a      	adds	r2, r3, #4
 80073b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	4619      	mov	r1, r3
 80073be:	4b56      	ldr	r3, [pc, #344]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 80073c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073c4:	405a      	eors	r2, r3
 80073c6:	6a3b      	ldr	r3, [r7, #32]
 80073c8:	0a1b      	lsrs	r3, r3, #8
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	4619      	mov	r1, r3
 80073ce:	4b53      	ldr	r3, [pc, #332]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 80073d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073d4:	405a      	eors	r2, r3
 80073d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073d8:	0c1b      	lsrs	r3, r3, #16
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	4619      	mov	r1, r3
 80073de:	4b50      	ldr	r3, [pc, #320]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 80073e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073e4:	405a      	eors	r2, r3
 80073e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e8:	0e1b      	lsrs	r3, r3, #24
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	4619      	mov	r1, r3
 80073ee:	4b4d      	ldr	r3, [pc, #308]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 80073f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073f4:	4053      	eors	r3, r2
 80073f6:	617b      	str	r3, [r7, #20]
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007402:	b2db      	uxtb	r3, r3
 8007404:	4619      	mov	r1, r3
 8007406:	4b44      	ldr	r3, [pc, #272]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 8007408:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800740c:	405a      	eors	r2, r3
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	0a1b      	lsrs	r3, r3, #8
 8007412:	b2db      	uxtb	r3, r3
 8007414:	4619      	mov	r1, r3
 8007416:	4b41      	ldr	r3, [pc, #260]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 8007418:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800741c:	405a      	eors	r2, r3
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	0c1b      	lsrs	r3, r3, #16
 8007422:	b2db      	uxtb	r3, r3
 8007424:	4619      	mov	r1, r3
 8007426:	4b3e      	ldr	r3, [pc, #248]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007428:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800742c:	405a      	eors	r2, r3
 800742e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007430:	0e1b      	lsrs	r3, r3, #24
 8007432:	b2db      	uxtb	r3, r3
 8007434:	4619      	mov	r1, r3
 8007436:	4b3b      	ldr	r3, [pc, #236]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 8007438:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800743c:	4053      	eors	r3, r2
 800743e:	61bb      	str	r3, [r7, #24]
 8007440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007442:	1d1a      	adds	r2, r3, #4
 8007444:	633a      	str	r2, [r7, #48]	@ 0x30
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	b2db      	uxtb	r3, r3
 800744c:	4619      	mov	r1, r3
 800744e:	4b32      	ldr	r3, [pc, #200]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 8007450:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007454:	405a      	eors	r2, r3
 8007456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007458:	0a1b      	lsrs	r3, r3, #8
 800745a:	b2db      	uxtb	r3, r3
 800745c:	4619      	mov	r1, r3
 800745e:	4b2f      	ldr	r3, [pc, #188]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 8007460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007464:	405a      	eors	r2, r3
 8007466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007468:	0c1b      	lsrs	r3, r3, #16
 800746a:	b2db      	uxtb	r3, r3
 800746c:	4619      	mov	r1, r3
 800746e:	4b2c      	ldr	r3, [pc, #176]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 8007470:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007474:	405a      	eors	r2, r3
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	0e1b      	lsrs	r3, r3, #24
 800747a:	b2db      	uxtb	r3, r3
 800747c:	4619      	mov	r1, r3
 800747e:	4b29      	ldr	r3, [pc, #164]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 8007480:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007484:	4053      	eors	r3, r2
 8007486:	61fb      	str	r3, [r7, #28]
    for( i = ( ctx->nr >> 1 ) - 1; i > 0; i-- )
 8007488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800748a:	3b01      	subs	r3, #1
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
 800748e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007490:	2b00      	cmp	r3, #0
 8007492:	f73f aed9 	bgt.w	8007248 <mbedtls_internal_aes_decrypt+0xf4>
    }

    AES_RROUND( t.Y[0], t.Y[1], t.Y[2], t.Y[3], t.X[0], t.X[1], t.X[2], t.X[3] );
 8007496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007498:	1d1a      	adds	r2, r3, #4
 800749a:	633a      	str	r2, [r7, #48]	@ 0x30
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	4619      	mov	r1, r3
 80074a4:	4b1c      	ldr	r3, [pc, #112]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 80074a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074aa:	405a      	eors	r2, r3
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	0a1b      	lsrs	r3, r3, #8
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	4619      	mov	r1, r3
 80074b4:	4b19      	ldr	r3, [pc, #100]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 80074b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074ba:	405a      	eors	r2, r3
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	0c1b      	lsrs	r3, r3, #16
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	4619      	mov	r1, r3
 80074c4:	4b16      	ldr	r3, [pc, #88]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 80074c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074ca:	405a      	eors	r2, r3
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	0e1b      	lsrs	r3, r3, #24
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	4619      	mov	r1, r3
 80074d4:	4b13      	ldr	r3, [pc, #76]	@ (8007524 <mbedtls_internal_aes_decrypt+0x3d0>)
 80074d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074da:	4053      	eors	r3, r2
 80074dc:	623b      	str	r3, [r7, #32]
 80074de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e0:	1d1a      	adds	r2, r3, #4
 80074e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	4619      	mov	r1, r3
 80074ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007518 <mbedtls_internal_aes_decrypt+0x3c4>)
 80074ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074f2:	405a      	eors	r2, r3
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	0a1b      	lsrs	r3, r3, #8
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	4619      	mov	r1, r3
 80074fc:	4b07      	ldr	r3, [pc, #28]	@ (800751c <mbedtls_internal_aes_decrypt+0x3c8>)
 80074fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007502:	405a      	eors	r2, r3
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	0c1b      	lsrs	r3, r3, #16
 8007508:	b2db      	uxtb	r3, r3
 800750a:	4619      	mov	r1, r3
 800750c:	4b04      	ldr	r3, [pc, #16]	@ (8007520 <mbedtls_internal_aes_decrypt+0x3cc>)
 800750e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007512:	405a      	eors	r2, r3
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	e007      	b.n	8007528 <mbedtls_internal_aes_decrypt+0x3d4>
 8007518:	20001578 	.word	0x20001578
 800751c:	20001978 	.word	0x20001978
 8007520:	20001d78 	.word	0x20001d78
 8007524:	20002178 	.word	0x20002178
 8007528:	0e1b      	lsrs	r3, r3, #24
 800752a:	b2db      	uxtb	r3, r3
 800752c:	4619      	mov	r1, r3
 800752e:	4b9f      	ldr	r3, [pc, #636]	@ (80077ac <mbedtls_internal_aes_decrypt+0x658>)
 8007530:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007534:	4053      	eors	r3, r2
 8007536:	627b      	str	r3, [r7, #36]	@ 0x24
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	1d1a      	adds	r2, r3, #4
 800753c:	633a      	str	r2, [r7, #48]	@ 0x30
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	b2db      	uxtb	r3, r3
 8007544:	4619      	mov	r1, r3
 8007546:	4b9a      	ldr	r3, [pc, #616]	@ (80077b0 <mbedtls_internal_aes_decrypt+0x65c>)
 8007548:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800754c:	405a      	eors	r2, r3
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	0a1b      	lsrs	r3, r3, #8
 8007552:	b2db      	uxtb	r3, r3
 8007554:	4619      	mov	r1, r3
 8007556:	4b97      	ldr	r3, [pc, #604]	@ (80077b4 <mbedtls_internal_aes_decrypt+0x660>)
 8007558:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800755c:	405a      	eors	r2, r3
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	0c1b      	lsrs	r3, r3, #16
 8007562:	b2db      	uxtb	r3, r3
 8007564:	4619      	mov	r1, r3
 8007566:	4b94      	ldr	r3, [pc, #592]	@ (80077b8 <mbedtls_internal_aes_decrypt+0x664>)
 8007568:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800756c:	405a      	eors	r2, r3
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	0e1b      	lsrs	r3, r3, #24
 8007572:	b2db      	uxtb	r3, r3
 8007574:	4619      	mov	r1, r3
 8007576:	4b8d      	ldr	r3, [pc, #564]	@ (80077ac <mbedtls_internal_aes_decrypt+0x658>)
 8007578:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800757c:	4053      	eors	r3, r2
 800757e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007582:	1d1a      	adds	r2, r3, #4
 8007584:	633a      	str	r2, [r7, #48]	@ 0x30
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	b2db      	uxtb	r3, r3
 800758c:	4619      	mov	r1, r3
 800758e:	4b88      	ldr	r3, [pc, #544]	@ (80077b0 <mbedtls_internal_aes_decrypt+0x65c>)
 8007590:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007594:	405a      	eors	r2, r3
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	0a1b      	lsrs	r3, r3, #8
 800759a:	b2db      	uxtb	r3, r3
 800759c:	4619      	mov	r1, r3
 800759e:	4b85      	ldr	r3, [pc, #532]	@ (80077b4 <mbedtls_internal_aes_decrypt+0x660>)
 80075a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075a4:	405a      	eors	r2, r3
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	0c1b      	lsrs	r3, r3, #16
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	4619      	mov	r1, r3
 80075ae:	4b82      	ldr	r3, [pc, #520]	@ (80077b8 <mbedtls_internal_aes_decrypt+0x664>)
 80075b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075b4:	405a      	eors	r2, r3
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	0e1b      	lsrs	r3, r3, #24
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	4619      	mov	r1, r3
 80075be:	4b7b      	ldr	r3, [pc, #492]	@ (80077ac <mbedtls_internal_aes_decrypt+0x658>)
 80075c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80075c4:	4053      	eors	r3, r2
 80075c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    t.X[0] = *RK++ ^ \
 80075c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ca:	1d1a      	adds	r2, r3, #4
 80075cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80075ce:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[0] ) ]       ) ^
 80075d0:	6a3a      	ldr	r2, [r7, #32]
 80075d2:	b2d2      	uxtb	r2, r2
 80075d4:	4611      	mov	r1, r2
 80075d6:	4a79      	ldr	r2, [pc, #484]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80075d8:	5c52      	ldrb	r2, [r2, r1]
    t.X[0] = *RK++ ^ \
 80075da:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[3] ) ] <<  8 ) ^
 80075dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075de:	0a1b      	lsrs	r3, r3, #8
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	4619      	mov	r1, r3
 80075e4:	4b75      	ldr	r3, [pc, #468]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80075e6:	5c5b      	ldrb	r3, [r3, r1]
 80075e8:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[0] ) ]       ) ^
 80075ea:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[2] ) ] << 16 ) ^
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	0c1b      	lsrs	r3, r3, #16
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	4619      	mov	r1, r3
 80075f4:	4b71      	ldr	r3, [pc, #452]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80075f6:	5c5b      	ldrb	r3, [r3, r1]
 80075f8:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[3] ) ] <<  8 ) ^
 80075fa:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_3( t.Y[1] ) ] << 24 );
 80075fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fe:	0e1b      	lsrs	r3, r3, #24
 8007600:	b2db      	uxtb	r3, r3
 8007602:	4619      	mov	r1, r3
 8007604:	4b6d      	ldr	r3, [pc, #436]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 8007606:	5c5b      	ldrb	r3, [r3, r1]
 8007608:	061b      	lsls	r3, r3, #24
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[2] ) ] << 16 ) ^
 800760a:	4053      	eors	r3, r2
    t.X[0] = *RK++ ^ \
 800760c:	613b      	str	r3, [r7, #16]

    t.X[1] = *RK++ ^ \
 800760e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007610:	1d1a      	adds	r2, r3, #4
 8007612:	633a      	str	r2, [r7, #48]	@ 0x30
 8007614:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[1] ) ]       ) ^
 8007616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007618:	b2d2      	uxtb	r2, r2
 800761a:	4611      	mov	r1, r2
 800761c:	4a67      	ldr	r2, [pc, #412]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 800761e:	5c52      	ldrb	r2, [r2, r1]
    t.X[1] = *RK++ ^ \
 8007620:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[0] ) ] <<  8 ) ^
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	0a1b      	lsrs	r3, r3, #8
 8007626:	b2db      	uxtb	r3, r3
 8007628:	4619      	mov	r1, r3
 800762a:	4b64      	ldr	r3, [pc, #400]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 800762c:	5c5b      	ldrb	r3, [r3, r1]
 800762e:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[1] ) ]       ) ^
 8007630:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[3] ) ] << 16 ) ^
 8007632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007634:	0c1b      	lsrs	r3, r3, #16
 8007636:	b2db      	uxtb	r3, r3
 8007638:	4619      	mov	r1, r3
 800763a:	4b60      	ldr	r3, [pc, #384]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 800763c:	5c5b      	ldrb	r3, [r3, r1]
 800763e:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[0] ) ] <<  8 ) ^
 8007640:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_3( t.Y[2] ) ] << 24 );
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	0e1b      	lsrs	r3, r3, #24
 8007646:	b2db      	uxtb	r3, r3
 8007648:	4619      	mov	r1, r3
 800764a:	4b5c      	ldr	r3, [pc, #368]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 800764c:	5c5b      	ldrb	r3, [r3, r1]
 800764e:	061b      	lsls	r3, r3, #24
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[3] ) ] << 16 ) ^
 8007650:	4053      	eors	r3, r2
    t.X[1] = *RK++ ^ \
 8007652:	617b      	str	r3, [r7, #20]

    t.X[2] = *RK++ ^ \
 8007654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007656:	1d1a      	adds	r2, r3, #4
 8007658:	633a      	str	r2, [r7, #48]	@ 0x30
 800765a:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[2] ) ]       ) ^
 800765c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800765e:	b2d2      	uxtb	r2, r2
 8007660:	4611      	mov	r1, r2
 8007662:	4a56      	ldr	r2, [pc, #344]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 8007664:	5c52      	ldrb	r2, [r2, r1]
    t.X[2] = *RK++ ^ \
 8007666:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[1] ) ] <<  8 ) ^
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	0a1b      	lsrs	r3, r3, #8
 800766c:	b2db      	uxtb	r3, r3
 800766e:	4619      	mov	r1, r3
 8007670:	4b52      	ldr	r3, [pc, #328]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 8007672:	5c5b      	ldrb	r3, [r3, r1]
 8007674:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[2] ) ]       ) ^
 8007676:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[0] ) ] << 16 ) ^
 8007678:	6a3b      	ldr	r3, [r7, #32]
 800767a:	0c1b      	lsrs	r3, r3, #16
 800767c:	b2db      	uxtb	r3, r3
 800767e:	4619      	mov	r1, r3
 8007680:	4b4e      	ldr	r3, [pc, #312]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 8007682:	5c5b      	ldrb	r3, [r3, r1]
 8007684:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[1] ) ] <<  8 ) ^
 8007686:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_3( t.Y[3] ) ] << 24 );
 8007688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800768a:	0e1b      	lsrs	r3, r3, #24
 800768c:	b2db      	uxtb	r3, r3
 800768e:	4619      	mov	r1, r3
 8007690:	4b4a      	ldr	r3, [pc, #296]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 8007692:	5c5b      	ldrb	r3, [r3, r1]
 8007694:	061b      	lsls	r3, r3, #24
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[0] ) ] << 16 ) ^
 8007696:	4053      	eors	r3, r2
    t.X[2] = *RK++ ^ \
 8007698:	61bb      	str	r3, [r7, #24]

    t.X[3] = *RK++ ^ \
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	1d1a      	adds	r2, r3, #4
 800769e:	633a      	str	r2, [r7, #48]	@ 0x30
 80076a0:	681b      	ldr	r3, [r3, #0]
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[3] ) ]       ) ^
 80076a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076a4:	b2d2      	uxtb	r2, r2
 80076a6:	4611      	mov	r1, r2
 80076a8:	4a44      	ldr	r2, [pc, #272]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80076aa:	5c52      	ldrb	r2, [r2, r1]
    t.X[3] = *RK++ ^ \
 80076ac:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[2] ) ] <<  8 ) ^
 80076ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b0:	0a1b      	lsrs	r3, r3, #8
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	4619      	mov	r1, r3
 80076b6:	4b41      	ldr	r3, [pc, #260]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80076b8:	5c5b      	ldrb	r3, [r3, r1]
 80076ba:	021b      	lsls	r3, r3, #8
            ( (uint32_t) RSb[ MBEDTLS_BYTE_0( t.Y[3] ) ]       ) ^
 80076bc:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[1] ) ] << 16 ) ^
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c0:	0c1b      	lsrs	r3, r3, #16
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	4619      	mov	r1, r3
 80076c6:	4b3d      	ldr	r3, [pc, #244]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80076c8:	5c5b      	ldrb	r3, [r3, r1]
 80076ca:	041b      	lsls	r3, r3, #16
            ( (uint32_t) RSb[ MBEDTLS_BYTE_1( t.Y[2] ) ] <<  8 ) ^
 80076cc:	405a      	eors	r2, r3
            ( (uint32_t) RSb[ MBEDTLS_BYTE_3( t.Y[0] ) ] << 24 );
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	0e1b      	lsrs	r3, r3, #24
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	4619      	mov	r1, r3
 80076d6:	4b39      	ldr	r3, [pc, #228]	@ (80077bc <mbedtls_internal_aes_decrypt+0x668>)
 80076d8:	5c5b      	ldrb	r3, [r3, r1]
 80076da:	061b      	lsls	r3, r3, #24
            ( (uint32_t) RSb[ MBEDTLS_BYTE_2( t.Y[1] ) ] << 16 ) ^
 80076dc:	4053      	eors	r3, r2
    t.X[3] = *RK++ ^ \
 80076de:	61fb      	str	r3, [r7, #28]

    MBEDTLS_PUT_UINT32_LE( t.X[0], output,  0 );
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	701a      	strb	r2, [r3, #0]
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	0a1a      	lsrs	r2, r3, #8
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3301      	adds	r3, #1
 80076f0:	b2d2      	uxtb	r2, r2
 80076f2:	701a      	strb	r2, [r3, #0]
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	0c1a      	lsrs	r2, r3, #16
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	3302      	adds	r3, #2
 80076fc:	b2d2      	uxtb	r2, r2
 80076fe:	701a      	strb	r2, [r3, #0]
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	0e1a      	lsrs	r2, r3, #24
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	3303      	adds	r3, #3
 8007708:	b2d2      	uxtb	r2, r2
 800770a:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[1], output,  4 );
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	3304      	adds	r3, #4
 8007712:	b2d2      	uxtb	r2, r2
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	0a1a      	lsrs	r2, r3, #8
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	3305      	adds	r3, #5
 800771e:	b2d2      	uxtb	r2, r2
 8007720:	701a      	strb	r2, [r3, #0]
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	0c1a      	lsrs	r2, r3, #16
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	3306      	adds	r3, #6
 800772a:	b2d2      	uxtb	r2, r2
 800772c:	701a      	strb	r2, [r3, #0]
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	0e1a      	lsrs	r2, r3, #24
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	3307      	adds	r3, #7
 8007736:	b2d2      	uxtb	r2, r2
 8007738:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[2], output,  8 );
 800773a:	69ba      	ldr	r2, [r7, #24]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	3308      	adds	r3, #8
 8007740:	b2d2      	uxtb	r2, r2
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	0a1a      	lsrs	r2, r3, #8
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	3309      	adds	r3, #9
 800774c:	b2d2      	uxtb	r2, r2
 800774e:	701a      	strb	r2, [r3, #0]
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	0c1a      	lsrs	r2, r3, #16
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	330a      	adds	r3, #10
 8007758:	b2d2      	uxtb	r2, r2
 800775a:	701a      	strb	r2, [r3, #0]
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	0e1a      	lsrs	r2, r3, #24
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	330b      	adds	r3, #11
 8007764:	b2d2      	uxtb	r2, r2
 8007766:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_LE( t.X[3], output, 12 );
 8007768:	69fa      	ldr	r2, [r7, #28]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	330c      	adds	r3, #12
 800776e:	b2d2      	uxtb	r2, r2
 8007770:	701a      	strb	r2, [r3, #0]
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	0a1a      	lsrs	r2, r3, #8
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	330d      	adds	r3, #13
 800777a:	b2d2      	uxtb	r2, r2
 800777c:	701a      	strb	r2, [r3, #0]
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	0c1a      	lsrs	r2, r3, #16
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	330e      	adds	r3, #14
 8007786:	b2d2      	uxtb	r2, r2
 8007788:	701a      	strb	r2, [r3, #0]
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	0e1a      	lsrs	r2, r3, #24
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	330f      	adds	r3, #15
 8007792:	b2d2      	uxtb	r2, r2
 8007794:	701a      	strb	r2, [r3, #0]

    mbedtls_platform_zeroize( &t, sizeof( t ) );
 8007796:	f107 0310 	add.w	r3, r7, #16
 800779a:	2120      	movs	r1, #32
 800779c:	4618      	mov	r0, r3
 800779e:	f000 fc57 	bl	8008050 <mbedtls_platform_zeroize>

    return( 0 );
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3738      	adds	r7, #56	@ 0x38
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	20002178 	.word	0x20002178
 80077b0:	20001578 	.word	0x20001578
 80077b4:	20001978 	.word	0x20001978
 80077b8:	20001d78 	.word	0x20001d78
 80077bc:	20001478 	.word	0x20001478

080077c0 <mbedtls_aes_crypt_ecb>:
 */
int mbedtls_aes_crypt_ecb( mbedtls_aes_context *ctx,
                           int mode,
                           const unsigned char input[16],
                           unsigned char output[16] )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	607a      	str	r2, [r7, #4]
 80077cc:	603b      	str	r3, [r7, #0]
        // unaccelerated mode
        //
    }
#endif

    if( mode == MBEDTLS_AES_ENCRYPT )
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d106      	bne.n	80077e2 <mbedtls_aes_crypt_ecb+0x22>
        return( mbedtls_internal_aes_encrypt( ctx, input, output ) );
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	6879      	ldr	r1, [r7, #4]
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f7ff f985 	bl	8006ae8 <mbedtls_internal_aes_encrypt>
 80077de:	4603      	mov	r3, r0
 80077e0:	e005      	b.n	80077ee <mbedtls_aes_crypt_ecb+0x2e>
    else
        return( mbedtls_internal_aes_decrypt( ctx, input, output ) );
 80077e2:	683a      	ldr	r2, [r7, #0]
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7ff fcb4 	bl	8007154 <mbedtls_internal_aes_decrypt>
 80077ec:	4603      	mov	r3, r0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <mbedtls_des_init>:
    {                                                   \
        uint32_t t = (a); (a) = (b); (b) = t; t = 0;    \
    } while( 0 )

void mbedtls_des_init( mbedtls_des_context *ctx )
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b082      	sub	sp, #8
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
    memset( ctx, 0, sizeof( mbedtls_des_context ) );
 80077fe:	2280      	movs	r2, #128	@ 0x80
 8007800:	2100      	movs	r1, #0
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fc38 	bl	8008078 <memset>
}
 8007808:	bf00      	nop
 800780a:	3708      	adds	r7, #8
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <mbedtls_des_setkey>:
    return( 0 );
}

#if !defined(MBEDTLS_DES_SETKEY_ALT)
void mbedtls_des_setkey( uint32_t SK[32], const unsigned char key[MBEDTLS_DES_KEY_SIZE] )
{
 8007810:	b480      	push	{r7}
 8007812:	b087      	sub	sp, #28
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
    int i;
    uint32_t X, Y, T;

    X = MBEDTLS_GET_UINT32_BE( key, 0 );
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	061a      	lsls	r2, r3, #24
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	3301      	adds	r3, #1
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	041b      	lsls	r3, r3, #16
 8007828:	431a      	orrs	r2, r3
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	3302      	adds	r3, #2
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	021b      	lsls	r3, r3, #8
 8007832:	4313      	orrs	r3, r2
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	3203      	adds	r2, #3
 8007838:	7812      	ldrb	r2, [r2, #0]
 800783a:	4313      	orrs	r3, r2
 800783c:	613b      	str	r3, [r7, #16]
    Y = MBEDTLS_GET_UINT32_BE( key, 4 );
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	3304      	adds	r3, #4
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	061a      	lsls	r2, r3, #24
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	3305      	adds	r3, #5
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	041b      	lsls	r3, r3, #16
 800784e:	431a      	orrs	r2, r3
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	3306      	adds	r3, #6
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	021b      	lsls	r3, r3, #8
 8007858:	4313      	orrs	r3, r2
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	3207      	adds	r2, #7
 800785e:	7812      	ldrb	r2, [r2, #0]
 8007860:	4313      	orrs	r3, r2
 8007862:	60fb      	str	r3, [r7, #12]

    /*
     * Permuted Choice 1
     */
    T =  ((Y >>  4) ^ X) & 0x0F0F0F0F;  X ^= T; Y ^= (T <<  4);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	091a      	lsrs	r2, r3, #4
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	4053      	eors	r3, r2
 800786c:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 8007870:	60bb      	str	r3, [r7, #8]
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	4053      	eors	r3, r2
 8007878:	613b      	str	r3, [r7, #16]
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	011b      	lsls	r3, r3, #4
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4053      	eors	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
    T =  ((Y      ) ^ X) & 0x10101010;  X ^= T; Y ^= (T      );
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	4053      	eors	r3, r2
 800788a:	f003 3310 	and.w	r3, r3, #269488144	@ 0x10101010
 800788e:	60bb      	str	r3, [r7, #8]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	4053      	eors	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	4053      	eors	r3, r2
 800789e:	60fb      	str	r3, [r7, #12]

    X =   (LHs[ (X      ) & 0xF] << 3) | (LHs[ (X >>  8) & 0xF ] << 2)
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f003 030f 	and.w	r3, r3, #15
 80078a6:	4a55      	ldr	r2, [pc, #340]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ac:	00da      	lsls	r2, r3, #3
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	0a1b      	lsrs	r3, r3, #8
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	4951      	ldr	r1, [pc, #324]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	431a      	orrs	r2, r3
        | (LHs[ (X >> 16) & 0xF] << 1) | (LHs[ (X >> 24) & 0xF ]     )
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	0c1b      	lsrs	r3, r3, #16
 80078c4:	f003 030f 	and.w	r3, r3, #15
 80078c8:	494c      	ldr	r1, [pc, #304]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80078ce:	005b      	lsls	r3, r3, #1
 80078d0:	431a      	orrs	r2, r3
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	0e1b      	lsrs	r3, r3, #24
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	4948      	ldr	r1, [pc, #288]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80078e0:	431a      	orrs	r2, r3
        | (LHs[ (X >>  5) & 0xF] << 7) | (LHs[ (X >> 13) & 0xF ] << 6)
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	095b      	lsrs	r3, r3, #5
 80078e6:	f003 030f 	and.w	r3, r3, #15
 80078ea:	4944      	ldr	r1, [pc, #272]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80078f0:	01db      	lsls	r3, r3, #7
 80078f2:	431a      	orrs	r2, r3
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	0b5b      	lsrs	r3, r3, #13
 80078f8:	f003 030f 	and.w	r3, r3, #15
 80078fc:	493f      	ldr	r1, [pc, #252]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 80078fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007902:	019b      	lsls	r3, r3, #6
 8007904:	431a      	orrs	r2, r3
        | (LHs[ (X >> 21) & 0xF] << 5) | (LHs[ (X >> 29) & 0xF ] << 4);
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	0d5b      	lsrs	r3, r3, #21
 800790a:	f003 030f 	and.w	r3, r3, #15
 800790e:	493b      	ldr	r1, [pc, #236]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 8007910:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007914:	015b      	lsls	r3, r3, #5
 8007916:	431a      	orrs	r2, r3
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	0f5b      	lsrs	r3, r3, #29
 800791c:	4937      	ldr	r1, [pc, #220]	@ (80079fc <mbedtls_des_setkey+0x1ec>)
 800791e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007922:	011b      	lsls	r3, r3, #4
    X =   (LHs[ (X      ) & 0xF] << 3) | (LHs[ (X >>  8) & 0xF ] << 2)
 8007924:	4313      	orrs	r3, r2
 8007926:	613b      	str	r3, [r7, #16]

    Y =   (RHs[ (Y >>  1) & 0xF] << 3) | (RHs[ (Y >>  9) & 0xF ] << 2)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	085b      	lsrs	r3, r3, #1
 800792c:	f003 030f 	and.w	r3, r3, #15
 8007930:	4a33      	ldr	r2, [pc, #204]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007936:	00da      	lsls	r2, r3, #3
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	0a5b      	lsrs	r3, r3, #9
 800793c:	f003 030f 	and.w	r3, r3, #15
 8007940:	492f      	ldr	r1, [pc, #188]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007942:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	431a      	orrs	r2, r3
        | (RHs[ (Y >> 17) & 0xF] << 1) | (RHs[ (Y >> 25) & 0xF ]     )
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	0c5b      	lsrs	r3, r3, #17
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	492b      	ldr	r1, [pc, #172]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007954:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	431a      	orrs	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	0e5b      	lsrs	r3, r3, #25
 8007960:	f003 030f 	and.w	r3, r3, #15
 8007964:	4926      	ldr	r1, [pc, #152]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007966:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800796a:	431a      	orrs	r2, r3
        | (RHs[ (Y >>  4) & 0xF] << 7) | (RHs[ (Y >> 12) & 0xF ] << 6)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	091b      	lsrs	r3, r3, #4
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	4922      	ldr	r1, [pc, #136]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007976:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800797a:	01db      	lsls	r3, r3, #7
 800797c:	431a      	orrs	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	0b1b      	lsrs	r3, r3, #12
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	491e      	ldr	r1, [pc, #120]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 8007988:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800798c:	019b      	lsls	r3, r3, #6
 800798e:	431a      	orrs	r2, r3
        | (RHs[ (Y >> 20) & 0xF] << 5) | (RHs[ (Y >> 28) & 0xF ] << 4);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	0d1b      	lsrs	r3, r3, #20
 8007994:	f003 030f 	and.w	r3, r3, #15
 8007998:	4919      	ldr	r1, [pc, #100]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 800799a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800799e:	015b      	lsls	r3, r3, #5
 80079a0:	431a      	orrs	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	0f1b      	lsrs	r3, r3, #28
 80079a6:	4916      	ldr	r1, [pc, #88]	@ (8007a00 <mbedtls_des_setkey+0x1f0>)
 80079a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80079ac:	011b      	lsls	r3, r3, #4
    Y =   (RHs[ (Y >>  1) & 0xF] << 3) | (RHs[ (Y >>  9) & 0xF ] << 2)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]

    X &= 0x0FFFFFFF;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80079b8:	613b      	str	r3, [r7, #16]
    Y &= 0x0FFFFFFF;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80079c0:	60fb      	str	r3, [r7, #12]

    /*
     * calculate subkeys
     */
    for( i = 0; i < 16; i++ )
 80079c2:	2300      	movs	r3, #0
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	e113      	b.n	8007bf0 <mbedtls_des_setkey+0x3e0>
    {
        if( i < 2 || i == 8 || i == 15 )
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	dd05      	ble.n	80079da <mbedtls_des_setkey+0x1ca>
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	2b08      	cmp	r3, #8
 80079d2:	d002      	beq.n	80079da <mbedtls_des_setkey+0x1ca>
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2b0f      	cmp	r3, #15
 80079d8:	d114      	bne.n	8007a04 <mbedtls_des_setkey+0x1f4>
        {
            X = ((X <<  1) | (X >> 27)) & 0x0FFFFFFF;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	005a      	lsls	r2, r3, #1
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	0edb      	lsrs	r3, r3, #27
 80079e2:	4313      	orrs	r3, r2
 80079e4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80079e8:	613b      	str	r3, [r7, #16]
            Y = ((Y <<  1) | (Y >> 27)) & 0x0FFFFFFF;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	005a      	lsls	r2, r3, #1
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	0edb      	lsrs	r3, r3, #27
 80079f2:	4313      	orrs	r3, r2
 80079f4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80079f8:	60fb      	str	r3, [r7, #12]
 80079fa:	e013      	b.n	8007a24 <mbedtls_des_setkey+0x214>
 80079fc:	08008900 	.word	0x08008900
 8007a00:	08008940 	.word	0x08008940
        }
        else
        {
            X = ((X <<  2) | (X >> 26)) & 0x0FFFFFFF;
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	009a      	lsls	r2, r3, #2
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	0e9b      	lsrs	r3, r3, #26
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a12:	613b      	str	r3, [r7, #16]
            Y = ((Y <<  2) | (Y >> 26)) & 0x0FFFFFFF;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	009a      	lsls	r2, r3, #2
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	0e9b      	lsrs	r3, r3, #26
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a22:	60fb      	str	r3, [r7, #12]
        }

        *SK++ =   ((X <<  4) & 0x24000000) | ((X << 28) & 0x10000000)
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	011b      	lsls	r3, r3, #4
 8007a28:	f003 5210 	and.w	r2, r3, #603979776	@ 0x24000000
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	071b      	lsls	r3, r3, #28
 8007a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a34:	431a      	orrs	r2, r3
                | ((X << 14) & 0x08000000) | ((X << 18) & 0x02080000)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	039b      	lsls	r3, r3, #14
 8007a3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	049b      	lsls	r3, r3, #18
 8007a44:	f003 7302 	and.w	r3, r3, #34078720	@ 0x2080000
 8007a48:	431a      	orrs	r2, r3
                | ((X <<  6) & 0x01000000) | ((X <<  9) & 0x00200000)
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	019b      	lsls	r3, r3, #6
 8007a4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a52:	431a      	orrs	r2, r3
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	025b      	lsls	r3, r3, #9
 8007a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a5c:	431a      	orrs	r2, r3
                | ((X >>  1) & 0x00100000) | ((X << 10) & 0x00040000)
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	085b      	lsrs	r3, r3, #1
 8007a62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a66:	431a      	orrs	r2, r3
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	029b      	lsls	r3, r3, #10
 8007a6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a70:	431a      	orrs	r2, r3
                | ((X <<  2) & 0x00020000) | ((X >> 10) & 0x00010000)
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	0a9b      	lsrs	r3, r3, #10
 8007a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a84:	431a      	orrs	r2, r3
                | ((Y >> 13) & 0x00002000) | ((Y >>  4) & 0x00001000)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	0b5b      	lsrs	r3, r3, #13
 8007a8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a8e:	431a      	orrs	r2, r3
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	091b      	lsrs	r3, r3, #4
 8007a94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a98:	431a      	orrs	r2, r3
                | ((Y <<  6) & 0x00000800) | ((Y >>  1) & 0x00000400)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	019b      	lsls	r3, r3, #6
 8007a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	085b      	lsrs	r3, r3, #1
 8007aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aac:	431a      	orrs	r2, r3
                | ((Y >> 14) & 0x00000200) | ((Y      ) & 0x00000100)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	0b9b      	lsrs	r3, r3, #14
 8007ab2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007abe:	431a      	orrs	r2, r3
                | ((Y >>  5) & 0x00000020) | ((Y >> 10) & 0x00000010)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	095b      	lsrs	r3, r3, #5
 8007ac4:	f003 0320 	and.w	r3, r3, #32
 8007ac8:	431a      	orrs	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	0a9b      	lsrs	r3, r3, #10
 8007ace:	f003 0310 	and.w	r3, r3, #16
 8007ad2:	431a      	orrs	r2, r3
                | ((Y >>  3) & 0x00000008) | ((Y >> 18) & 0x00000004)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	08db      	lsrs	r3, r3, #3
 8007ad8:	f003 0308 	and.w	r3, r3, #8
 8007adc:	431a      	orrs	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	0c9b      	lsrs	r3, r3, #18
 8007ae2:	f003 0304 	and.w	r3, r3, #4
 8007ae6:	431a      	orrs	r2, r3
                | ((Y >> 26) & 0x00000002) | ((Y >> 24) & 0x00000001);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	0e9b      	lsrs	r3, r3, #26
 8007aec:	f003 0302 	and.w	r3, r3, #2
 8007af0:	ea42 0103 	orr.w	r1, r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	0e1b      	lsrs	r3, r3, #24
 8007af8:	f003 0201 	and.w	r2, r3, #1
        *SK++ =   ((X <<  4) & 0x24000000) | ((X << 28) & 0x10000000)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	1d18      	adds	r0, r3, #4
 8007b00:	6078      	str	r0, [r7, #4]
                | ((Y >> 26) & 0x00000002) | ((Y >> 24) & 0x00000001);
 8007b02:	430a      	orrs	r2, r1
        *SK++ =   ((X <<  4) & 0x24000000) | ((X << 28) & 0x10000000)
 8007b04:	601a      	str	r2, [r3, #0]

        *SK++ =   ((X << 15) & 0x20000000) | ((X << 17) & 0x10000000)
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	03db      	lsls	r3, r3, #15
 8007b0a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	045b      	lsls	r3, r3, #17
 8007b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b16:	431a      	orrs	r2, r3
                | ((X << 10) & 0x08000000) | ((X << 22) & 0x04000000)
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	029b      	lsls	r3, r3, #10
 8007b1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b20:	431a      	orrs	r2, r3
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	059b      	lsls	r3, r3, #22
 8007b26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b2a:	431a      	orrs	r2, r3
                | ((X >>  2) & 0x02000000) | ((X <<  1) & 0x01000000)
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	089b      	lsrs	r3, r3, #2
 8007b30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b34:	431a      	orrs	r2, r3
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007b3e:	431a      	orrs	r2, r3
                | ((X << 16) & 0x00200000) | ((X << 11) & 0x00100000)
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	041b      	lsls	r3, r3, #16
 8007b44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b48:	431a      	orrs	r2, r3
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	02db      	lsls	r3, r3, #11
 8007b4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b52:	431a      	orrs	r2, r3
                | ((X <<  3) & 0x00080000) | ((X >>  6) & 0x00040000)
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	00db      	lsls	r3, r3, #3
 8007b58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	099b      	lsrs	r3, r3, #6
 8007b62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b66:	431a      	orrs	r2, r3
                | ((X << 15) & 0x00020000) | ((X >>  4) & 0x00010000)
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	03db      	lsls	r3, r3, #15
 8007b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b70:	431a      	orrs	r2, r3
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	091b      	lsrs	r3, r3, #4
 8007b76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b7a:	431a      	orrs	r2, r3
                | ((Y >>  2) & 0x00002000) | ((Y <<  8) & 0x00001000)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	089b      	lsrs	r3, r3, #2
 8007b80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b84:	431a      	orrs	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	021b      	lsls	r3, r3, #8
 8007b8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b8e:	431a      	orrs	r2, r3
                | ((Y >> 14) & 0x00000808) | ((Y >>  9) & 0x00000400)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	0b99      	lsrs	r1, r3, #14
 8007b94:	f640 0308 	movw	r3, #2056	@ 0x808
 8007b98:	400b      	ands	r3, r1
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	0a5b      	lsrs	r3, r3, #9
 8007ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ba4:	431a      	orrs	r2, r3
                | ((Y      ) & 0x00000200) | ((Y <<  7) & 0x00000100)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bac:	431a      	orrs	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	01db      	lsls	r3, r3, #7
 8007bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bb6:	431a      	orrs	r2, r3
                | ((Y >>  7) & 0x00000020) | ((Y >>  3) & 0x00000011)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	09db      	lsrs	r3, r3, #7
 8007bbc:	f003 0320 	and.w	r3, r3, #32
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	08db      	lsrs	r3, r3, #3
 8007bc6:	f003 0311 	and.w	r3, r3, #17
 8007bca:	431a      	orrs	r2, r3
                | ((Y <<  2) & 0x00000004) | ((Y >> 21) & 0x00000002);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	f003 0304 	and.w	r3, r3, #4
 8007bd4:	ea42 0103 	orr.w	r1, r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	0d5b      	lsrs	r3, r3, #21
 8007bdc:	f003 0202 	and.w	r2, r3, #2
        *SK++ =   ((X << 15) & 0x20000000) | ((X << 17) & 0x10000000)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	1d18      	adds	r0, r3, #4
 8007be4:	6078      	str	r0, [r7, #4]
                | ((Y <<  2) & 0x00000004) | ((Y >> 21) & 0x00000002);
 8007be6:	430a      	orrs	r2, r1
        *SK++ =   ((X << 15) & 0x20000000) | ((X << 17) & 0x10000000)
 8007be8:	601a      	str	r2, [r3, #0]
    for( i = 0; i < 16; i++ )
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	3301      	adds	r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	2b0f      	cmp	r3, #15
 8007bf4:	f77f aee8 	ble.w	80079c8 <mbedtls_des_setkey+0x1b8>
    }
}
 8007bf8:	bf00      	nop
 8007bfa:	bf00      	nop
 8007bfc:	371c      	adds	r7, #28
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop

08007c08 <mbedtls_des_setkey_enc>:

/*
 * DES key schedule (56-bit, encryption)
 */
int mbedtls_des_setkey_enc( mbedtls_des_context *ctx, const unsigned char key[MBEDTLS_DES_KEY_SIZE] )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
    mbedtls_des_setkey( ctx->sk, key );
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7ff fdfa 	bl	8007810 <mbedtls_des_setkey>

    return( 0 );
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <mbedtls_des_setkey_dec>:

/*
 * DES key schedule (56-bit, decryption)
 */
int mbedtls_des_setkey_dec( mbedtls_des_context *ctx, const unsigned char key[MBEDTLS_DES_KEY_SIZE] )
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b086      	sub	sp, #24
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
 8007c2e:	6039      	str	r1, [r7, #0]
    int i;

    mbedtls_des_setkey( ctx->sk, key );
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6839      	ldr	r1, [r7, #0]
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7ff fdeb 	bl	8007810 <mbedtls_des_setkey>

    for( i = 0; i < 16; i += 2 )
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	617b      	str	r3, [r7, #20]
 8007c3e:	e034      	b.n	8007caa <mbedtls_des_setkey_dec+0x84>
    {
        SWAP( ctx->sk[i    ], ctx->sk[30 - i] );
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c48:	613b      	str	r3, [r7, #16]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f1c3 021e 	rsb	r2, r3, #30
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f1c3 021e 	rsb	r2, r3, #30
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6939      	ldr	r1, [r7, #16]
 8007c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	613b      	str	r3, [r7, #16]
        SWAP( ctx->sk[i + 1], ctx->sk[31 - i] );
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	1c5a      	adds	r2, r3, #1
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f1c3 011f 	rsb	r1, r3, #31
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f1c3 021f 	rsb	r2, r3, #31
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	68f9      	ldr	r1, [r7, #12]
 8007c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	60fb      	str	r3, [r7, #12]
    for( i = 0; i < 16; i += 2 )
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	3302      	adds	r3, #2
 8007ca8:	617b      	str	r3, [r7, #20]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b0f      	cmp	r3, #15
 8007cae:	ddc7      	ble.n	8007c40 <mbedtls_des_setkey_dec+0x1a>
    }

    return( 0 );
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <mbedtls_des_crypt_ecb>:
 */
#if !defined(MBEDTLS_DES_CRYPT_ECB_ALT)
int mbedtls_des_crypt_ecb( mbedtls_des_context *ctx,
                    const unsigned char input[8],
                    unsigned char output[8] )
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b08b      	sub	sp, #44	@ 0x2c
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	607a      	str	r2, [r7, #4]
    int i;
    uint32_t X, Y, T, *SK;

    SK = ctx->sk;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	61bb      	str	r3, [r7, #24]

    X = MBEDTLS_GET_UINT32_BE( input, 0 );
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	061a      	lsls	r2, r3, #24
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	041b      	lsls	r3, r3, #16
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	3302      	adds	r3, #2
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	021b      	lsls	r3, r3, #8
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	3203      	adds	r2, #3
 8007cea:	7812      	ldrb	r2, [r2, #0]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	623b      	str	r3, [r7, #32]
    Y = MBEDTLS_GET_UINT32_BE( input, 4 );
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	061a      	lsls	r2, r3, #24
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	3305      	adds	r3, #5
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	041b      	lsls	r3, r3, #16
 8007d00:	431a      	orrs	r2, r3
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	3306      	adds	r3, #6
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	021b      	lsls	r3, r3, #8
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	68ba      	ldr	r2, [r7, #8]
 8007d0e:	3207      	adds	r2, #7
 8007d10:	7812      	ldrb	r2, [r2, #0]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	61fb      	str	r3, [r7, #28]

    DES_IP( X, Y );
 8007d16:	6a3b      	ldr	r3, [r7, #32]
 8007d18:	091a      	lsrs	r2, r3, #4
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	4053      	eors	r3, r2
 8007d1e:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 8007d22:	617b      	str	r3, [r7, #20]
 8007d24:	69fa      	ldr	r2, [r7, #28]
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	4053      	eors	r3, r2
 8007d2a:	61fb      	str	r3, [r7, #28]
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	011b      	lsls	r3, r3, #4
 8007d30:	6a3a      	ldr	r2, [r7, #32]
 8007d32:	4053      	eors	r3, r2
 8007d34:	623b      	str	r3, [r7, #32]
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	0c1a      	lsrs	r2, r3, #16
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	4053      	eors	r3, r2
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	617b      	str	r3, [r7, #20]
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	4053      	eors	r3, r2
 8007d48:	61fb      	str	r3, [r7, #28]
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	041b      	lsls	r3, r3, #16
 8007d4e:	6a3a      	ldr	r2, [r7, #32]
 8007d50:	4053      	eors	r3, r2
 8007d52:	623b      	str	r3, [r7, #32]
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	089a      	lsrs	r2, r3, #2
 8007d58:	6a3b      	ldr	r3, [r7, #32]
 8007d5a:	4053      	eors	r3, r2
 8007d5c:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 8007d60:	617b      	str	r3, [r7, #20]
 8007d62:	6a3a      	ldr	r2, [r7, #32]
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	4053      	eors	r3, r2
 8007d68:	623b      	str	r3, [r7, #32]
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	69fa      	ldr	r2, [r7, #28]
 8007d70:	4053      	eors	r3, r2
 8007d72:	61fb      	str	r3, [r7, #28]
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	0a1a      	lsrs	r2, r3, #8
 8007d78:	6a3b      	ldr	r3, [r7, #32]
 8007d7a:	4053      	eors	r3, r2
 8007d7c:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8007d80:	617b      	str	r3, [r7, #20]
 8007d82:	6a3a      	ldr	r2, [r7, #32]
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	4053      	eors	r3, r2
 8007d88:	623b      	str	r3, [r7, #32]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	021b      	lsls	r3, r3, #8
 8007d8e:	69fa      	ldr	r2, [r7, #28]
 8007d90:	4053      	eors	r3, r2
 8007d92:	61fb      	str	r3, [r7, #28]
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007d9a:	61fb      	str	r3, [r7, #28]
 8007d9c:	6a3a      	ldr	r2, [r7, #32]
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	4053      	eors	r3, r2
 8007da2:	f003 33aa 	and.w	r3, r3, #2863311530	@ 0xaaaaaaaa
 8007da6:	617b      	str	r3, [r7, #20]
 8007da8:	69fa      	ldr	r2, [r7, #28]
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	4053      	eors	r3, r2
 8007dae:	61fb      	str	r3, [r7, #28]
 8007db0:	6a3a      	ldr	r2, [r7, #32]
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	4053      	eors	r3, r2
 8007db6:	623b      	str	r3, [r7, #32]
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007dbe:	623b      	str	r3, [r7, #32]

    for( i = 0; i < 8; i++ )
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dc4:	e0a6      	b.n	8007f14 <mbedtls_des_crypt_ecb+0x258>
    {
        DES_ROUND( Y, X );
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	1d1a      	adds	r2, r3, #4
 8007dca:	61ba      	str	r2, [r7, #24]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	69fa      	ldr	r2, [r7, #28]
 8007dd0:	4053      	eors	r3, r2
 8007dd2:	617b      	str	r3, [r7, #20]
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007dda:	4a95      	ldr	r2, [pc, #596]	@ (8008030 <mbedtls_des_crypt_ecb+0x374>)
 8007ddc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	0a1b      	lsrs	r3, r3, #8
 8007de4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007de8:	4992      	ldr	r1, [pc, #584]	@ (8008034 <mbedtls_des_crypt_ecb+0x378>)
 8007dea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007dee:	405a      	eors	r2, r3
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	0c1b      	lsrs	r3, r3, #16
 8007df4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007df8:	498f      	ldr	r1, [pc, #572]	@ (8008038 <mbedtls_des_crypt_ecb+0x37c>)
 8007dfa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007dfe:	405a      	eors	r2, r3
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	0e1b      	lsrs	r3, r3, #24
 8007e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e08:	498c      	ldr	r1, [pc, #560]	@ (800803c <mbedtls_des_crypt_ecb+0x380>)
 8007e0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e0e:	4053      	eors	r3, r2
 8007e10:	6a3a      	ldr	r2, [r7, #32]
 8007e12:	4053      	eors	r3, r2
 8007e14:	623b      	str	r3, [r7, #32]
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	1d1a      	adds	r2, r3, #4
 8007e1a:	61ba      	str	r2, [r7, #24]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	ea4f 1333 	mov.w	r3, r3, ror #4
 8007e24:	4053      	eors	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e2e:	4a84      	ldr	r2, [pc, #528]	@ (8008040 <mbedtls_des_crypt_ecb+0x384>)
 8007e30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	0a1b      	lsrs	r3, r3, #8
 8007e38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e3c:	4981      	ldr	r1, [pc, #516]	@ (8008044 <mbedtls_des_crypt_ecb+0x388>)
 8007e3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e42:	405a      	eors	r2, r3
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	0c1b      	lsrs	r3, r3, #16
 8007e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e4c:	497e      	ldr	r1, [pc, #504]	@ (8008048 <mbedtls_des_crypt_ecb+0x38c>)
 8007e4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e52:	405a      	eors	r2, r3
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	0e1b      	lsrs	r3, r3, #24
 8007e58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e5c:	497b      	ldr	r1, [pc, #492]	@ (800804c <mbedtls_des_crypt_ecb+0x390>)
 8007e5e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e62:	4053      	eors	r3, r2
 8007e64:	6a3a      	ldr	r2, [r7, #32]
 8007e66:	4053      	eors	r3, r2
 8007e68:	623b      	str	r3, [r7, #32]
        DES_ROUND( X, Y );
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	1d1a      	adds	r2, r3, #4
 8007e6e:	61ba      	str	r2, [r7, #24]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a3a      	ldr	r2, [r7, #32]
 8007e74:	4053      	eors	r3, r2
 8007e76:	617b      	str	r3, [r7, #20]
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e7e:	4a6c      	ldr	r2, [pc, #432]	@ (8008030 <mbedtls_des_crypt_ecb+0x374>)
 8007e80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	0a1b      	lsrs	r3, r3, #8
 8007e88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e8c:	4969      	ldr	r1, [pc, #420]	@ (8008034 <mbedtls_des_crypt_ecb+0x378>)
 8007e8e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007e92:	405a      	eors	r2, r3
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	0c1b      	lsrs	r3, r3, #16
 8007e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e9c:	4966      	ldr	r1, [pc, #408]	@ (8008038 <mbedtls_des_crypt_ecb+0x37c>)
 8007e9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007ea2:	405a      	eors	r2, r3
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	0e1b      	lsrs	r3, r3, #24
 8007ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007eac:	4963      	ldr	r1, [pc, #396]	@ (800803c <mbedtls_des_crypt_ecb+0x380>)
 8007eae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007eb2:	4053      	eors	r3, r2
 8007eb4:	69fa      	ldr	r2, [r7, #28]
 8007eb6:	4053      	eors	r3, r2
 8007eb8:	61fb      	str	r3, [r7, #28]
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	1d1a      	adds	r2, r3, #4
 8007ebe:	61ba      	str	r2, [r7, #24]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	6a3b      	ldr	r3, [r7, #32]
 8007ec4:	ea4f 1333 	mov.w	r3, r3, ror #4
 8007ec8:	4053      	eors	r3, r2
 8007eca:	617b      	str	r3, [r7, #20]
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ed2:	4a5b      	ldr	r2, [pc, #364]	@ (8008040 <mbedtls_des_crypt_ecb+0x384>)
 8007ed4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	0a1b      	lsrs	r3, r3, #8
 8007edc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ee0:	4958      	ldr	r1, [pc, #352]	@ (8008044 <mbedtls_des_crypt_ecb+0x388>)
 8007ee2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007ee6:	405a      	eors	r2, r3
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	0c1b      	lsrs	r3, r3, #16
 8007eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ef0:	4955      	ldr	r1, [pc, #340]	@ (8008048 <mbedtls_des_crypt_ecb+0x38c>)
 8007ef2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007ef6:	405a      	eors	r2, r3
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	0e1b      	lsrs	r3, r3, #24
 8007efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f00:	4952      	ldr	r1, [pc, #328]	@ (800804c <mbedtls_des_crypt_ecb+0x390>)
 8007f02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007f06:	4053      	eors	r3, r2
 8007f08:	69fa      	ldr	r2, [r7, #28]
 8007f0a:	4053      	eors	r3, r2
 8007f0c:	61fb      	str	r3, [r7, #28]
    for( i = 0; i < 8; i++ )
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f10:	3301      	adds	r3, #1
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f16:	2b07      	cmp	r3, #7
 8007f18:	f77f af55 	ble.w	8007dc6 <mbedtls_des_crypt_ecb+0x10a>
    }

    DES_FP( Y, X );
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	ea4f 0373 	mov.w	r3, r3, ror #1
 8007f22:	61fb      	str	r3, [r7, #28]
 8007f24:	69fa      	ldr	r2, [r7, #28]
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	4053      	eors	r3, r2
 8007f2a:	f003 33aa 	and.w	r3, r3, #2863311530	@ 0xaaaaaaaa
 8007f2e:	617b      	str	r3, [r7, #20]
 8007f30:	69fa      	ldr	r2, [r7, #28]
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	4053      	eors	r3, r2
 8007f36:	61fb      	str	r3, [r7, #28]
 8007f38:	6a3a      	ldr	r2, [r7, #32]
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	4053      	eors	r3, r2
 8007f3e:	623b      	str	r3, [r7, #32]
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	ea4f 0373 	mov.w	r3, r3, ror #1
 8007f46:	623b      	str	r3, [r7, #32]
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	0a1a      	lsrs	r2, r3, #8
 8007f4c:	69fb      	ldr	r3, [r7, #28]
 8007f4e:	4053      	eors	r3, r2
 8007f50:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8007f54:	617b      	str	r3, [r7, #20]
 8007f56:	69fa      	ldr	r2, [r7, #28]
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	4053      	eors	r3, r2
 8007f5c:	61fb      	str	r3, [r7, #28]
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	021b      	lsls	r3, r3, #8
 8007f62:	6a3a      	ldr	r2, [r7, #32]
 8007f64:	4053      	eors	r3, r2
 8007f66:	623b      	str	r3, [r7, #32]
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	089a      	lsrs	r2, r3, #2
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	4053      	eors	r3, r2
 8007f70:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	69fa      	ldr	r2, [r7, #28]
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	4053      	eors	r3, r2
 8007f7c:	61fb      	str	r3, [r7, #28]
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	6a3a      	ldr	r2, [r7, #32]
 8007f84:	4053      	eors	r3, r2
 8007f86:	623b      	str	r3, [r7, #32]
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	0c1a      	lsrs	r2, r3, #16
 8007f8c:	6a3b      	ldr	r3, [r7, #32]
 8007f8e:	4053      	eors	r3, r2
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	617b      	str	r3, [r7, #20]
 8007f94:	6a3a      	ldr	r2, [r7, #32]
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	4053      	eors	r3, r2
 8007f9a:	623b      	str	r3, [r7, #32]
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	041b      	lsls	r3, r3, #16
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	4053      	eors	r3, r2
 8007fa4:	61fb      	str	r3, [r7, #28]
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	091a      	lsrs	r2, r3, #4
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	4053      	eors	r3, r2
 8007fae:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 8007fb2:	617b      	str	r3, [r7, #20]
 8007fb4:	6a3a      	ldr	r2, [r7, #32]
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	4053      	eors	r3, r2
 8007fba:	623b      	str	r3, [r7, #32]
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	011b      	lsls	r3, r3, #4
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	4053      	eors	r3, r2
 8007fc4:	61fb      	str	r3, [r7, #28]

    MBEDTLS_PUT_UINT32_BE( Y, output, 0 );
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	0e1b      	lsrs	r3, r3, #24
 8007fca:	b2da      	uxtb	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	701a      	strb	r2, [r3, #0]
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	0c1a      	lsrs	r2, r3, #16
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	701a      	strb	r2, [r3, #0]
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	0a1a      	lsrs	r2, r3, #8
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	3302      	adds	r3, #2
 8007fe4:	b2d2      	uxtb	r2, r2
 8007fe6:	701a      	strb	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3303      	adds	r3, #3
 8007fec:	69fa      	ldr	r2, [r7, #28]
 8007fee:	b2d2      	uxtb	r2, r2
 8007ff0:	701a      	strb	r2, [r3, #0]
    MBEDTLS_PUT_UINT32_BE( X, output, 4 );
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	0e1a      	lsrs	r2, r3, #24
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	0c1a      	lsrs	r2, r3, #16
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	3305      	adds	r3, #5
 8008006:	b2d2      	uxtb	r2, r2
 8008008:	701a      	strb	r2, [r3, #0]
 800800a:	6a3b      	ldr	r3, [r7, #32]
 800800c:	0a1a      	lsrs	r2, r3, #8
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	3306      	adds	r3, #6
 8008012:	b2d2      	uxtb	r2, r2
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	3307      	adds	r3, #7
 800801a:	6a3a      	ldr	r2, [r7, #32]
 800801c:	b2d2      	uxtb	r2, r2
 800801e:	701a      	strb	r2, [r3, #0]

    return( 0 );
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	372c      	adds	r7, #44	@ 0x2c
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	08008800 	.word	0x08008800
 8008034:	08008600 	.word	0x08008600
 8008038:	08008400 	.word	0x08008400
 800803c:	08008200 	.word	0x08008200
 8008040:	08008700 	.word	0x08008700
 8008044:	08008500 	.word	0x08008500
 8008048:	08008300 	.word	0x08008300
 800804c:	08008100 	.word	0x08008100

08008050 <mbedtls_platform_zeroize>:
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
    MBEDTLS_INTERNAL_VALIDATE( len == 0 || buf != NULL );

    if( len > 0 )
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <mbedtls_platform_zeroize+0x1c>
        memset_func( buf, 0, len );
 8008060:	4b04      	ldr	r3, [pc, #16]	@ (8008074 <mbedtls_platform_zeroize+0x24>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	683a      	ldr	r2, [r7, #0]
 8008066:	2100      	movs	r1, #0
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	4798      	blx	r3
}
 800806c:	bf00      	nop
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	20000010 	.word	0x20000010

08008078 <memset>:
 8008078:	4402      	add	r2, r0
 800807a:	4603      	mov	r3, r0
 800807c:	4293      	cmp	r3, r2
 800807e:	d100      	bne.n	8008082 <memset+0xa>
 8008080:	4770      	bx	lr
 8008082:	f803 1b01 	strb.w	r1, [r3], #1
 8008086:	e7f9      	b.n	800807c <memset+0x4>

08008088 <__libc_init_array>:
 8008088:	b570      	push	{r4, r5, r6, lr}
 800808a:	4d0d      	ldr	r5, [pc, #52]	@ (80080c0 <__libc_init_array+0x38>)
 800808c:	4c0d      	ldr	r4, [pc, #52]	@ (80080c4 <__libc_init_array+0x3c>)
 800808e:	1b64      	subs	r4, r4, r5
 8008090:	10a4      	asrs	r4, r4, #2
 8008092:	2600      	movs	r6, #0
 8008094:	42a6      	cmp	r6, r4
 8008096:	d109      	bne.n	80080ac <__libc_init_array+0x24>
 8008098:	4d0b      	ldr	r5, [pc, #44]	@ (80080c8 <__libc_init_array+0x40>)
 800809a:	4c0c      	ldr	r4, [pc, #48]	@ (80080cc <__libc_init_array+0x44>)
 800809c:	f000 f818 	bl	80080d0 <_init>
 80080a0:	1b64      	subs	r4, r4, r5
 80080a2:	10a4      	asrs	r4, r4, #2
 80080a4:	2600      	movs	r6, #0
 80080a6:	42a6      	cmp	r6, r4
 80080a8:	d105      	bne.n	80080b6 <__libc_init_array+0x2e>
 80080aa:	bd70      	pop	{r4, r5, r6, pc}
 80080ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80080b0:	4798      	blx	r3
 80080b2:	3601      	adds	r6, #1
 80080b4:	e7ee      	b.n	8008094 <__libc_init_array+0xc>
 80080b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ba:	4798      	blx	r3
 80080bc:	3601      	adds	r6, #1
 80080be:	e7f2      	b.n	80080a6 <__libc_init_array+0x1e>
 80080c0:	08008988 	.word	0x08008988
 80080c4:	08008988 	.word	0x08008988
 80080c8:	08008988 	.word	0x08008988
 80080cc:	0800898c 	.word	0x0800898c

080080d0 <_init>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr

080080dc <_fini>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	bf00      	nop
 80080e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080e2:	bc08      	pop	{r3}
 80080e4:	469e      	mov	lr, r3
 80080e6:	4770      	bx	lr
