// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_last_HH_
#define _conv_last_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_pcA.h"
#include "ShuffleNetV2_mac_cud.h"
#include "conv_last_weight_hbi.h"

namespace ap_rtl {

struct conv_last : public sc_module {
    // Port declarations 98
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<8> > input_V_q0;
    sc_out< sc_logic > m_axi_weight_V_AWVALID;
    sc_in< sc_logic > m_axi_weight_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_AWID;
    sc_out< sc_lv<32> > m_axi_weight_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_AWUSER;
    sc_out< sc_logic > m_axi_weight_V_WVALID;
    sc_in< sc_logic > m_axi_weight_V_WREADY;
    sc_out< sc_lv<8> > m_axi_weight_V_WDATA;
    sc_out< sc_lv<1> > m_axi_weight_V_WSTRB;
    sc_out< sc_logic > m_axi_weight_V_WLAST;
    sc_out< sc_lv<1> > m_axi_weight_V_WID;
    sc_out< sc_lv<1> > m_axi_weight_V_WUSER;
    sc_out< sc_logic > m_axi_weight_V_ARVALID;
    sc_in< sc_logic > m_axi_weight_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_ARID;
    sc_out< sc_lv<32> > m_axi_weight_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_ARUSER;
    sc_in< sc_logic > m_axi_weight_V_RVALID;
    sc_out< sc_logic > m_axi_weight_V_RREADY;
    sc_in< sc_lv<8> > m_axi_weight_V_RDATA;
    sc_in< sc_logic > m_axi_weight_V_RLAST;
    sc_in< sc_lv<1> > m_axi_weight_V_RID;
    sc_in< sc_lv<1> > m_axi_weight_V_RUSER;
    sc_in< sc_lv<2> > m_axi_weight_V_RRESP;
    sc_in< sc_logic > m_axi_weight_V_BVALID;
    sc_out< sc_logic > m_axi_weight_V_BREADY;
    sc_in< sc_lv<2> > m_axi_weight_V_BRESP;
    sc_in< sc_lv<1> > m_axi_weight_V_BID;
    sc_in< sc_lv<1> > m_axi_weight_V_BUSER;
    sc_in< sc_lv<32> > conv_last_weight_V9;
    sc_out< sc_lv<9> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<10> > conv_last_output_V_0_address0;
    sc_out< sc_logic > conv_last_output_V_0_ce0;
    sc_out< sc_logic > conv_last_output_V_0_we0;
    sc_out< sc_lv<8> > conv_last_output_V_0_d0;
    sc_in< sc_lv<8> > conv_last_output_V_0_q0;
    sc_out< sc_lv<10> > conv_last_output_V_1_address0;
    sc_out< sc_logic > conv_last_output_V_1_ce0;
    sc_out< sc_logic > conv_last_output_V_1_we0;
    sc_out< sc_lv<8> > conv_last_output_V_1_d0;
    sc_in< sc_lv<8> > conv_last_output_V_1_q0;
    sc_out< sc_lv<10> > conv_last_output_V_2_address0;
    sc_out< sc_logic > conv_last_output_V_2_ce0;
    sc_out< sc_logic > conv_last_output_V_2_we0;
    sc_out< sc_lv<8> > conv_last_output_V_2_d0;
    sc_in< sc_lv<8> > conv_last_output_V_2_q0;
    sc_out< sc_lv<10> > conv_last_output_V_3_address0;
    sc_out< sc_logic > conv_last_output_V_3_ce0;
    sc_out< sc_logic > conv_last_output_V_3_we0;
    sc_out< sc_lv<8> > conv_last_output_V_3_d0;
    sc_in< sc_lv<8> > conv_last_output_V_3_q0;
    sc_out< sc_lv<10> > conv_last_output_V_4_address0;
    sc_out< sc_logic > conv_last_output_V_4_ce0;
    sc_out< sc_logic > conv_last_output_V_4_we0;
    sc_out< sc_lv<8> > conv_last_output_V_4_d0;
    sc_in< sc_lv<8> > conv_last_output_V_4_q0;
    sc_out< sc_lv<10> > conv_last_output_V_5_address0;
    sc_out< sc_logic > conv_last_output_V_5_ce0;
    sc_out< sc_logic > conv_last_output_V_5_we0;
    sc_out< sc_lv<8> > conv_last_output_V_5_d0;
    sc_in< sc_lv<8> > conv_last_output_V_5_q0;
    sc_out< sc_lv<10> > conv_last_output_V_6_address0;
    sc_out< sc_logic > conv_last_output_V_6_ce0;
    sc_out< sc_logic > conv_last_output_V_6_we0;
    sc_out< sc_lv<8> > conv_last_output_V_6_d0;
    sc_in< sc_lv<8> > conv_last_output_V_6_q0;
    sc_out< sc_lv<10> > conv_last_output_V_7_address0;
    sc_out< sc_logic > conv_last_output_V_7_ce0;
    sc_out< sc_logic > conv_last_output_V_7_we0;
    sc_out< sc_lv<8> > conv_last_output_V_7_d0;
    sc_in< sc_lv<8> > conv_last_output_V_7_q0;


    // Module declarations
    conv_last(sc_module_name name);
    SC_HAS_PROCESS(conv_last);

    ~conv_last();

    sc_trace_file* mVcdFile;

    conv_last_weight_hbi* weight_temp_0_0_0_U;
    conv_last_weight_hbi* weight_temp_1_0_0_U;
    conv_last_weight_hbi* weight_temp_2_0_0_U;
    conv_last_weight_hbi* weight_temp_3_0_0_U;
    conv_last_weight_hbi* weight_temp_4_0_0_U;
    conv_last_weight_hbi* weight_temp_5_0_0_U;
    conv_last_weight_hbi* weight_temp_6_0_0_U;
    conv_last_weight_hbi* weight_temp_7_0_0_U;
    ShuffleNetV2_mux_pcA<1,1,8,8,8,8,8,8,8,8,3,8>* ShuffleNetV2_mux_pcA_U1607;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1608;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1609;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1610;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1611;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1612;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1613;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1614;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U1615;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > weight_V_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1587;
    sc_signal< sc_logic > weight_V_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<17> > indvar_flatten_reg_621;
    sc_signal< sc_lv<10> > i_reg_632;
    sc_signal< sc_lv<8> > j_reg_643;
    sc_signal< sc_lv<14> > indvar_flatten10_reg_654;
    sc_signal< sc_lv<10> > i_1_reg_665;
    sc_signal< sc_lv<6> > indvar_flatten6_reg_677;
    sc_signal< sc_lv<3> > j_1_reg_688;
    sc_signal< sc_lv<3> > k_reg_700;
    sc_signal< sc_lv<14> > indvar_flatten11_reg_756;
    sc_signal< sc_lv<10> > i_2_reg_767;
    sc_signal< sc_lv<6> > indvar_flatten12_reg_778;
    sc_signal< sc_lv<3> > j_2_reg_789;
    sc_signal< sc_lv<3> > k_1_reg_800;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_811_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_weight_V_ARREADY;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_1587;
    sc_signal< sc_lv<17> > indvar_flatten_next_fu_817_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > j_mid2_fu_835_p3;
    sc_signal< sc_lv<8> > j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter1_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter2_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter3_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter4_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter5_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter6_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter7_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter8_j_mid2_reg_1596;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter9_j_mid2_reg_1596;
    sc_signal< sc_lv<10> > i_cast_mid2_v_fu_843_p3;
    sc_signal< sc_lv<10> > i_cast_mid2_v_reg_1602;
    sc_signal< sc_lv<3> > tmp_fu_851_p1;
    sc_signal< sc_lv<3> > tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter1_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter2_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter3_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter4_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter5_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter6_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter7_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter8_tmp_reg_1609;
    sc_signal< sc_lv<3> > ap_reg_pp0_iter9_tmp_reg_1609;
    sc_signal< sc_lv<7> > newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter1_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter2_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter3_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter4_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter5_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter6_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter7_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter8_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<7> > ap_reg_pp0_iter9_newIndex_cast_mid2_v_reg_1613;
    sc_signal< sc_lv<8> > j_3_fu_865_p2;
    sc_signal< sc_lv<32> > weight_V_addr_reg_1624;
    sc_signal< sc_lv<8> > weight_V_addr_read_reg_1630;
    sc_signal< sc_lv<1> > exitcond_flatten14_fu_972_p2;
    sc_signal< sc_lv<1> > exitcond_flatten14_reg_1642;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond_flatten14_reg_1642;
    sc_signal< sc_lv<14> > indvar_flatten_next1_fu_978_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten15_fu_984_p2;
    sc_signal< sc_lv<1> > exitcond_flatten15_reg_1651;
    sc_signal< sc_lv<6> > indvar_flatten_next7_fu_996_p3;
    sc_signal< sc_lv<10> > i_1_cast9_mid2_v_fu_1017_p3;
    sc_signal< sc_lv<10> > i_1_cast9_mid2_v_reg_1664;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<3> > tmp_521_fu_1029_p1;
    sc_signal< sc_lv<3> > tmp_521_reg_1669;
    sc_signal< sc_lv<7> > newIndex1_cast_mid2_s_reg_1673;
    sc_signal< sc_lv<3> > k_mid2_fu_1071_p3;
    sc_signal< sc_lv<3> > k_mid2_reg_1678;
    sc_signal< sc_lv<3> > j_1_cast8_mid2_fu_1079_p3;
    sc_signal< sc_lv<3> > j_1_cast8_mid2_reg_1683;
    sc_signal< sc_lv<3> > k_2_fu_1087_p2;
    sc_signal< sc_lv<3> > k_2_reg_1694;
    sc_signal< sc_lv<10> > h_cast6_cast1_fu_1142_p1;
    sc_signal< sc_lv<10> > h_cast6_cast1_reg_1699;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<11> > h_cast6_cast_fu_1146_p1;
    sc_signal< sc_lv<11> > h_cast6_cast_reg_1704;
    sc_signal< sc_lv<1> > exitcond44_fu_1150_p2;
    sc_signal< sc_lv<3> > h_33_fu_1156_p2;
    sc_signal< sc_lv<3> > h_33_reg_1713;
    sc_signal< sc_lv<12> > w_cast5_cast1_fu_1162_p1;
    sc_signal< sc_lv<12> > w_cast5_cast1_reg_1718;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<13> > w_cast5_cast_fu_1166_p1;
    sc_signal< sc_lv<13> > w_cast5_cast_reg_1723;
    sc_signal< sc_lv<3> > w_43_fu_1176_p2;
    sc_signal< sc_lv<3> > w_43_reg_1731;
    sc_signal< sc_lv<15> > ci_cast4_cast_fu_1182_p1;
    sc_signal< sc_lv<15> > ci_cast4_cast_reg_1736;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<12> > input_V_addr_reg_1741;
    sc_signal< sc_lv<8> > ci_16_fu_1227_p2;
    sc_signal< sc_lv<8> > ci_16_reg_1749;
    sc_signal< sc_lv<10> > conv_last_output_V_7_1_reg_1757;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > exitcond48_fu_1233_p2;
    sc_signal< sc_lv<10> > conv_last_output_V_4_1_reg_1762;
    sc_signal< sc_lv<10> > conv_last_output_V_3_1_reg_1767;
    sc_signal< sc_lv<10> > conv_last_output_V_6_1_reg_1772;
    sc_signal< sc_lv<10> > conv_last_output_V_5_1_reg_1777;
    sc_signal< sc_lv<10> > conv_last_output_V_0_1_reg_1812;
    sc_signal< sc_lv<10> > conv_last_output_V_1_1_reg_1827;
    sc_signal< sc_lv<10> > conv_last_output_V_2_1_reg_1832;
    sc_signal< sc_lv<10> > co_48_7_fu_1334_p2;
    sc_signal< sc_lv<10> > co_48_7_reg_1837;
    sc_signal< sc_lv<8> > weight_temp_0_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_0_0_0_4_reg_1842;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<8> > input_V_load_reg_1847;
    sc_signal< sc_lv<8> > conv_last_output_V_0_2_reg_1859;
    sc_signal< sc_lv<8> > weight_temp_1_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_1_0_0_3_reg_1864;
    sc_signal< sc_lv<8> > conv_last_output_V_1_2_reg_1869;
    sc_signal< sc_lv<8> > weight_temp_2_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_2_0_0_3_reg_1874;
    sc_signal< sc_lv<8> > conv_last_output_V_2_2_reg_1879;
    sc_signal< sc_lv<8> > weight_temp_3_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_3_0_0_3_reg_1884;
    sc_signal< sc_lv<8> > conv_last_output_V_3_2_reg_1889;
    sc_signal< sc_lv<8> > weight_temp_4_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_4_0_0_3_reg_1894;
    sc_signal< sc_lv<8> > conv_last_output_V_4_2_reg_1899;
    sc_signal< sc_lv<8> > weight_temp_5_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_5_0_0_3_reg_1904;
    sc_signal< sc_lv<8> > conv_last_output_V_5_2_reg_1909;
    sc_signal< sc_lv<8> > weight_temp_6_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_6_0_0_3_reg_1914;
    sc_signal< sc_lv<8> > conv_last_output_V_6_2_reg_1919;
    sc_signal< sc_lv<8> > weight_temp_7_0_0_q0;
    sc_signal< sc_lv<8> > weight_temp_7_0_0_3_reg_1924;
    sc_signal< sc_lv<8> > conv_last_output_V_7_2_reg_1929;
    sc_signal< sc_lv<1> > exitcond_flatten16_fu_1340_p2;
    sc_signal< sc_lv<1> > exitcond_flatten16_reg_1934;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_flag00011001;
    sc_signal< sc_lv<14> > indvar_flatten_next2_fu_1346_p2;
    sc_signal< sc_lv<14> > indvar_flatten_next2_reg_1938;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<3> > j_2_mid_fu_1364_p3;
    sc_signal< sc_lv<3> > j_2_mid_reg_1943;
    sc_signal< sc_lv<10> > arrayNo8_mid2_v_fu_1372_p3;
    sc_signal< sc_lv<10> > arrayNo8_mid2_v_reg_1949;
    sc_signal< sc_lv<3> > tmp_522_fu_1380_p1;
    sc_signal< sc_lv<3> > tmp_522_reg_1954;
    sc_signal< sc_lv<3> > ap_reg_pp2_iter1_tmp_522_reg_1954;
    sc_signal< sc_lv<7> > newIndex9_cast_mid2_s_reg_1959;
    sc_signal< sc_lv<1> > exitcond_mid_fu_1406_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_1964;
    sc_signal< sc_lv<3> > k_1_mid2_fu_1418_p3;
    sc_signal< sc_lv<3> > k_1_mid2_reg_1969;
    sc_signal< sc_lv<6> > indvar_flatten_next1_7_fu_1432_p3;
    sc_signal< sc_lv<6> > indvar_flatten_next1_7_reg_1975;
    sc_signal< sc_lv<3> > j_2_cast2_mid2_fu_1445_p3;
    sc_signal< sc_lv<3> > j_2_cast2_mid2_reg_1980;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state25_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state27_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_flag00011001;
    sc_signal< sc_lv<3> > k_3_fu_1451_p2;
    sc_signal< sc_lv<3> > k_3_reg_1986;
    sc_signal< sc_lv<10> > conv_last_output_V_7_3_reg_1991;
    sc_signal< sc_lv<10> > conv_last_output_V_4_3_reg_1996;
    sc_signal< sc_lv<10> > conv_last_output_V_3_3_reg_2001;
    sc_signal< sc_lv<10> > conv_last_output_V_6_3_reg_2006;
    sc_signal< sc_lv<10> > conv_last_output_V_5_3_reg_2011;
    sc_signal< sc_lv<10> > conv_last_output_V_0_3_reg_2016;
    sc_signal< sc_lv<10> > conv_last_output_V_1_3_reg_2021;
    sc_signal< sc_lv<10> > conv_last_output_V_2_3_reg_2026;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp1_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state24;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage1_flag00011011;
    sc_signal< sc_lv<14> > weight_temp_0_0_0_address0;
    sc_signal< sc_logic > weight_temp_0_0_0_ce0;
    sc_signal< sc_logic > weight_temp_0_0_0_we0;
    sc_signal< sc_lv<8> > weight_temp_0_0_0_d0;
    sc_signal< sc_lv<14> > weight_temp_1_0_0_address0;
    sc_signal< sc_logic > weight_temp_1_0_0_ce0;
    sc_signal< sc_logic > weight_temp_1_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_2_0_0_address0;
    sc_signal< sc_logic > weight_temp_2_0_0_ce0;
    sc_signal< sc_logic > weight_temp_2_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_3_0_0_address0;
    sc_signal< sc_logic > weight_temp_3_0_0_ce0;
    sc_signal< sc_logic > weight_temp_3_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_4_0_0_address0;
    sc_signal< sc_logic > weight_temp_4_0_0_ce0;
    sc_signal< sc_logic > weight_temp_4_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_5_0_0_address0;
    sc_signal< sc_logic > weight_temp_5_0_0_ce0;
    sc_signal< sc_logic > weight_temp_5_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_6_0_0_address0;
    sc_signal< sc_logic > weight_temp_6_0_0_ce0;
    sc_signal< sc_logic > weight_temp_6_0_0_we0;
    sc_signal< sc_lv<14> > weight_temp_7_0_0_address0;
    sc_signal< sc_logic > weight_temp_7_0_0_ce0;
    sc_signal< sc_logic > weight_temp_7_0_0_we0;
    sc_signal< sc_lv<10> > i_phi_fu_636_p4;
    sc_signal< sc_lv<10> > i_1_phi_fu_669_p4;
    sc_signal< bool > ap_block_pp1_stage0_flag00000000;
    sc_signal< sc_lv<3> > j_1_phi_fu_692_p4;
    sc_signal< sc_lv<3> > k_phi_fu_704_p4;
    sc_signal< sc_lv<3> > h_reg_712;
    sc_signal< sc_lv<1> > exitcond45_fu_1170_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<3> > w_reg_723;
    sc_signal< sc_lv<1> > exitcond47_fu_1221_p2;
    sc_signal< sc_lv<8> > ci_reg_734;
    sc_signal< sc_lv<10> > co_reg_745;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<14> > indvar_flatten11_phi_fu_760_p4;
    sc_signal< bool > ap_block_pp2_stage0_flag00000000;
    sc_signal< sc_lv<10> > i_2_phi_fu_771_p4;
    sc_signal< sc_lv<6> > indvar_flatten12_phi_fu_782_p4;
    sc_signal< sc_lv<3> > j_2_phi_fu_793_p4;
    sc_signal< sc_lv<3> > k_1_phi_fu_804_p4;
    sc_signal< sc_lv<32> > tmp_555_cast_fu_960_p1;
    sc_signal< sc_lv<32> > i_1_cast9_mid2_fu_1024_p1;
    sc_signal< sc_lv<32> > tmp_562_cast_fu_1130_p1;
    sc_signal< sc_lv<32> > tmp_575_cast_fu_1216_p1;
    sc_signal< sc_lv<32> > tmp_581_cast_fu_1279_p1;
    sc_signal< sc_lv<32> > tmp_585_cast_fu_1322_p1;
    sc_signal< sc_lv<32> > tmp_569_cast_fu_1493_p1;
    sc_signal< sc_lv<32> > sum_fu_916_p2;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_weight_V_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<8> > grp_fu_1570_p3;
    sc_signal< sc_lv<1> > tmp_523_fu_1526_p3;
    sc_signal< bool > ap_block_pp2_stage1_flag00000000;
    sc_signal< sc_lv<8> > grp_fu_1564_p3;
    sc_signal< sc_lv<8> > grp_fu_1558_p3;
    sc_signal< sc_lv<8> > grp_fu_1552_p3;
    sc_signal< sc_lv<8> > grp_fu_1546_p3;
    sc_signal< sc_lv<8> > grp_fu_1540_p3;
    sc_signal< sc_lv<8> > grp_fu_1534_p3;
    sc_signal< sc_lv<8> > grp_fu_1576_p3;
    sc_signal< sc_lv<1> > exitcond_fu_829_p2;
    sc_signal< sc_lv<10> > i_3_fu_823_p2;
    sc_signal< sc_lv<18> > tmp_422_fu_871_p3;
    sc_signal< sc_lv<16> > tmp_423_fu_882_p3;
    sc_signal< sc_lv<19> > p_shl2_cast_fu_878_p1;
    sc_signal< sc_lv<19> > p_shl3_cast_fu_889_p1;
    sc_signal< sc_lv<19> > tmp_424_fu_893_p2;
    sc_signal< sc_lv<20> > j_cast_cast_fu_903_p1;
    sc_signal< sc_lv<20> > tmp_550_cast_fu_899_p1;
    sc_signal< sc_lv<20> > tmp_428_fu_906_p2;
    sc_signal< sc_lv<32> > tmp_554_cast_fu_912_p1;
    sc_signal< sc_lv<13> > tmp_426_fu_934_p3;
    sc_signal< sc_lv<15> > tmp_425_fu_927_p3;
    sc_signal< sc_lv<15> > p_shl1_cast_fu_941_p1;
    sc_signal< sc_lv<15> > j_cast_cast1_fu_951_p1;
    sc_signal< sc_lv<15> > tmp_427_fu_945_p2;
    sc_signal< sc_lv<15> > tmp_429_fu_954_p2;
    sc_signal< sc_lv<6> > indvar_flatten6_op_fu_990_p2;
    sc_signal< sc_lv<10> > i_4_fu_1004_p2;
    sc_signal< sc_lv<1> > exitcond43_fu_1048_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_3_fu_1043_p2;
    sc_signal< sc_lv<3> > j_1_mid_fu_1010_p3;
    sc_signal< sc_lv<1> > exitcond60_mid_fu_1054_p2;
    sc_signal< sc_lv<1> > tmp_431_fu_1066_p2;
    sc_signal< sc_lv<3> > j_4_fu_1060_p2;
    sc_signal< sc_lv<9> > tmp_430_fu_1093_p3;
    sc_signal< sc_lv<10> > tmp_557_cast_fu_1100_p1;
    sc_signal< sc_lv<10> > j_1_cast8_mid2_cast_fu_1104_p1;
    sc_signal< sc_lv<10> > tmp_432_fu_1107_p2;
    sc_signal< sc_lv<12> > tmp_561_cast_fu_1113_p3;
    sc_signal< sc_lv<12> > k_cast7_cast_fu_1121_p1;
    sc_signal< sc_lv<12> > tmp_433_fu_1124_p2;
    sc_signal< sc_lv<10> > tmp_438_fu_1186_p3;
    sc_signal< sc_lv<11> > tmp_571_cast_fu_1194_p1;
    sc_signal< sc_lv<11> > tmp_439_fu_1198_p2;
    sc_signal< sc_lv<13> > tmp_574_cast_fu_1203_p3;
    sc_signal< sc_lv<13> > tmp_440_fu_1211_p2;
    sc_signal< sc_lv<7> > newIndex2_fu_1239_p4;
    sc_signal< sc_lv<9> > tmp_441_fu_1249_p3;
    sc_signal< sc_lv<10> > tmp_577_cast_fu_1257_p1;
    sc_signal< sc_lv<10> > tmp_442_fu_1261_p2;
    sc_signal< sc_lv<12> > tmp_580_cast_fu_1266_p3;
    sc_signal< sc_lv<12> > tmp_443_fu_1274_p2;
    sc_signal< sc_lv<13> > tmp_445_fu_1299_p3;
    sc_signal< sc_lv<15> > tmp_444_fu_1291_p3;
    sc_signal< sc_lv<15> > p_shl5_cast_fu_1307_p1;
    sc_signal< sc_lv<15> > tmp_446_fu_1311_p2;
    sc_signal< sc_lv<15> > tmp_447_fu_1317_p2;
    sc_signal< sc_lv<1> > exitcond_flatten17_fu_1358_p2;
    sc_signal< sc_lv<10> > i_5_fu_1352_p2;
    sc_signal< sc_lv<1> > exitcond46_fu_1400_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_1394_p2;
    sc_signal< sc_lv<1> > tmp_435_fu_1412_p2;
    sc_signal< sc_lv<6> > indvar_flatten28_op_fu_1426_p2;
    sc_signal< sc_lv<3> > j_5_fu_1440_p2;
    sc_signal< sc_lv<9> > tmp_434_fu_1456_p3;
    sc_signal< sc_lv<10> > tmp_564_cast_fu_1463_p1;
    sc_signal< sc_lv<10> > j_2_cast2_mid2_cast_fu_1467_p1;
    sc_signal< sc_lv<10> > tmp_436_fu_1470_p2;
    sc_signal< sc_lv<12> > tmp_568_cast_fu_1476_p3;
    sc_signal< sc_lv<12> > k_1_cast1_cast_fu_1484_p1;
    sc_signal< sc_lv<12> > tmp_437_fu_1487_p2;
    sc_signal< sc_lv<8> > tmp_54_fu_1505_p10;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_state17;
    static const sc_lv<14> ap_ST_fsm_state18;
    static const sc_lv<14> ap_ST_fsm_state19;
    static const sc_lv<14> ap_ST_fsm_state20;
    static const sc_lv<14> ap_ST_fsm_state21;
    static const sc_lv<14> ap_ST_fsm_state22;
    static const sc_lv<14> ap_ST_fsm_state23;
    static const sc_lv<14> ap_ST_fsm_pp2_stage0;
    static const sc_lv<14> ap_ST_fsm_pp2_stage1;
    static const sc_lv<14> ap_ST_fsm_state28;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<17> ap_const_lv17_18000;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<14> ap_const_lv14_2000;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state28();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp1_stage0_flag00000000();
    void thread_ap_block_pp1_stage0_flag00011001();
    void thread_ap_block_pp1_stage0_flag00011011();
    void thread_ap_block_pp2_stage0_flag00000000();
    void thread_ap_block_pp2_stage0_flag00011001();
    void thread_ap_block_pp2_stage0_flag00011011();
    void thread_ap_block_pp2_stage1_flag00000000();
    void thread_ap_block_pp2_stage1_flag00011001();
    void thread_ap_block_pp2_stage1_flag00011011();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state14_pp1_stage0_iter0();
    void thread_ap_block_state15_pp1_stage0_iter1();
    void thread_ap_block_state16_pp1_stage0_iter2();
    void thread_ap_block_state24_pp2_stage0_iter0();
    void thread_ap_block_state25_pp2_stage1_iter0();
    void thread_ap_block_state26_pp2_stage0_iter1();
    void thread_ap_block_state27_pp2_stage1_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state14();
    void thread_ap_condition_pp2_exit_iter0_state24();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_weight_V_ARREADY();
    void thread_arrayNo8_mid2_v_fu_1372_p3();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_ci_16_fu_1227_p2();
    void thread_ci_cast4_cast_fu_1182_p1();
    void thread_co_48_7_fu_1334_p2();
    void thread_conv_last_output_V_0_address0();
    void thread_conv_last_output_V_0_ce0();
    void thread_conv_last_output_V_0_d0();
    void thread_conv_last_output_V_0_we0();
    void thread_conv_last_output_V_1_address0();
    void thread_conv_last_output_V_1_ce0();
    void thread_conv_last_output_V_1_d0();
    void thread_conv_last_output_V_1_we0();
    void thread_conv_last_output_V_2_address0();
    void thread_conv_last_output_V_2_ce0();
    void thread_conv_last_output_V_2_d0();
    void thread_conv_last_output_V_2_we0();
    void thread_conv_last_output_V_3_address0();
    void thread_conv_last_output_V_3_ce0();
    void thread_conv_last_output_V_3_d0();
    void thread_conv_last_output_V_3_we0();
    void thread_conv_last_output_V_4_address0();
    void thread_conv_last_output_V_4_ce0();
    void thread_conv_last_output_V_4_d0();
    void thread_conv_last_output_V_4_we0();
    void thread_conv_last_output_V_5_address0();
    void thread_conv_last_output_V_5_ce0();
    void thread_conv_last_output_V_5_d0();
    void thread_conv_last_output_V_5_we0();
    void thread_conv_last_output_V_6_address0();
    void thread_conv_last_output_V_6_ce0();
    void thread_conv_last_output_V_6_d0();
    void thread_conv_last_output_V_6_we0();
    void thread_conv_last_output_V_7_address0();
    void thread_conv_last_output_V_7_ce0();
    void thread_conv_last_output_V_7_d0();
    void thread_conv_last_output_V_7_we0();
    void thread_exitcond43_fu_1048_p2();
    void thread_exitcond44_fu_1150_p2();
    void thread_exitcond45_fu_1170_p2();
    void thread_exitcond46_fu_1400_p2();
    void thread_exitcond47_fu_1221_p2();
    void thread_exitcond48_fu_1233_p2();
    void thread_exitcond60_mid_fu_1054_p2();
    void thread_exitcond_flatten14_fu_972_p2();
    void thread_exitcond_flatten15_fu_984_p2();
    void thread_exitcond_flatten16_fu_1340_p2();
    void thread_exitcond_flatten17_fu_1358_p2();
    void thread_exitcond_flatten_fu_811_p2();
    void thread_exitcond_fu_829_p2();
    void thread_exitcond_mid_fu_1406_p2();
    void thread_h_33_fu_1156_p2();
    void thread_h_cast6_cast1_fu_1142_p1();
    void thread_h_cast6_cast_fu_1146_p1();
    void thread_i_1_cast9_mid2_fu_1024_p1();
    void thread_i_1_cast9_mid2_v_fu_1017_p3();
    void thread_i_1_phi_fu_669_p4();
    void thread_i_2_phi_fu_771_p4();
    void thread_i_3_fu_823_p2();
    void thread_i_4_fu_1004_p2();
    void thread_i_5_fu_1352_p2();
    void thread_i_cast_mid2_v_fu_843_p3();
    void thread_i_phi_fu_636_p4();
    void thread_indvar_flatten11_phi_fu_760_p4();
    void thread_indvar_flatten12_phi_fu_782_p4();
    void thread_indvar_flatten28_op_fu_1426_p2();
    void thread_indvar_flatten6_op_fu_990_p2();
    void thread_indvar_flatten_next1_7_fu_1432_p3();
    void thread_indvar_flatten_next1_fu_978_p2();
    void thread_indvar_flatten_next2_fu_1346_p2();
    void thread_indvar_flatten_next7_fu_996_p3();
    void thread_indvar_flatten_next_fu_817_p2();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_j_1_cast8_mid2_cast_fu_1104_p1();
    void thread_j_1_cast8_mid2_fu_1079_p3();
    void thread_j_1_mid_fu_1010_p3();
    void thread_j_1_phi_fu_692_p4();
    void thread_j_2_cast2_mid2_cast_fu_1467_p1();
    void thread_j_2_cast2_mid2_fu_1445_p3();
    void thread_j_2_mid_fu_1364_p3();
    void thread_j_2_phi_fu_793_p4();
    void thread_j_3_fu_865_p2();
    void thread_j_4_fu_1060_p2();
    void thread_j_5_fu_1440_p2();
    void thread_j_cast_cast1_fu_951_p1();
    void thread_j_cast_cast_fu_903_p1();
    void thread_j_mid2_fu_835_p3();
    void thread_k_1_cast1_cast_fu_1484_p1();
    void thread_k_1_mid2_fu_1418_p3();
    void thread_k_1_phi_fu_804_p4();
    void thread_k_2_fu_1087_p2();
    void thread_k_3_fu_1451_p2();
    void thread_k_cast7_cast_fu_1121_p1();
    void thread_k_mid2_fu_1071_p3();
    void thread_k_phi_fu_704_p4();
    void thread_m_axi_weight_V_ARADDR();
    void thread_m_axi_weight_V_ARBURST();
    void thread_m_axi_weight_V_ARCACHE();
    void thread_m_axi_weight_V_ARID();
    void thread_m_axi_weight_V_ARLEN();
    void thread_m_axi_weight_V_ARLOCK();
    void thread_m_axi_weight_V_ARPROT();
    void thread_m_axi_weight_V_ARQOS();
    void thread_m_axi_weight_V_ARREGION();
    void thread_m_axi_weight_V_ARSIZE();
    void thread_m_axi_weight_V_ARUSER();
    void thread_m_axi_weight_V_ARVALID();
    void thread_m_axi_weight_V_AWADDR();
    void thread_m_axi_weight_V_AWBURST();
    void thread_m_axi_weight_V_AWCACHE();
    void thread_m_axi_weight_V_AWID();
    void thread_m_axi_weight_V_AWLEN();
    void thread_m_axi_weight_V_AWLOCK();
    void thread_m_axi_weight_V_AWPROT();
    void thread_m_axi_weight_V_AWQOS();
    void thread_m_axi_weight_V_AWREGION();
    void thread_m_axi_weight_V_AWSIZE();
    void thread_m_axi_weight_V_AWUSER();
    void thread_m_axi_weight_V_AWVALID();
    void thread_m_axi_weight_V_BREADY();
    void thread_m_axi_weight_V_RREADY();
    void thread_m_axi_weight_V_WDATA();
    void thread_m_axi_weight_V_WID();
    void thread_m_axi_weight_V_WLAST();
    void thread_m_axi_weight_V_WSTRB();
    void thread_m_axi_weight_V_WUSER();
    void thread_m_axi_weight_V_WVALID();
    void thread_newIndex2_fu_1239_p4();
    void thread_not_exitcond_flatten_3_fu_1043_p2();
    void thread_not_exitcond_flatten_fu_1394_p2();
    void thread_p_shl1_cast_fu_941_p1();
    void thread_p_shl2_cast_fu_878_p1();
    void thread_p_shl3_cast_fu_889_p1();
    void thread_p_shl5_cast_fu_1307_p1();
    void thread_sum_fu_916_p2();
    void thread_tmp_422_fu_871_p3();
    void thread_tmp_423_fu_882_p3();
    void thread_tmp_424_fu_893_p2();
    void thread_tmp_425_fu_927_p3();
    void thread_tmp_426_fu_934_p3();
    void thread_tmp_427_fu_945_p2();
    void thread_tmp_428_fu_906_p2();
    void thread_tmp_429_fu_954_p2();
    void thread_tmp_430_fu_1093_p3();
    void thread_tmp_431_fu_1066_p2();
    void thread_tmp_432_fu_1107_p2();
    void thread_tmp_433_fu_1124_p2();
    void thread_tmp_434_fu_1456_p3();
    void thread_tmp_435_fu_1412_p2();
    void thread_tmp_436_fu_1470_p2();
    void thread_tmp_437_fu_1487_p2();
    void thread_tmp_438_fu_1186_p3();
    void thread_tmp_439_fu_1198_p2();
    void thread_tmp_440_fu_1211_p2();
    void thread_tmp_441_fu_1249_p3();
    void thread_tmp_442_fu_1261_p2();
    void thread_tmp_443_fu_1274_p2();
    void thread_tmp_444_fu_1291_p3();
    void thread_tmp_445_fu_1299_p3();
    void thread_tmp_446_fu_1311_p2();
    void thread_tmp_447_fu_1317_p2();
    void thread_tmp_521_fu_1029_p1();
    void thread_tmp_522_fu_1380_p1();
    void thread_tmp_523_fu_1526_p3();
    void thread_tmp_550_cast_fu_899_p1();
    void thread_tmp_554_cast_fu_912_p1();
    void thread_tmp_555_cast_fu_960_p1();
    void thread_tmp_557_cast_fu_1100_p1();
    void thread_tmp_561_cast_fu_1113_p3();
    void thread_tmp_562_cast_fu_1130_p1();
    void thread_tmp_564_cast_fu_1463_p1();
    void thread_tmp_568_cast_fu_1476_p3();
    void thread_tmp_569_cast_fu_1493_p1();
    void thread_tmp_571_cast_fu_1194_p1();
    void thread_tmp_574_cast_fu_1203_p3();
    void thread_tmp_575_cast_fu_1216_p1();
    void thread_tmp_577_cast_fu_1257_p1();
    void thread_tmp_580_cast_fu_1266_p3();
    void thread_tmp_581_cast_fu_1279_p1();
    void thread_tmp_585_cast_fu_1322_p1();
    void thread_tmp_fu_851_p1();
    void thread_w_43_fu_1176_p2();
    void thread_w_cast5_cast1_fu_1162_p1();
    void thread_w_cast5_cast_fu_1166_p1();
    void thread_weight_V_blk_n_AR();
    void thread_weight_V_blk_n_R();
    void thread_weight_temp_0_0_0_address0();
    void thread_weight_temp_0_0_0_ce0();
    void thread_weight_temp_0_0_0_d0();
    void thread_weight_temp_0_0_0_we0();
    void thread_weight_temp_1_0_0_address0();
    void thread_weight_temp_1_0_0_ce0();
    void thread_weight_temp_1_0_0_we0();
    void thread_weight_temp_2_0_0_address0();
    void thread_weight_temp_2_0_0_ce0();
    void thread_weight_temp_2_0_0_we0();
    void thread_weight_temp_3_0_0_address0();
    void thread_weight_temp_3_0_0_ce0();
    void thread_weight_temp_3_0_0_we0();
    void thread_weight_temp_4_0_0_address0();
    void thread_weight_temp_4_0_0_ce0();
    void thread_weight_temp_4_0_0_we0();
    void thread_weight_temp_5_0_0_address0();
    void thread_weight_temp_5_0_0_ce0();
    void thread_weight_temp_5_0_0_we0();
    void thread_weight_temp_6_0_0_address0();
    void thread_weight_temp_6_0_0_ce0();
    void thread_weight_temp_6_0_0_we0();
    void thread_weight_temp_7_0_0_address0();
    void thread_weight_temp_7_0_0_ce0();
    void thread_weight_temp_7_0_0_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
