# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU_v1.1.srcs/sources_1/new/ALU_v1.1" \
"../../../../ALU_v1.1.srcs/sources_1/imports/new/eight_bit_adder.vhd" \
"../../../../ALU_v1.1.srcs/sources_1/imports/new/four_to_one_MUX.vhd" \
"../../../../ALU_v1.1.srcs/sources_1/imports/new/two_to_one_MUX.vhd" \
"../../../../ALU_v1.1.srcs/sim_1/imports/new/ALU_tb.vhd" \

# Do not sort compile order
nosort
