INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/Mux64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/LEGv8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEGv8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sim_1/new/LEGv8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEGv8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
