command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	5403761	File	/home/p4ultr4n/workplace/ReVeal/raw_code/mcf_intc_write_0.c								
ANR	5403762	Function	mcf_intc_write	1:0:0:924							
ANR	5403763	FunctionDef	"mcf_intc_write (void * opaque , target_phys_addr_t addr , uint64_t val , unsigned size)"		5403762	0					
ANR	5403764	CompoundStatement		5:0:124:924	5403762	0					
ANR	5403765	IdentifierDeclStatement	int offset ;	7:4:131:141	5403762	0	True				
ANR	5403766	IdentifierDecl	offset		5403762	0					
ANR	5403767	IdentifierDeclType	int		5403762	0					
ANR	5403768	Identifier	offset		5403762	1					
ANR	5403769	IdentifierDeclStatement	mcf_intc_state * s = ( mcf_intc_state * ) opaque ;	9:4:148:192	5403762	1	True				
ANR	5403770	IdentifierDecl	* s = ( mcf_intc_state * ) opaque		5403762	0					
ANR	5403771	IdentifierDeclType	mcf_intc_state *		5403762	0					
ANR	5403772	Identifier	s		5403762	1					
ANR	5403773	AssignmentExpression	* s = ( mcf_intc_state * ) opaque		5403762	2		=			
ANR	5403774	Identifier	s		5403762	0					
ANR	5403775	CastExpression	( mcf_intc_state * ) opaque		5403762	1					
ANR	5403776	CastTarget	mcf_intc_state *		5403762	0					
ANR	5403777	Identifier	opaque		5403762	1					
ANR	5403778	ExpressionStatement	offset = addr & 0xff	11:4:199:219	5403762	2	True				
ANR	5403779	AssignmentExpression	offset = addr & 0xff		5403762	0		=			
ANR	5403780	Identifier	offset		5403762	0					
ANR	5403781	BitAndExpression	addr & 0xff		5403762	1		&			
ANR	5403782	Identifier	addr		5403762	0					
ANR	5403783	PrimaryExpression	0xff		5403762	1					
ANR	5403784	IfStatement	if ( offset >= 0x40 && offset < 0x80 )		5403762	3					
ANR	5403785	Condition	offset >= 0x40 && offset < 0x80	13:8:230:260	5403762	0	True				
ANR	5403786	AndExpression	offset >= 0x40 && offset < 0x80		5403762	0		&&			
ANR	5403787	RelationalExpression	offset >= 0x40		5403762	0		>=			
ANR	5403788	Identifier	offset		5403762	0					
ANR	5403789	PrimaryExpression	0x40		5403762	1					
ANR	5403790	RelationalExpression	offset < 0x80		5403762	1		<			
ANR	5403791	Identifier	offset		5403762	0					
ANR	5403792	PrimaryExpression	0x80		5403762	1					
ANR	5403793	CompoundStatement		11:8:149:170	5403762	1					
ANR	5403794	IdentifierDeclStatement	int n = offset - 0x40 ;	15:8:274:295	5403762	0	True				
ANR	5403795	IdentifierDecl	n = offset - 0x40		5403762	0					
ANR	5403796	IdentifierDeclType	int		5403762	0					
ANR	5403797	Identifier	n		5403762	1					
ANR	5403798	AssignmentExpression	n = offset - 0x40		5403762	2		=			
ANR	5403799	Identifier	n		5403762	0					
ANR	5403800	AdditiveExpression	offset - 0x40		5403762	1		-			
ANR	5403801	Identifier	offset		5403762	0					
ANR	5403802	PrimaryExpression	0x40		5403762	1					
ANR	5403803	ExpressionStatement	s -> icr [ n ] = val	17:8:306:321	5403762	1	True				
ANR	5403804	AssignmentExpression	s -> icr [ n ] = val		5403762	0		=			
ANR	5403805	ArrayIndexing	s -> icr [ n ]		5403762	0					
ANR	5403806	PtrMemberAccess	s -> icr		5403762	0					
ANR	5403807	Identifier	s		5403762	0					
ANR	5403808	Identifier	icr		5403762	1					
ANR	5403809	Identifier	n		5403762	1					
ANR	5403810	Identifier	val		5403762	1					
ANR	5403811	IfStatement	if ( val == 0 )		5403762	2					
ANR	5403812	Condition	val == 0	19:12:336:343	5403762	0	True				
ANR	5403813	EqualityExpression	val == 0		5403762	0		==			
ANR	5403814	Identifier	val		5403762	0					
ANR	5403815	PrimaryExpression	0		5403762	1					
ANR	5403816	Statement	s	21:12:359:359	5403762	1	True				
ANR	5403817	ElseStatement	else		5403762	0					
ANR	5403818	Statement	s	25:12:414:414	5403762	0	True				
ANR	5403819	Statement	->	21:13:360:361	5403762	3	True				
ANR	5403820	Statement	enabled	21:15:362:368	5403762	4	True				
ANR	5403821	Statement	&=	21:23:370:371	5403762	5	True				
ANR	5403822	Statement	~	21:26:373:373	5403762	6	True				
ANR	5403823	Statement	(	21:27:374:374	5403762	7	True				
ANR	5403824	Statement	1ul	21:28:375:377	5403762	8	True				
ANR	5403825	Statement	l	21:31:378:378	5403762	9	True				
ANR	5403826	Statement	<<	21:33:380:381	5403762	10	True				
ANR	5403827	Statement	n	21:36:383:383	5403762	11	True				
ANR	5403828	Statement	)	21:37:384:384	5403762	12	True				
ANR	5403829	ExpressionStatement		21:38:385:385	5403762	13	True				
ANR	5403830	Statement	->	25:13:415:416	5403762	14	True				
ANR	5403831	Statement	enabled	25:15:417:423	5403762	15	True				
ANR	5403832	Statement	|=	25:23:425:426	5403762	16	True				
ANR	5403833	Statement	(	25:26:428:428	5403762	17	True				
ANR	5403834	Statement	1ul	25:27:429:431	5403762	18	True				
ANR	5403835	Statement	l	25:30:432:432	5403762	19	True				
ANR	5403836	Statement	<<	25:32:434:435	5403762	20	True				
ANR	5403837	Statement	n	25:35:437:437	5403762	21	True				
ANR	5403838	Statement	)	25:36:438:438	5403762	22	True				
ANR	5403839	ExpressionStatement		25:37:439:439	5403762	23	True				
ANR	5403840	ExpressionStatement	mcf_intc_update ( s )	27:8:450:468	5403762	24	True				
ANR	5403841	CallExpression	mcf_intc_update ( s )		5403762	0					
ANR	5403842	Callee	mcf_intc_update		5403762	0					
ANR	5403843	Identifier	mcf_intc_update		5403762	0					
ANR	5403844	ArgumentList	s		5403762	1					
ANR	5403845	Argument	s		5403762	0					
ANR	5403846	Identifier	s		5403762	0					
ANR	5403847	ReturnStatement	return ;	29:8:479:485	5403762	25	True				
ANR	5403848	SwitchStatement	switch ( offset )		5403762	4					
ANR	5403849	Condition	offset	33:12:507:512	5403762	0	True				
ANR	5403850	Identifier	offset		5403762	0					
ANR	5403851	CompoundStatement		29:20:390:390	5403762	1					
ANR	5403852	Label	case 0x00 :	35:4:522:531	5403762	0	True				
ANR	5403853	Label	case 0x04 :	35:15:533:542	5403762	1	True				
ANR	5403854	ReturnStatement	return ;	39:8:588:594	5403762	2	True				
ANR	5403855	Label	case 0x08 :	41:4:601:610	5403762	3	True				
ANR	5403856	ExpressionStatement	s -> imr = ( s -> imr & 0xffffffff ) | ( ( uint64_t ) val << 32 )	43:8:621:675	5403762	4	True				
ANR	5403857	AssignmentExpression	s -> imr = ( s -> imr & 0xffffffff ) | ( ( uint64_t ) val << 32 )		5403762	0		=			
ANR	5403858	PtrMemberAccess	s -> imr		5403762	0					
ANR	5403859	Identifier	s		5403762	0					
ANR	5403860	Identifier	imr		5403762	1					
ANR	5403861	InclusiveOrExpression	( s -> imr & 0xffffffff ) | ( ( uint64_t ) val << 32 )		5403762	1		|			
ANR	5403862	BitAndExpression	s -> imr & 0xffffffff		5403762	0		&			
ANR	5403863	PtrMemberAccess	s -> imr		5403762	0					
ANR	5403864	Identifier	s		5403762	0					
ANR	5403865	Identifier	imr		5403762	1					
ANR	5403866	PrimaryExpression	0xffffffff		5403762	1					
ANR	5403867	ShiftExpression	( uint64_t ) val << 32		5403762	1		<<			
ANR	5403868	CastExpression	( uint64_t ) val		5403762	0					
ANR	5403869	CastTarget	uint64_t		5403762	0					
ANR	5403870	Identifier	val		5403762	1					
ANR	5403871	PrimaryExpression	32		5403762	1					
ANR	5403872	BreakStatement	break ;	45:8:686:691	5403762	5	True				
ANR	5403873	Label	case 0x0c :	47:4:698:707	5403762	6	True				
ANR	5403874	Statement	s	49:8:718:718	5403762	7	True				
ANR	5403875	Statement	->	49:9:719:720	5403762	8	True				
ANR	5403876	Statement	imr	49:11:721:723	5403762	9	True				
ANR	5403877	Statement	=	49:15:725:725	5403762	10	True				
ANR	5403878	Statement	(	49:17:727:727	5403762	11	True				
ANR	5403879	Statement	s	49:18:728:728	5403762	12	True				
ANR	5403880	Statement	->	49:19:729:730	5403762	13	True				
ANR	5403881	Statement	imr	49:21:731:733	5403762	14	True				
ANR	5403882	Statement	&	49:25:735:735	5403762	15	True				
ANR	5403883	Statement	0xffffffff00000000ul	49:27:737:756	5403762	16	True				
ANR	5403884	Statement	l	49:47:757:757	5403762	17	True				
ANR	5403885	Statement	)	49:48:758:758	5403762	18	True				
ANR	5403886	Statement	|	49:50:760:760	5403762	19	True				
ANR	5403887	ExpressionStatement	( uint32_t ) val	49:52:762:775	5403762	20	True				
ANR	5403888	CastExpression	( uint32_t ) val		5403762	0					
ANR	5403889	CastTarget	uint32_t		5403762	0					
ANR	5403890	Identifier	val		5403762	1					
ANR	5403891	BreakStatement	break ;	51:8:786:791	5403762	21	True				
ANR	5403892	Label	default :	53:4:798:805	5403762	22	True				
ANR	5403893	Identifier	default		5403762	0					
ANR	5403894	ExpressionStatement	"hw_error ( ""mcf_intc_write: Bad write offset %d\\n"" , offset )"	55:8:816:873	5403762	23	True				
ANR	5403895	CallExpression	"hw_error ( ""mcf_intc_write: Bad write offset %d\\n"" , offset )"		5403762	0					
ANR	5403896	Callee	hw_error		5403762	0					
ANR	5403897	Identifier	hw_error		5403762	0					
ANR	5403898	ArgumentList	"""mcf_intc_write: Bad write offset %d\\n"""		5403762	1					
ANR	5403899	Argument	"""mcf_intc_write: Bad write offset %d\\n"""		5403762	0					
ANR	5403900	PrimaryExpression	"""mcf_intc_write: Bad write offset %d\\n"""		5403762	0					
ANR	5403901	Argument	offset		5403762	1					
ANR	5403902	Identifier	offset		5403762	0					
ANR	5403903	BreakStatement	break ;	57:8:884:889	5403762	24	True				
ANR	5403904	ExpressionStatement	mcf_intc_update ( s )	61:4:903:921	5403762	5	True				
ANR	5403905	CallExpression	mcf_intc_update ( s )		5403762	0					
ANR	5403906	Callee	mcf_intc_update		5403762	0					
ANR	5403907	Identifier	mcf_intc_update		5403762	0					
ANR	5403908	ArgumentList	s		5403762	1					
ANR	5403909	Argument	s		5403762	0					
ANR	5403910	Identifier	s		5403762	0					
ANR	5403911	ReturnType	static void		5403762	1					
ANR	5403912	Identifier	mcf_intc_write		5403762	2					
ANR	5403913	ParameterList	"void * opaque , target_phys_addr_t addr , uint64_t val , unsigned size"		5403762	3					
ANR	5403914	Parameter	void * opaque	1:27:27:38	5403762	0	True				
ANR	5403915	ParameterType	void *		5403762	0					
ANR	5403916	Identifier	opaque		5403762	1					
ANR	5403917	Parameter	target_phys_addr_t addr	1:41:41:63	5403762	1	True				
ANR	5403918	ParameterType	target_phys_addr_t		5403762	0					
ANR	5403919	Identifier	addr		5403762	1					
ANR	5403920	Parameter	uint64_t val	3:27:94:105	5403762	2	True				
ANR	5403921	ParameterType	uint64_t		5403762	0					
ANR	5403922	Identifier	val		5403762	1					
ANR	5403923	Parameter	unsigned size	3:41:108:120	5403762	3	True				
ANR	5403924	ParameterType	unsigned		5403762	0					
ANR	5403925	Identifier	size		5403762	1					
ANR	5403926	CFGEntryNode	ENTRY		5403762		True				
ANR	5403927	CFGExitNode	EXIT		5403762		True				
ANR	5403928	Symbol	val		5403762						
ANR	5403929	Symbol	* s -> icr		5403762						
ANR	5403930	Symbol	opaque		5403762						
ANR	5403931	Symbol	offset		5403762						
ANR	5403932	Symbol	s -> icr		5403762						
ANR	5403933	Symbol	n		5403762						
ANR	5403934	Symbol	s		5403762						
ANR	5403935	Symbol	size		5403762						
ANR	5403936	Symbol	* n		5403762						
ANR	5403937	Symbol	* * s		5403762						
ANR	5403938	Symbol	addr		5403762						
ANR	5403939	Symbol	* s		5403762						
ANR	5403940	Symbol	s -> imr		5403762						
