G:/GITHUB/FPGA_projects/Vivado_Projects/I2C_controller/src/i2c_tb.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none G:/GITHUB/FPGA_projects/Vivado_Projects/I2C_controller/src/i2c_tb.vhd
QuestaSim-64 vcom 2021.1 Compiler 2021.01 Jan 19 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ENV
-- Compiling entity i2c_tb
-- Compiling architecture sim of i2c_tb
-- Loading package MATH_REAL
-- Loading entity i2c_controller

} {} {}}
