<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/always3.1.2B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/always3.1.2B.v</a>
time_elapsed: 7.856s
ram usage: 186088 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/always3.1.2B.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/always3.1.2B.v:35</a>: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance main
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-COMBDLY: <a href="../../../../third_party/tests/ivtest/ivltests/always3.1.2B.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/always3.1.2B.v:35</a>: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                                : ... Suggest blocking assignments (=)
                  *** See the manual before disabling this,
                  else you may end up with different sim results.
PASSED

- <a href="../../../../third_party/tests/ivtest/ivltests/always3.1.2B.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/always3.1.2B.v:32</a>: Verilog $finish

</pre>
</body>