<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

</twCmdLine><twDesign>project_r.ncd</twDesign><twDesignPath>project_r.ncd</twDesignPath><twPCF>project.pcf</twPCF><twPcfPath>project.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx4</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>25</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="2.000" period="5.000" constraintValue="5.000" deviceLimit="3.000" freqLimit="333.333" physResource="dcm/dcm_sp_inst/CLKFX" logResource="dcm/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm/clkfx"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKFX" slack="2.000" period="5.000" constraintValue="5.000" deviceLimit="3.000" freqLimit="333.333" physResource="dcm/dcm_sp_inst/CLKFX180" logResource="dcm/dcm_sp_inst/CLKFX180" locationPin="DCM_X0Y1.CLKFX180" clockNet="dcm/nclkfx"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="dcm/dcm_sp_inst/CLKIN" logResource="dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="dcm/dcm_sp_inst/CLKIN" logResource="dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="dcm/dcm_sp_inst/CLKIN" logResource="dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="dcm/dcm_sp_inst/CLK0" logResource="dcm/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="dcm/clk0"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="dcm/dcm_sp_inst/CLKIN" logResource="dcm/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="dcm/dcm_sp_inst/CLK0" logResource="dcm/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="dcm/clk0"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="195.000" period="5.000" constraintValue="5.000" deviceLimit="200.000" freqLimit="5.000" physResource="dcm/dcm_sp_inst/CLKFX" logResource="dcm/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm/clkfx"/><twPinLimit anchorID="16" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="195.000" period="5.000" constraintValue="5.000" deviceLimit="200.000" freqLimit="5.000" physResource="dcm/dcm_sp_inst/CLKFX180" logResource="dcm/dcm_sp_inst/CLKFX180" locationPin="DCM_X0Y1.CLKFX180" clockNet="dcm/nclkfx"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_PER_SCK = PERIOD TIMEGRP &quot;sck_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.866</twMinPer></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_SCK = PERIOD TIMEGRP &quot;sck_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi0/SCKr&lt;0&gt;/CLK0" logResource="spi0/SCKr_0/CLK0" locationPin="ILOGIC_X11Y63.CLK0" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_dcm_clkfx = PERIOD TIMEGRP &quot;dcm_clkfx&quot; TS_PER_CLK50 / 4 HIGH 50%;</twConstName><twItemCnt>33951</twItemCnt><twErrCntSetup>839</twErrCntSetup><twErrCntEndPt>839</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4470</twEndPtCnt><twPathErrCnt>10126</twPathErrCnt><twMinPer>11.286</twMinPer></twConstHead><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.143</twSlack><twSrc BELType="FF">pwm_controller0/period_0</twSrc><twDest BELType="FF">pwm_controller0/pwm2/timeWork_reg_23_BRB0</twDest><twTotPathDel>5.452</twTotPathDel><twClkSkew dest = "0.656" src = "0.662">0.006</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/period_0</twSrc><twDest BELType='FF'>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">clk</twSrcClk><twPathDel><twSite>SLICE_X0Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>N127_FRB</twComp><twBEL>pwm_controller0/period_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>pwm_controller0/period&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_lutdi</twBEL><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y6.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pwm_controller0/period&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;11&gt;</twBEL><twBEL>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>5.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.135</twSlack><twSrc BELType="FF">pwm_controller0/period_0</twSrc><twDest BELType="FF">pwm_controller0/pwm2/timeWork_reg_23_BRB0</twDest><twTotPathDel>5.444</twTotPathDel><twClkSkew dest = "0.656" src = "0.662">0.006</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/period_0</twSrc><twDest BELType='FF'>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">clk</twSrcClk><twPathDel><twSite>SLICE_X0Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>N127_FRB</twComp><twBEL>pwm_controller0/period_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>pwm_controller0/period&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y6.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pwm_controller0/period&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twComp><twBEL>pwm_controller0/pwm2/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;11&gt;</twBEL><twBEL>pwm_controller0/pwm2/timeWork_reg_23_BRB0</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>5.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.131</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_14</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.372</twTotPathDel><twClkSkew dest = "1.150" src = "0.724">-0.426</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_14</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;14&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;4&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.855</twLogDel><twRouteDel>5.517</twRouteDel><twTotDel>8.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.013</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_12</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.254</twTotPathDel><twClkSkew dest = "1.150" src = "0.724">-0.426</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_12</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y11.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;14&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;4&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>5.311</twRouteDel><twTotDel>8.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.006</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_6</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.245</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_6</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;2&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.890</twLogDel><twRouteDel>5.355</twRouteDel><twTotDel>8.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.955</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_17</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.256</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_17</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;5&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>8.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.934</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_3</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.173</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_3</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;1&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.957</twLogDel><twRouteDel>5.216</twRouteDel><twTotDel>8.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.848</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_2</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.087</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_2</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;0&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.948</twLogDel><twRouteDel>5.139</twRouteDel><twTotDel>8.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.809</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_4</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.110</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_4</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y14.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;15&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;1&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>3.045</twLogDel><twRouteDel>5.065</twRouteDel><twTotDel>8.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.803</twSlack><twSrc BELType="FF">pwm_controller0/period_0</twSrc><twDest BELType="FF">pwm_controller0/pwm1/timeWork_reg_23_BRB0</twDest><twTotPathDel>5.108</twTotPathDel><twClkSkew dest = "0.652" src = "0.662">0.010</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/period_0</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">clk</twSrcClk><twPathDel><twSite>SLICE_X0Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>N127_FRB</twComp><twBEL>pwm_controller0/period_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>pwm_controller0/period&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_lutdi</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;11&gt;</twBEL><twBEL>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>5.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.795</twSlack><twSrc BELType="FF">pwm_controller0/period_0</twSrc><twDest BELType="FF">pwm_controller0/pwm1/timeWork_reg_23_BRB0</twDest><twTotPathDel>5.100</twTotPathDel><twClkSkew dest = "0.652" src = "0.662">0.010</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/period_0</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.500">clk</twSrcClk><twPathDel><twSite>SLICE_X0Y24.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>N127_FRB</twComp><twBEL>pwm_controller0/period_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>pwm_controller0/period&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twComp><twBEL>pwm_controller0/pwm1/Mcompar_time_work[23]_period[23]_LessThan_2_o_cy&lt;11&gt;</twBEL><twBEL>pwm_controller0/pwm1/timeWork_reg_23_BRB0</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>3.282</twRouteDel><twTotDel>5.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.785</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_15</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.086</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_15</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;15&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;5&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.864</twLogDel><twRouteDel>5.222</twRouteDel><twTotDel>8.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.781</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_8</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.020</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_8</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;2&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.890</twLogDel><twRouteDel>5.130</twRouteDel><twTotDel>8.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.768</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_11</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>8.007</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_11</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;3&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>5.133</twRouteDel><twTotDel>8.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.684</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_1</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.923</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_1</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;0&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>3.036</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>7.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.608</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_18</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.909</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_18</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;6&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.797</twLogDel><twRouteDel>5.112</twRouteDel><twTotDel>7.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.593</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_16</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_16</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;5&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>4.942</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.590</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_13</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.891</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_13</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;4&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.855</twLogDel><twRouteDel>5.036</twRouteDel><twTotDel>7.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.564</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_21</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.865</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_21</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;13&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;7&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.693</twLogDel><twRouteDel>5.172</twRouteDel><twTotDel>7.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.518</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_7</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_7</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;2&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.802</twLogDel><twRouteDel>4.955</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.503</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_5</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.742</twTotPathDel><twClkSkew dest = "1.150" src = "0.726">-0.424</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_5</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;1&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.957</twLogDel><twRouteDel>4.785</twRouteDel><twTotDel>7.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.492</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_19</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.793</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_19</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;15&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;6&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.709</twLogDel><twRouteDel>5.084</twRouteDel><twTotDel>7.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.478</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_9</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.781</twTotPathDel><twClkSkew dest = "1.150" src = "0.662">-0.488</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_9</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y16.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;23&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;3&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>7.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.444</twSlack><twSrc BELType="FF">pwm_controller0/pwm4/counter_10</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.745</twTotPathDel><twClkSkew dest = "1.150" src = "0.664">-0.486</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm4/counter_10</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X3Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;15&gt;</twComp><twBEL>pwm_controller0/pwm4/counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>pwm_controller0/pwm4/counter&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;3&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>2.786</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>7.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.407</twSlack><twSrc BELType="FF">pwm_controller0/pwm1/period_reg[23]_GND_10_o_sub_20_OUT&lt;0&gt;_FRB</twSrc><twDest BELType="FF">pwm_controller0/pwm1/PWM_out_1</twDest><twTotPathDel>7.728</twTotPathDel><twClkSkew dest = "1.150" src = "0.644">-0.506</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pwm_controller0/pwm1/period_reg[23]_GND_10_o_sub_20_OUT&lt;0&gt;_FRB</twSrc><twDest BELType='FF'>pwm_controller0/pwm1/PWM_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X4Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pwm_controller0/pwm1/period_reg[23]_GND_10_o_sub_20_OUT&lt;0&gt;_FRB</twComp><twBEL>pwm_controller0/pwm1/period_reg[23]_GND_10_o_sub_20_OUT&lt;0&gt;_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>pwm_controller0/pwm1/period_reg[23]_GND_10_o_sub_20_OUT&lt;0&gt;_FRB</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_lut&lt;0&gt;</twBEL><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp><twBEL>pwm_controller0/pwm1/Mcompar_counter[23]_period_reg[23]_equal_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>pwm_controller0/pwm1/counter[23]_period_reg[23]_equal_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out</twComp><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_lut1</twBEL><twBEL>pwm_controller0/pwm1/PWM_out_rstpot_cy1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_rstpot</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y20.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>pwm_controller0/pwm1/PWM_out_1</twComp><twBEL>pwm_controller0/pwm1/PWM_out_1</twBEL></twPathDel><twLogDel>3.043</twLogDel><twRouteDel>4.685</twRouteDel><twTotDel>7.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_clkfx = PERIOD TIMEGRP &quot;dcm_clkfx&quot; TS_PER_CLK50 / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="everloop0/everloopram0/Mram_ram/CLKAWRCLK" logResource="everloop0/everloopram0/Mram_ram/CLKAWRCLK" locationPin="RAMB8_X0Y15.CLKAWRCLK" clockNet="clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="everloop0/everloopram0/Mram_ram/CLKBRDCLK" logResource="everloop0/everloopram0/Mram_ram/CLKBRDCLK" locationPin="RAMB8_X0Y15.CLKBRDCLK" clockNet="clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcu_bram0/ram/CLKB" logResource="mcu_bram0/ram/CLKB" locationPin="RAMB16_X0Y12.CLKB" clockNet="clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="bram0/Mram_ram/CLKA" logResource="bram0/Mram_ram/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm/clkout1_buf/I0" logResource="dcm/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dcm/clkfx"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="spi0/miso_sr&lt;15&gt;/CLK0" logResource="spi0/miso_sr_15/CK0" locationPin="OLOGIC_X11Y62.CLK0" clockNet="clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="pwm_controller0/pwm1/PWM_out_1/CLK0" logResource="pwm_controller0/pwm1/PWM_out_1/CK0" locationPin="OLOGIC_X12Y20.CLK0" clockNet="clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="pwm_controller0/pwm2/PWM_out_1/CLK0" logResource="pwm_controller0/pwm2/PWM_out_1/CK0" locationPin="OLOGIC_X12Y21.CLK0" clockNet="clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="pwm_controller0/pwm3/PWM_out_1/CLK0" logResource="pwm_controller0/pwm3/PWM_out_1/CK0" locationPin="OLOGIC_X12Y22.CLK0" clockNet="clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="pwm_controller0/pwm4/PWM_out_1/CLK0" logResource="pwm_controller0/pwm4/PWM_out_1/CK0" locationPin="OLOGIC_X12Y23.CLK0" clockNet="clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="counter_25_1/CLK0" logResource="counter_25_1/CK0" locationPin="OLOGIC_X1Y3.CLK0" clockNet="clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="spi1/spi0/sck_1/CLK0" logResource="spi1/spi0/sck_1/CK0" locationPin="OLOGIC_X7Y62.CLK0" clockNet="clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="spi1/spi_rst_1/CLK0" logResource="spi1/spi_rst_1/CK0" locationPin="OLOGIC_X11Y60.CLK0" clockNet="clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="everloop0/everloop0/everloop_d/CLK0" logResource="everloop0/everloop0/everloop_d/CK0" locationPin="OLOGIC_X7Y3.CLK0" clockNet="clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="spi1/spi_cs_1/CLK0" logResource="spi1/spi_cs_1/CK0" locationPin="OLOGIC_X1Y60.CLK0" clockNet="clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tockper" slack="2.751" period="5.000" constraintValue="5.000" deviceLimit="2.249" freqLimit="444.642" physResource="spi1/spi0/sreg&lt;15&gt;/CLK0" logResource="spi1/spi0/sreg_15/CK0" locationPin="OLOGIC_X6Y62.CLK0" clockNet="clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi0/SSELr&lt;0&gt;/CLK0" logResource="spi0/SSELr_0/CLK0" locationPin="ILOGIC_X10Y60.CLK0" clockNet="clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi0/SCKr&lt;0&gt;/CLK0" logResource="spi0/SCKr_0/CLK0" locationPin="ILOGIC_X11Y63.CLK0" clockNet="clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi0/MOSIr&lt;0&gt;/CLK0" logResource="spi0/MOSIr_0/CLK0" locationPin="ILOGIC_X11Y61.CLK0" clockNet="clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi1/spi0/rx_register&lt;0&gt;/CLK0" logResource="spi1/spi0/rx_register_0/CLK0" locationPin="ILOGIC_X6Y63.CLK0" clockNet="clk"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tispwh" slack="3.134" period="5.000" constraintValue="2.500" deviceLimit="0.933" physResource="spi1/spi0/rx_register&lt;0&gt;/SR" logResource="spi1/spi0/rx_register_0/SR" locationPin="ILOGIC_X6Y63.SR" clockNet="resetn_IBUF"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N29/CLK0" logResource="gpio0/timer_stage[0].timer0/rTimer_input_0_BRB0/CLK0" locationPin="ILOGIC_X12Y25.CLK0" clockNet="clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N28/CLK0" logResource="gpio0/timer_stage[0].timer0/rTimer_input_3_BRB0/CLK0" locationPin="ILOGIC_X12Y29.CLK0" clockNet="clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N27/CLK0" logResource="gpio0/timer_stage[0].timer0/rTimer_input_6_BRB0/CLK0" locationPin="ILOGIC_X12Y31.CLK0" clockNet="clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N26/CLK0" logResource="gpio0/timer_stage[0].timer0/rTimer_input_9_BRB0/CLK0" locationPin="ILOGIC_X12Y32.CLK0" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_nclkfx = PERIOD TIMEGRP &quot;dcm_nclkfx&quot; TS_PER_CLK50 / 4 PHASE 2.5 ns HIGH         50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>31</twErrCntSetup><twErrCntEndPt>31</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>31</twPathErrCnt><twMinPer>8.450</twMinPer></twConstHead><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.098</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_0</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>6.210</twTotPathDel><twClkSkew dest = "0.721" src = "1.424">0.703</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_0</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X11Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X11Y2.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_0_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.032</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>4.032</twRouteDel><twTotDel>6.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.045</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_2</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>6.157</twTotPathDel><twClkSkew dest = "0.721" src = "1.424">0.703</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_2</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X10Y2.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_2_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.979</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.979</twRouteDel><twTotDel>6.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.003</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_1</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>6.115</twTotPathDel><twClkSkew dest = "0.721" src = "1.424">0.703</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_1</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X10Y3.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_1_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.937</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.937</twRouteDel><twTotDel>6.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.952</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_4</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>6.069</twTotPathDel><twClkSkew dest = "0.721" src = "1.419">0.698</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_4</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X9Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X9Y2.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_4_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.891</twRouteDel><twTotDel>6.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.929</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_3</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>6.045</twTotPathDel><twClkSkew dest = "0.721" src = "1.420">0.699</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_3</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X9Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X9Y1.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_3_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.867</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>6.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.725</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_1</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_1</twDest><twTotPathDel>3.391</twTotPathDel><twClkSkew dest = "0.681" src = "1.330">0.649</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_1</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X10Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N17</twComp><twBEL>mcu_bram0/mcu_buffer_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_1</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>3.391</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.669</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_6</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>5.758</twTotPathDel><twClkSkew dest = "0.721" src = "1.447">0.726</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_6</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X6Y0.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;6&gt;</twComp><twBEL>mcu_bram0/mcu_buffer_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.580</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>5.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.662</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_4</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_4</twDest><twTotPathDel>3.346</twTotPathDel><twClkSkew dest = "0.694" src = "1.325">0.631</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_4</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X7Y63.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X7Y63.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N14</twComp><twBEL>mcu_bram0/mcu_buffer_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;7&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_4</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>3.346</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.553</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_5</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>5.642</twTotPathDel><twClkSkew dest = "0.721" src = "1.447">0.726</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_5</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X6Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X6Y1.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;5&gt;</twComp><twBEL>mcu_bram0/mcu_buffer_addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.464</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>5.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.450</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_0</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_0</twDest><twTotPathDel>3.095</twTotPathDel><twClkSkew dest = "0.314" src = "0.984">0.670</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_0</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y51.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y51.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N18</twComp><twBEL>mcu_bram0/mcu_buffer_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_buffer_data&lt;0&gt;_rt</twBEL><twBEL>mcu_bram0/mcu_wdBus_0</twBEL></twPathDel><twLogDel>1.978</twLogDel><twRouteDel>1.117</twRouteDel><twTotDel>3.095</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.379</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_2</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_2</twDest><twTotPathDel>3.049</twTotPathDel><twClkSkew dest = "0.681" src = "1.326">0.645</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_2</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X9Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X9Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N16</twComp><twBEL>mcu_bram0/mcu_buffer_data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_2</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>3.049</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.274</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_3</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_3</twDest><twTotPathDel>2.945</twTotPathDel><twClkSkew dest = "0.681" src = "1.325">0.644</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_3</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X7Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X7Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N15</twComp><twBEL>mcu_bram0/mcu_buffer_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_3</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>2.945</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.251</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_7</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>5.332</twTotPathDel><twClkSkew dest = "0.721" src = "1.455">0.734</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_7</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X3Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X3Y1.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;7&gt;</twComp><twBEL>mcu_bram0/mcu_buffer_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>3.154</twRouteDel><twTotDel>5.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.228</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_5</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_5</twDest><twTotPathDel>2.891</twTotPathDel><twClkSkew dest = "0.327" src = "0.979">0.652</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_5</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X6Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X6Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N13</twComp><twBEL>mcu_bram0/mcu_buffer_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;7&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_5</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.028</twRouteDel><twTotDel>2.891</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.219</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_6</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_6</twDest><twTotPathDel>2.882</twTotPathDel><twClkSkew dest = "0.327" src = "0.979">0.652</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_6</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X6Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X6Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N12</twComp><twBEL>mcu_bram0/mcu_buffer_data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;7&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_6</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>2.882</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.093</twSlack><twSrc BELType="FF">mcu_bram0/mcu_snwe</twSrc><twDest BELType="FF">mcu_bram0/mcu_w_st</twDest><twTotPathDel>2.752</twTotPathDel><twClkSkew dest = "0.294" src = "0.950">0.656</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_snwe</twSrc><twDest BELType='FF'>mcu_bram0/mcu_w_st</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X12Y46.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X12Y46.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_nwe_IBUF</twComp><twBEL>mcu_bram0/mcu_snwe</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>mcu_bram0/mcu_snwe</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_w_st_rstpot</twBEL><twBEL>mcu_bram0/mcu_w_st</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.053</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_data_7</twSrc><twDest BELType="FF">mcu_bram0/mcu_wdBus_7</twDest><twTotPathDel>2.700</twTotPathDel><twClkSkew dest = "0.327" src = "0.995">0.668</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_data_7</twSrc><twDest BELType='FF'>mcu_bram0/mcu_wdBus_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>N11</twComp><twBEL>mcu_bram0/mcu_buffer_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>mcu_bram0/mcu_buffer_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;7&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_7</twBEL></twPathDel><twLogDel>1.863</twLogDel><twRouteDel>0.837</twRouteDel><twTotDel>2.700</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.984</twSlack><twSrc BELType="FF">mcu_bram0/mcu_snwe</twSrc><twDest BELType="FF">mcu_bram0/mcu_we</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew dest = "0.294" src = "0.950">0.656</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_snwe</twSrc><twDest BELType='FF'>mcu_bram0/mcu_we</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X12Y46.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X12Y46.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_nwe_IBUF</twComp><twBEL>mcu_bram0/mcu_snwe</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>mcu_bram0/mcu_snwe</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_we_rstpot</twBEL><twBEL>mcu_bram0/mcu_we</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">nclk</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.817</twSlack><twSrc BELType="FF">mcu_bram0/mcu_we</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>3.080</twTotPathDel><twClkSkew dest = "0.633" src = "0.685">0.052</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_we</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X9Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_we</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.232</twDelInfo><twComp>mcu_bram0/mcu_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>2.232</twRouteDel><twTotDel>3.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.701</twSlack><twSrc BELType="FF">mcu_bram0/mcu_we</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew dest = "0.633" src = "0.685">0.052</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_we</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X9Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_we</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>mcu_bram0/mcu_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.701</twSlack><twSrc BELType="FF">mcu_bram0/mcu_we</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew dest = "0.633" src = "0.685">0.052</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_we</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X9Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_we</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.WEA3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>mcu_bram0/mcu_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.688</twSlack><twSrc BELType="FF">mcu_bram0/mcu_we</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>2.951</twTotPathDel><twClkSkew dest = "0.633" src = "0.685">0.052</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_we</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X9Y51.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mcu_bram0/mcu_w_st</twComp><twBEL>mcu_bram0/mcu_we</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>mcu_bram0/mcu_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>2.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.539</twSlack><twSrc BELType="FF">mcu_bram0/mcu_wdBus_1</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "0.633" src = "0.705">0.072</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_wdBus_1</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y55.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X4Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>1.957</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.523</twSlack><twSrc BELType="FF">mcu_bram0/mcu_buffer_addr_10</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>4.650</twTotPathDel><twClkSkew dest = "0.633" src = "1.321">0.688</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_buffer_addr_10</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X12Y49.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">nclk</twSrcClk><twPathDel><twSite>ILOGIC_X12Y49.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mcu_addr_10_IBUF</twComp><twBEL>mcu_bram0/mcu_buffer_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>mcu_bram0/mcu_buffer_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>2.178</twLogDel><twRouteDel>2.472</twRouteDel><twTotDel>4.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">nclk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.493</twSlack><twSrc BELType="FF">mcu_bram0/mcu_wdBus_2</twSrc><twDest BELType="RAM">mcu_bram0/ram</twDest><twTotPathDel>2.736</twTotPathDel><twClkSkew dest = "0.633" src = "0.705">0.072</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcu_bram0/mcu_wdBus_2</twSrc><twDest BELType='RAM'>mcu_bram0/ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y55.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">nclk</twSrcClk><twPathDel><twSite>SLICE_X4Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;3&gt;</twComp><twBEL>mcu_bram0/mcu_wdBus_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>mcu_bram0/mcu_wdBus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>mcu_bram0/ram</twComp><twBEL>mcu_bram0/ram</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">nclk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_nclkfx = PERIOD TIMEGRP &quot;dcm_nclkfx&quot; TS_PER_CLK50 / 4 PHASE 2.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcu_bram0/ram/CLKA" logResource="mcu_bram0/ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="nclk"/><twPinLimit anchorID="150" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm/clkout2_buf/I0" logResource="dcm/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm/nclkfx"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_bram0/mcu_buffer_addr&lt;5&gt;/CLK0" logResource="mcu_bram0/mcu_buffer_addr_5/CLK0" locationPin="ILOGIC_X6Y1.CLK0" clockNet="nclk"/><twPinLimit anchorID="152" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_bram0/mcu_buffer_addr&lt;6&gt;/CLK0" logResource="mcu_bram0/mcu_buffer_addr_6/CLK0" locationPin="ILOGIC_X6Y0.CLK0" clockNet="nclk"/><twPinLimit anchorID="153" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_bram0/mcu_buffer_addr&lt;7&gt;/CLK0" logResource="mcu_bram0/mcu_buffer_addr_7/CLK0" locationPin="ILOGIC_X3Y1.CLK0" clockNet="nclk"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_bram0/mcu_buffer_addr&lt;8&gt;/CLK0" logResource="mcu_bram0/mcu_buffer_addr_8/CLK0" locationPin="ILOGIC_X0Y33.CLK0" clockNet="nclk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_bram0/mcu_buffer_addr&lt;9&gt;/CLK0" logResource="mcu_bram0/mcu_buffer_addr_9/CLK0" locationPin="ILOGIC_X0Y34.CLK0" clockNet="nclk"/><twPinLimit anchorID="156" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N18/CLK0" logResource="mcu_bram0/mcu_buffer_data_0/CLK0" locationPin="ILOGIC_X0Y51.CLK0" clockNet="nclk"/><twPinLimit anchorID="157" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N17/CLK0" logResource="mcu_bram0/mcu_buffer_data_1/CLK0" locationPin="ILOGIC_X10Y61.CLK0" clockNet="nclk"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N16/CLK0" logResource="mcu_bram0/mcu_buffer_data_2/CLK0" locationPin="ILOGIC_X9Y61.CLK0" clockNet="nclk"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N15/CLK0" logResource="mcu_bram0/mcu_buffer_data_3/CLK0" locationPin="ILOGIC_X7Y61.CLK0" clockNet="nclk"/><twPinLimit anchorID="160" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N14/CLK0" logResource="mcu_bram0/mcu_buffer_data_4/CLK0" locationPin="ILOGIC_X7Y63.CLK0" clockNet="nclk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N13/CLK0" logResource="mcu_bram0/mcu_buffer_data_5/CLK0" locationPin="ILOGIC_X6Y60.CLK0" clockNet="nclk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N12/CLK0" logResource="mcu_bram0/mcu_buffer_data_6/CLK0" locationPin="ILOGIC_X6Y61.CLK0" clockNet="nclk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="N11/CLK0" logResource="mcu_bram0/mcu_buffer_data_7/CLK0" locationPin="ILOGIC_X2Y60.CLK0" clockNet="nclk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_10_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_10/CLK0" locationPin="ILOGIC_X12Y49.CLK0" clockNet="nclk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_nwe_IBUF/CLK0" logResource="mcu_bram0/mcu_snwe/CLK0" locationPin="ILOGIC_X12Y46.CLK0" clockNet="nclk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_0_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_0/CLK0" locationPin="ILOGIC_X11Y2.CLK0" clockNet="nclk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_1_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_1/CLK0" locationPin="ILOGIC_X10Y3.CLK0" clockNet="nclk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_2_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_2/CLK0" locationPin="ILOGIC_X10Y2.CLK0" clockNet="nclk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_3_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_3/CLK0" locationPin="ILOGIC_X9Y1.CLK0" clockNet="nclk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tickper" slack="3.134" period="5.000" constraintValue="5.000" deviceLimit="1.866" freqLimit="535.906" physResource="mcu_addr_4_IBUF/CLK0" logResource="mcu_bram0/mcu_buffer_addr_4/CLK0" locationPin="ILOGIC_X9Y2.CLK0" clockNet="nclk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mcu_bram0/mcu_wdBus&lt;7&gt;/CLK" logResource="mcu_bram0/mcu_wdBus_4/CK" locationPin="SLICE_X2Y57.CLK" clockNet="nclk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mcu_bram0/mcu_wdBus&lt;7&gt;/CLK" logResource="mcu_bram0/mcu_wdBus_5/CK" locationPin="SLICE_X2Y57.CLK" clockNet="nclk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mcu_bram0/mcu_wdBus&lt;7&gt;/CLK" logResource="mcu_bram0/mcu_wdBus_6/CK" locationPin="SLICE_X2Y57.CLK" clockNet="nclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="174"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="45.144" errors="0" errorRollup="870" items="0" itemsRollup="33987"/><twConstRollup name="TS_dcm_clkfx" fullName="TS_dcm_clkfx = PERIOD TIMEGRP &quot;dcm_clkfx&quot; TS_PER_CLK50 / 4 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="11.286" actualRollup="N/A" errors="839" errorRollup="0" items="33951" itemsRollup="0"/><twConstRollup name="TS_dcm_nclkfx" fullName="TS_dcm_nclkfx = PERIOD TIMEGRP &quot;dcm_nclkfx&quot; TS_PER_CLK50 / 4 PHASE 2.5 ns HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="8.450" actualRollup="N/A" errors="31" errorRollup="0" items="36" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="175">2</twUnmetConstCnt><twDataSheet anchorID="176" twNameLen="15"><twClk2SUList anchorID="177" twDestWidth="6"><twDest>clk_50</twDest><twClk2SU><twSrc>clk_50</twSrc><twRiseRise>8.131</twRiseRise><twFallRise>5.643</twFallRise><twRiseFall>4.726</twRiseFall><twFallFall>4.743</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="178"><twErrCnt>870</twErrCnt><twScore>495351</twScore><twSetupScore>495351</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>33987</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4800</twConnCnt></twConstCov><twStats anchorID="179"><twMinPer>11.286</twMinPer><twFootnote number="1" /><twMaxFreq>88.605</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 23 14:26:14 2018 </twTimestamp></twFoot><twClientInfo anchorID="180"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 411 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
