Loading plugins phase: Elapsed time ==> 0s.212ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -d CY8C5888LTI-LP097 -s C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.726ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.057ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -dcpsoc3 FP.v -verilog
======================================================================

======================================================================
Compiling:  FP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -dcpsoc3 FP.v -verilog
======================================================================

======================================================================
Compiling:  FP.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -dcpsoc3 -verilog FP.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 13 00:57:04 2021


======================================================================
Compiling:  FP.v
Program  :   vpp
Options  :    -yv2 -q10 FP.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 13 00:57:04 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FP.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
FP.v (line 865, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
FP.v (line 1675, col 53):  Note: Substituting module 'cmp_vv_vv' for '<'.
FP.v (line 1764, col 54):  Note: Substituting module 'cmp_vv_vv' for '>='.
FP.v (line 1768, col 53):  Note: Substituting module 'cmp_vv_vv' for '<'.
FP.v (line 1770, col 54):  Note: Substituting module 'cmp_vv_vv' for '>='.
FP.v (line 2067, col 53):  Note: Substituting module 'cmp_vv_vv' for '<'.
FP.v (line 2151, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
FP.v (line 2155, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
FP.v (line 2391, col 54):  Note: Substituting module 'cmp_vv_vv' for '<'.
FP.v (line 2395, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
FP.v (line 2463, col 56):  Note: Substituting module 'cmp_vv_vv' for '='.
FP.v (line 2465, col 56):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FP.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -dcpsoc3 -verilog FP.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 13 00:57:05 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\codegentemp\FP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\codegentemp\FP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FP.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -dcpsoc3 -verilog FP.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 13 00:57:05 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\codegentemp\FP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\codegentemp\FP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VerticalCounter:MODULE_2:b_31\
	\VerticalCounter:MODULE_2:b_30\
	\VerticalCounter:MODULE_2:b_29\
	\VerticalCounter:MODULE_2:b_28\
	\VerticalCounter:MODULE_2:b_27\
	\VerticalCounter:MODULE_2:b_26\
	\VerticalCounter:MODULE_2:b_25\
	\VerticalCounter:MODULE_2:b_24\
	\VerticalCounter:MODULE_2:b_23\
	\VerticalCounter:MODULE_2:b_22\
	\VerticalCounter:MODULE_2:b_21\
	\VerticalCounter:MODULE_2:b_20\
	\VerticalCounter:MODULE_2:b_19\
	\VerticalCounter:MODULE_2:b_18\
	\VerticalCounter:MODULE_2:b_17\
	\VerticalCounter:MODULE_2:b_16\
	\VerticalCounter:MODULE_2:b_15\
	\VerticalCounter:MODULE_2:b_14\
	\VerticalCounter:MODULE_2:b_13\
	\VerticalCounter:MODULE_2:b_12\
	\VerticalCounter:MODULE_2:b_11\
	\VerticalCounter:MODULE_2:b_10\
	\VerticalCounter:MODULE_2:b_9\
	\VerticalCounter:MODULE_2:b_8\
	\VerticalCounter:MODULE_2:b_7\
	\VerticalCounter:MODULE_2:b_6\
	\VerticalCounter:MODULE_2:b_5\
	\VerticalCounter:MODULE_2:b_4\
	\VerticalCounter:MODULE_2:b_3\
	\VerticalCounter:MODULE_2:b_2\
	\VerticalCounter:MODULE_2:b_1\
	\VerticalCounter:MODULE_2:b_0\
	\VerticalCounter:MODULE_2:g2:a0:a_31\
	\VerticalCounter:MODULE_2:g2:a0:a_30\
	\VerticalCounter:MODULE_2:g2:a0:a_29\
	\VerticalCounter:MODULE_2:g2:a0:a_28\
	\VerticalCounter:MODULE_2:g2:a0:a_27\
	\VerticalCounter:MODULE_2:g2:a0:a_26\
	\VerticalCounter:MODULE_2:g2:a0:a_25\
	\VerticalCounter:MODULE_2:g2:a0:a_24\
	\VerticalCounter:MODULE_2:g2:a0:b_31\
	\VerticalCounter:MODULE_2:g2:a0:b_30\
	\VerticalCounter:MODULE_2:g2:a0:b_29\
	\VerticalCounter:MODULE_2:g2:a0:b_28\
	\VerticalCounter:MODULE_2:g2:a0:b_27\
	\VerticalCounter:MODULE_2:g2:a0:b_26\
	\VerticalCounter:MODULE_2:g2:a0:b_25\
	\VerticalCounter:MODULE_2:g2:a0:b_24\
	\VerticalCounter:MODULE_2:g2:a0:b_23\
	\VerticalCounter:MODULE_2:g2:a0:b_22\
	\VerticalCounter:MODULE_2:g2:a0:b_21\
	\VerticalCounter:MODULE_2:g2:a0:b_20\
	\VerticalCounter:MODULE_2:g2:a0:b_19\
	\VerticalCounter:MODULE_2:g2:a0:b_18\
	\VerticalCounter:MODULE_2:g2:a0:b_17\
	\VerticalCounter:MODULE_2:g2:a0:b_16\
	\VerticalCounter:MODULE_2:g2:a0:b_15\
	\VerticalCounter:MODULE_2:g2:a0:b_14\
	\VerticalCounter:MODULE_2:g2:a0:b_13\
	\VerticalCounter:MODULE_2:g2:a0:b_12\
	\VerticalCounter:MODULE_2:g2:a0:b_11\
	\VerticalCounter:MODULE_2:g2:a0:b_10\
	\VerticalCounter:MODULE_2:g2:a0:b_9\
	\VerticalCounter:MODULE_2:g2:a0:b_8\
	\VerticalCounter:MODULE_2:g2:a0:b_7\
	\VerticalCounter:MODULE_2:g2:a0:b_6\
	\VerticalCounter:MODULE_2:g2:a0:b_5\
	\VerticalCounter:MODULE_2:g2:a0:b_4\
	\VerticalCounter:MODULE_2:g2:a0:b_3\
	\VerticalCounter:MODULE_2:g2:a0:b_2\
	\VerticalCounter:MODULE_2:g2:a0:b_1\
	\VerticalCounter:MODULE_2:g2:a0:b_0\
	\VerticalCounter:MODULE_2:g2:a0:s_31\
	\VerticalCounter:MODULE_2:g2:a0:s_30\
	\VerticalCounter:MODULE_2:g2:a0:s_29\
	\VerticalCounter:MODULE_2:g2:a0:s_28\
	\VerticalCounter:MODULE_2:g2:a0:s_27\
	\VerticalCounter:MODULE_2:g2:a0:s_26\
	\VerticalCounter:MODULE_2:g2:a0:s_25\
	\VerticalCounter:MODULE_2:g2:a0:s_24\
	\VerticalCounter:MODULE_2:g2:a0:s_23\
	\VerticalCounter:MODULE_2:g2:a0:s_22\
	\VerticalCounter:MODULE_2:g2:a0:s_21\
	\VerticalCounter:MODULE_2:g2:a0:s_20\
	\VerticalCounter:MODULE_2:g2:a0:s_19\
	\VerticalCounter:MODULE_2:g2:a0:s_18\
	\VerticalCounter:MODULE_2:g2:a0:s_17\
	\VerticalCounter:MODULE_2:g2:a0:s_16\
	\VerticalCounter:MODULE_2:g2:a0:s_15\
	\VerticalCounter:MODULE_2:g2:a0:s_14\
	\VerticalCounter:MODULE_2:g2:a0:s_13\
	\VerticalCounter:MODULE_2:g2:a0:s_12\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1166
	Net_1167
	Net_1168
	Net_1169
	Net_1170
	\HorizontalCounter:MODULE_3:b_31\
	\HorizontalCounter:MODULE_3:b_30\
	\HorizontalCounter:MODULE_3:b_29\
	\HorizontalCounter:MODULE_3:b_28\
	\HorizontalCounter:MODULE_3:b_27\
	\HorizontalCounter:MODULE_3:b_26\
	\HorizontalCounter:MODULE_3:b_25\
	\HorizontalCounter:MODULE_3:b_24\
	\HorizontalCounter:MODULE_3:b_23\
	\HorizontalCounter:MODULE_3:b_22\
	\HorizontalCounter:MODULE_3:b_21\
	\HorizontalCounter:MODULE_3:b_20\
	\HorizontalCounter:MODULE_3:b_19\
	\HorizontalCounter:MODULE_3:b_18\
	\HorizontalCounter:MODULE_3:b_17\
	\HorizontalCounter:MODULE_3:b_16\
	\HorizontalCounter:MODULE_3:b_15\
	\HorizontalCounter:MODULE_3:b_14\
	\HorizontalCounter:MODULE_3:b_13\
	\HorizontalCounter:MODULE_3:b_12\
	\HorizontalCounter:MODULE_3:b_11\
	\HorizontalCounter:MODULE_3:b_10\
	\HorizontalCounter:MODULE_3:b_9\
	\HorizontalCounter:MODULE_3:b_8\
	\HorizontalCounter:MODULE_3:b_7\
	\HorizontalCounter:MODULE_3:b_6\
	\HorizontalCounter:MODULE_3:b_5\
	\HorizontalCounter:MODULE_3:b_4\
	\HorizontalCounter:MODULE_3:b_3\
	\HorizontalCounter:MODULE_3:b_2\
	\HorizontalCounter:MODULE_3:b_1\
	\HorizontalCounter:MODULE_3:b_0\
	\HorizontalCounter:MODULE_3:g2:a0:a_31\
	\HorizontalCounter:MODULE_3:g2:a0:a_30\
	\HorizontalCounter:MODULE_3:g2:a0:a_29\
	\HorizontalCounter:MODULE_3:g2:a0:a_28\
	\HorizontalCounter:MODULE_3:g2:a0:a_27\
	\HorizontalCounter:MODULE_3:g2:a0:a_26\
	\HorizontalCounter:MODULE_3:g2:a0:a_25\
	\HorizontalCounter:MODULE_3:g2:a0:a_24\
	\HorizontalCounter:MODULE_3:g2:a0:b_31\
	\HorizontalCounter:MODULE_3:g2:a0:b_30\
	\HorizontalCounter:MODULE_3:g2:a0:b_29\
	\HorizontalCounter:MODULE_3:g2:a0:b_28\
	\HorizontalCounter:MODULE_3:g2:a0:b_27\
	\HorizontalCounter:MODULE_3:g2:a0:b_26\
	\HorizontalCounter:MODULE_3:g2:a0:b_25\
	\HorizontalCounter:MODULE_3:g2:a0:b_24\
	\HorizontalCounter:MODULE_3:g2:a0:b_23\
	\HorizontalCounter:MODULE_3:g2:a0:b_22\
	\HorizontalCounter:MODULE_3:g2:a0:b_21\
	\HorizontalCounter:MODULE_3:g2:a0:b_20\
	\HorizontalCounter:MODULE_3:g2:a0:b_19\
	\HorizontalCounter:MODULE_3:g2:a0:b_18\
	\HorizontalCounter:MODULE_3:g2:a0:b_17\
	\HorizontalCounter:MODULE_3:g2:a0:b_16\
	\HorizontalCounter:MODULE_3:g2:a0:b_15\
	\HorizontalCounter:MODULE_3:g2:a0:b_14\
	\HorizontalCounter:MODULE_3:g2:a0:b_13\
	\HorizontalCounter:MODULE_3:g2:a0:b_12\
	\HorizontalCounter:MODULE_3:g2:a0:b_11\
	\HorizontalCounter:MODULE_3:g2:a0:b_10\
	\HorizontalCounter:MODULE_3:g2:a0:b_9\
	\HorizontalCounter:MODULE_3:g2:a0:b_8\
	\HorizontalCounter:MODULE_3:g2:a0:b_7\
	\HorizontalCounter:MODULE_3:g2:a0:b_6\
	\HorizontalCounter:MODULE_3:g2:a0:b_5\
	\HorizontalCounter:MODULE_3:g2:a0:b_4\
	\HorizontalCounter:MODULE_3:g2:a0:b_3\
	\HorizontalCounter:MODULE_3:g2:a0:b_2\
	\HorizontalCounter:MODULE_3:g2:a0:b_1\
	\HorizontalCounter:MODULE_3:g2:a0:b_0\
	\HorizontalCounter:MODULE_3:g2:a0:s_31\
	\HorizontalCounter:MODULE_3:g2:a0:s_30\
	\HorizontalCounter:MODULE_3:g2:a0:s_29\
	\HorizontalCounter:MODULE_3:g2:a0:s_28\
	\HorizontalCounter:MODULE_3:g2:a0:s_27\
	\HorizontalCounter:MODULE_3:g2:a0:s_26\
	\HorizontalCounter:MODULE_3:g2:a0:s_25\
	\HorizontalCounter:MODULE_3:g2:a0:s_24\
	\HorizontalCounter:MODULE_3:g2:a0:s_23\
	\HorizontalCounter:MODULE_3:g2:a0:s_22\
	\HorizontalCounter:MODULE_3:g2:a0:s_21\
	\HorizontalCounter:MODULE_3:g2:a0:s_20\
	\HorizontalCounter:MODULE_3:g2:a0:s_19\
	\HorizontalCounter:MODULE_3:g2:a0:s_18\
	\HorizontalCounter:MODULE_3:g2:a0:s_17\
	\HorizontalCounter:MODULE_3:g2:a0:s_16\
	\HorizontalCounter:MODULE_3:g2:a0:s_15\
	\HorizontalCounter:MODULE_3:g2:a0:s_14\
	\HorizontalCounter:MODULE_3:g2:a0:s_13\
	\HorizontalCounter:MODULE_3:g2:a0:s_12\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ADC_SAR_Seq_1:SAR:Net_221\
	\ADC_SAR_Seq_1:SAR:Net_381\
	\ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\
	\ADC_SAR_Seq_1:soc_out\
	\ADC_SAR_Seq_1:Net_3905\
	\ADC_SAR_Seq_1:Net_3867\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\
	\ADC_SAR_Seq_1:MODULE_1:lt\
	\ADC_SAR_Seq_1:MODULE_1:gt\
	\ADC_SAR_Seq_1:MODULE_1:gte\
	\ADC_SAR_Seq_1:MODULE_1:lte\
	\ADC_SAR_Seq_1:MODULE_1:neq\
	\FreqDiv_2:MODULE_4:b_31\
	\FreqDiv_2:MODULE_4:b_30\
	\FreqDiv_2:MODULE_4:b_29\
	\FreqDiv_2:MODULE_4:b_28\
	\FreqDiv_2:MODULE_4:b_27\
	\FreqDiv_2:MODULE_4:b_26\
	\FreqDiv_2:MODULE_4:b_25\
	\FreqDiv_2:MODULE_4:b_24\
	\FreqDiv_2:MODULE_4:b_23\
	\FreqDiv_2:MODULE_4:b_22\
	\FreqDiv_2:MODULE_4:b_21\
	\FreqDiv_2:MODULE_4:b_20\
	\FreqDiv_2:MODULE_4:b_19\
	\FreqDiv_2:MODULE_4:b_18\
	\FreqDiv_2:MODULE_4:b_17\
	\FreqDiv_2:MODULE_4:b_16\
	\FreqDiv_2:MODULE_4:b_15\
	\FreqDiv_2:MODULE_4:b_14\
	\FreqDiv_2:MODULE_4:b_13\
	\FreqDiv_2:MODULE_4:b_12\
	\FreqDiv_2:MODULE_4:b_11\
	\FreqDiv_2:MODULE_4:b_10\
	\FreqDiv_2:MODULE_4:b_9\
	\FreqDiv_2:MODULE_4:b_8\
	\FreqDiv_2:MODULE_4:b_7\
	\FreqDiv_2:MODULE_4:b_6\
	\FreqDiv_2:MODULE_4:b_5\
	\FreqDiv_2:MODULE_4:b_4\
	\FreqDiv_2:MODULE_4:b_3\
	\FreqDiv_2:MODULE_4:b_2\
	\FreqDiv_2:MODULE_4:b_1\
	\FreqDiv_2:MODULE_4:b_0\
	\FreqDiv_2:MODULE_4:g2:a0:a_31\
	\FreqDiv_2:MODULE_4:g2:a0:a_30\
	\FreqDiv_2:MODULE_4:g2:a0:a_29\
	\FreqDiv_2:MODULE_4:g2:a0:a_28\
	\FreqDiv_2:MODULE_4:g2:a0:a_27\
	\FreqDiv_2:MODULE_4:g2:a0:a_26\
	\FreqDiv_2:MODULE_4:g2:a0:a_25\
	\FreqDiv_2:MODULE_4:g2:a0:a_24\
	\FreqDiv_2:MODULE_4:g2:a0:b_31\
	\FreqDiv_2:MODULE_4:g2:a0:b_30\
	\FreqDiv_2:MODULE_4:g2:a0:b_29\
	\FreqDiv_2:MODULE_4:g2:a0:b_28\
	\FreqDiv_2:MODULE_4:g2:a0:b_27\
	\FreqDiv_2:MODULE_4:g2:a0:b_26\
	\FreqDiv_2:MODULE_4:g2:a0:b_25\
	\FreqDiv_2:MODULE_4:g2:a0:b_24\
	\FreqDiv_2:MODULE_4:g2:a0:b_23\
	\FreqDiv_2:MODULE_4:g2:a0:b_22\
	\FreqDiv_2:MODULE_4:g2:a0:b_21\
	\FreqDiv_2:MODULE_4:g2:a0:b_20\
	\FreqDiv_2:MODULE_4:g2:a0:b_19\
	\FreqDiv_2:MODULE_4:g2:a0:b_18\
	\FreqDiv_2:MODULE_4:g2:a0:b_17\
	\FreqDiv_2:MODULE_4:g2:a0:b_16\
	\FreqDiv_2:MODULE_4:g2:a0:b_15\
	\FreqDiv_2:MODULE_4:g2:a0:b_14\
	\FreqDiv_2:MODULE_4:g2:a0:b_13\
	\FreqDiv_2:MODULE_4:g2:a0:b_12\
	\FreqDiv_2:MODULE_4:g2:a0:b_11\
	\FreqDiv_2:MODULE_4:g2:a0:b_10\
	\FreqDiv_2:MODULE_4:g2:a0:b_9\
	\FreqDiv_2:MODULE_4:g2:a0:b_8\
	\FreqDiv_2:MODULE_4:g2:a0:b_7\
	\FreqDiv_2:MODULE_4:g2:a0:b_6\
	\FreqDiv_2:MODULE_4:g2:a0:b_5\
	\FreqDiv_2:MODULE_4:g2:a0:b_4\
	\FreqDiv_2:MODULE_4:g2:a0:b_3\
	\FreqDiv_2:MODULE_4:g2:a0:b_2\
	\FreqDiv_2:MODULE_4:g2:a0:b_1\
	\FreqDiv_2:MODULE_4:g2:a0:b_0\
	\FreqDiv_2:MODULE_4:g2:a0:s_31\
	\FreqDiv_2:MODULE_4:g2:a0:s_30\
	\FreqDiv_2:MODULE_4:g2:a0:s_29\
	\FreqDiv_2:MODULE_4:g2:a0:s_28\
	\FreqDiv_2:MODULE_4:g2:a0:s_27\
	\FreqDiv_2:MODULE_4:g2:a0:s_26\
	\FreqDiv_2:MODULE_4:g2:a0:s_25\
	\FreqDiv_2:MODULE_4:g2:a0:s_24\
	\FreqDiv_2:MODULE_4:g2:a0:s_23\
	\FreqDiv_2:MODULE_4:g2:a0:s_22\
	\FreqDiv_2:MODULE_4:g2:a0:s_21\
	\FreqDiv_2:MODULE_4:g2:a0:s_20\
	\FreqDiv_2:MODULE_4:g2:a0:s_19\
	\FreqDiv_2:MODULE_4:g2:a0:s_18\
	\FreqDiv_2:MODULE_4:g2:a0:s_17\
	\FreqDiv_2:MODULE_4:g2:a0:s_16\
	\FreqDiv_2:MODULE_4:g2:a0:s_15\
	\FreqDiv_2:MODULE_4:g2:a0:s_14\
	\FreqDiv_2:MODULE_4:g2:a0:s_13\
	\FreqDiv_2:MODULE_4:g2:a0:s_12\
	\FreqDiv_2:MODULE_4:g2:a0:s_11\
	\FreqDiv_2:MODULE_4:g2:a0:s_10\
	\FreqDiv_2:MODULE_4:g2:a0:s_9\
	\FreqDiv_2:MODULE_4:g2:a0:s_8\
	\FreqDiv_2:MODULE_4:g2:a0:s_7\
	\FreqDiv_2:MODULE_4:g2:a0:s_6\
	\FreqDiv_2:MODULE_4:g2:a0:s_5\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_1:MODULE_5:b_31\
	\FreqDiv_1:MODULE_5:b_30\
	\FreqDiv_1:MODULE_5:b_29\
	\FreqDiv_1:MODULE_5:b_28\
	\FreqDiv_1:MODULE_5:b_27\
	\FreqDiv_1:MODULE_5:b_26\
	\FreqDiv_1:MODULE_5:b_25\
	\FreqDiv_1:MODULE_5:b_24\
	\FreqDiv_1:MODULE_5:b_23\
	\FreqDiv_1:MODULE_5:b_22\
	\FreqDiv_1:MODULE_5:b_21\
	\FreqDiv_1:MODULE_5:b_20\
	\FreqDiv_1:MODULE_5:b_19\
	\FreqDiv_1:MODULE_5:b_18\
	\FreqDiv_1:MODULE_5:b_17\
	\FreqDiv_1:MODULE_5:b_16\
	\FreqDiv_1:MODULE_5:b_15\
	\FreqDiv_1:MODULE_5:b_14\
	\FreqDiv_1:MODULE_5:b_13\
	\FreqDiv_1:MODULE_5:b_12\
	\FreqDiv_1:MODULE_5:b_11\
	\FreqDiv_1:MODULE_5:b_10\
	\FreqDiv_1:MODULE_5:b_9\
	\FreqDiv_1:MODULE_5:b_8\
	\FreqDiv_1:MODULE_5:b_7\
	\FreqDiv_1:MODULE_5:b_6\
	\FreqDiv_1:MODULE_5:b_5\
	\FreqDiv_1:MODULE_5:b_4\
	\FreqDiv_1:MODULE_5:b_3\
	\FreqDiv_1:MODULE_5:b_2\
	\FreqDiv_1:MODULE_5:b_1\
	\FreqDiv_1:MODULE_5:b_0\
	\FreqDiv_1:MODULE_5:g2:a0:a_31\
	\FreqDiv_1:MODULE_5:g2:a0:a_30\
	\FreqDiv_1:MODULE_5:g2:a0:a_29\
	\FreqDiv_1:MODULE_5:g2:a0:a_28\
	\FreqDiv_1:MODULE_5:g2:a0:a_27\
	\FreqDiv_1:MODULE_5:g2:a0:a_26\
	\FreqDiv_1:MODULE_5:g2:a0:a_25\
	\FreqDiv_1:MODULE_5:g2:a0:a_24\
	\FreqDiv_1:MODULE_5:g2:a0:b_31\
	\FreqDiv_1:MODULE_5:g2:a0:b_30\
	\FreqDiv_1:MODULE_5:g2:a0:b_29\
	\FreqDiv_1:MODULE_5:g2:a0:b_28\
	\FreqDiv_1:MODULE_5:g2:a0:b_27\
	\FreqDiv_1:MODULE_5:g2:a0:b_26\
	\FreqDiv_1:MODULE_5:g2:a0:b_25\
	\FreqDiv_1:MODULE_5:g2:a0:b_24\
	\FreqDiv_1:MODULE_5:g2:a0:b_23\
	\FreqDiv_1:MODULE_5:g2:a0:b_22\
	\FreqDiv_1:MODULE_5:g2:a0:b_21\
	\FreqDiv_1:MODULE_5:g2:a0:b_20\
	\FreqDiv_1:MODULE_5:g2:a0:b_19\
	\FreqDiv_1:MODULE_5:g2:a0:b_18\
	\FreqDiv_1:MODULE_5:g2:a0:b_17\
	\FreqDiv_1:MODULE_5:g2:a0:b_16\
	\FreqDiv_1:MODULE_5:g2:a0:b_15\
	\FreqDiv_1:MODULE_5:g2:a0:b_14\
	\FreqDiv_1:MODULE_5:g2:a0:b_13\
	\FreqDiv_1:MODULE_5:g2:a0:b_12\
	\FreqDiv_1:MODULE_5:g2:a0:b_11\
	\FreqDiv_1:MODULE_5:g2:a0:b_10\
	\FreqDiv_1:MODULE_5:g2:a0:b_9\
	\FreqDiv_1:MODULE_5:g2:a0:b_8\
	\FreqDiv_1:MODULE_5:g2:a0:b_7\
	\FreqDiv_1:MODULE_5:g2:a0:b_6\
	\FreqDiv_1:MODULE_5:g2:a0:b_5\
	\FreqDiv_1:MODULE_5:g2:a0:b_4\
	\FreqDiv_1:MODULE_5:g2:a0:b_3\
	\FreqDiv_1:MODULE_5:g2:a0:b_2\
	\FreqDiv_1:MODULE_5:g2:a0:b_1\
	\FreqDiv_1:MODULE_5:g2:a0:b_0\
	\FreqDiv_1:MODULE_5:g2:a0:s_31\
	\FreqDiv_1:MODULE_5:g2:a0:s_30\
	\FreqDiv_1:MODULE_5:g2:a0:s_29\
	\FreqDiv_1:MODULE_5:g2:a0:s_28\
	\FreqDiv_1:MODULE_5:g2:a0:s_27\
	\FreqDiv_1:MODULE_5:g2:a0:s_26\
	\FreqDiv_1:MODULE_5:g2:a0:s_25\
	\FreqDiv_1:MODULE_5:g2:a0:s_24\
	\FreqDiv_1:MODULE_5:g2:a0:s_23\
	\FreqDiv_1:MODULE_5:g2:a0:s_22\
	\FreqDiv_1:MODULE_5:g2:a0:s_21\
	\FreqDiv_1:MODULE_5:g2:a0:s_20\
	\FreqDiv_1:MODULE_5:g2:a0:s_19\
	\FreqDiv_1:MODULE_5:g2:a0:s_18\
	\FreqDiv_1:MODULE_5:g2:a0:s_17\
	\FreqDiv_1:MODULE_5:g2:a0:s_16\
	\FreqDiv_1:MODULE_5:g2:a0:s_15\
	\FreqDiv_1:MODULE_5:g2:a0:s_14\
	\FreqDiv_1:MODULE_5:g2:a0:s_13\
	\FreqDiv_1:MODULE_5:g2:a0:s_12\
	\FreqDiv_1:MODULE_5:g2:a0:s_11\
	\FreqDiv_1:MODULE_5:g2:a0:s_10\
	\FreqDiv_1:MODULE_5:g2:a0:s_9\
	\FreqDiv_1:MODULE_5:g2:a0:s_8\
	\FreqDiv_1:MODULE_5:g2:a0:s_7\
	\FreqDiv_1:MODULE_5:g2:a0:s_6\
	\FreqDiv_1:MODULE_5:g2:a0:s_5\
	\FreqDiv_1:MODULE_5:g2:a0:s_4\
	\FreqDiv_1:MODULE_5:g2:a0:s_3\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1147
	Net_1148
	Net_1149
	Net_1151
	Net_1152
	Net_1153
	Net_1154
	\GameTimer:Net_260\
	Net_1390
	Net_1395
	\GameTimer:Net_53\
	\GameTimer:TimerUDB:ctrl_ten\
	\GameTimer:TimerUDB:ctrl_cmode_0\
	\GameTimer:TimerUDB:ctrl_tmode_1\
	\GameTimer:TimerUDB:ctrl_tmode_0\
	\GameTimer:TimerUDB:ctrl_ic_1\
	\GameTimer:TimerUDB:ctrl_ic_0\
	Net_1394
	\GameTimer:Net_102\
	\GameTimer:Net_266\
	\MODULE_6:g1:a0:gx:u0:xnor_array_9\
	\MODULE_6:g1:a0:gx:u0:aeqb_0\
	\MODULE_6:g1:a0:gx:u0:aeqb_1\
	\MODULE_6:g1:a0:gx:u0:eq_8\
	\MODULE_6:g1:a0:gx:u0:eq_9\
	\MODULE_6:g1:a0:gx:u0:eq_10\
	\MODULE_6:g1:a0:gx:u0:eq_11\
	\MODULE_6:g1:a0:gx:u0:eqi_1\
	\MODULE_6:g1:a0:gx:u0:aeqb_2\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xeq\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:eq\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:xnor_array_9\
	\MODULE_7:g1:a0:gx:u0:aeqb_0\
	\MODULE_7:g1:a0:gx:u0:aeqb_1\
	\MODULE_7:g1:a0:gx:u0:eq_8\
	\MODULE_7:g1:a0:gx:u0:eq_9\
	\MODULE_7:g1:a0:gx:u0:eq_10\
	\MODULE_7:g1:a0:gx:u0:eq_11\
	\MODULE_7:g1:a0:gx:u0:eqi_1\
	\MODULE_7:g1:a0:gx:u0:aeqb_2\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xeq\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:lt\
	\MODULE_7:eq\
	\MODULE_7:gt\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:xnor_array_9\
	\MODULE_8:g1:a0:gx:u0:aeqb_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_1\
	\MODULE_8:g1:a0:gx:u0:eq_8\
	\MODULE_8:g1:a0:gx:u0:eq_9\
	\MODULE_8:g1:a0:gx:u0:eq_10\
	\MODULE_8:g1:a0:gx:u0:eq_11\
	\MODULE_8:g1:a0:gx:u0:eqi_1\
	\MODULE_8:g1:a0:gx:u0:aeqb_2\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xeq\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:eq\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:xnor_array_9\
	\MODULE_9:g1:a0:gx:u0:aeqb_0\
	\MODULE_9:g1:a0:gx:u0:aeqb_1\
	\MODULE_9:g1:a0:gx:u0:eq_8\
	\MODULE_9:g1:a0:gx:u0:eq_9\
	\MODULE_9:g1:a0:gx:u0:eq_10\
	\MODULE_9:g1:a0:gx:u0:eq_11\
	\MODULE_9:g1:a0:gx:u0:eqi_1\
	\MODULE_9:g1:a0:gx:u0:aeqb_2\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xeq\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:lt\
	\MODULE_9:eq\
	\MODULE_9:gt\
	\MODULE_9:lte\
	\MODULE_9:neq\
	\MODULE_10:g1:a0:gx:u0:xnor_array_9\
	\MODULE_10:g1:a0:gx:u0:aeqb_0\
	\MODULE_10:g1:a0:gx:u0:aeqb_1\
	\MODULE_10:g1:a0:gx:u0:eq_8\
	\MODULE_10:g1:a0:gx:u0:eq_9\
	\MODULE_10:g1:a0:gx:u0:eq_10\
	\MODULE_10:g1:a0:gx:u0:eq_11\
	\MODULE_10:g1:a0:gx:u0:eqi_1\
	\MODULE_10:g1:a0:gx:u0:aeqb_2\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xeq\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:g1:a0:xgte\
	\MODULE_10:eq\
	\MODULE_10:gt\
	\MODULE_10:gte\
	\MODULE_10:lte\
	\MODULE_10:neq\
	\MODULE_11:g1:a0:gx:u0:albi_4\
	\MODULE_11:g1:a0:gx:u0:agbi_4\
	\MODULE_11:g1:a0:gx:u0:albi_3\
	\MODULE_11:g1:a0:gx:u0:agbi_3\
	\MODULE_11:g1:a0:gx:u0:albi_2\
	\MODULE_11:g1:a0:gx:u0:agbi_2\
	\MODULE_11:g1:a0:gx:u0:albi_1\
	\MODULE_11:g1:a0:gx:u0:agbi_1\
	\MODULE_11:g1:a0:gx:u0:albi_0\
	\MODULE_11:g1:a0:gx:u0:agbi_0\
	\MODULE_11:g1:a0:xneq\
	\MODULE_11:g1:a0:xlt\
	\MODULE_11:g1:a0:xlte\
	\MODULE_11:g1:a0:xgt\
	\MODULE_11:g1:a0:xgte\
	\MODULE_11:lt\
	\MODULE_11:gt\
	\MODULE_11:gte\
	\MODULE_11:lte\
	\MODULE_11:neq\
	\MODULE_12:g1:a0:gx:u0:albi_4\
	\MODULE_12:g1:a0:gx:u0:agbi_4\
	\MODULE_12:g1:a0:gx:u0:albi_3\
	\MODULE_12:g1:a0:gx:u0:agbi_3\
	\MODULE_12:g1:a0:gx:u0:albi_2\
	\MODULE_12:g1:a0:gx:u0:agbi_2\
	\MODULE_12:g1:a0:gx:u0:albi_1\
	\MODULE_12:g1:a0:gx:u0:agbi_1\
	\MODULE_12:g1:a0:gx:u0:albi_0\
	\MODULE_12:g1:a0:gx:u0:agbi_0\
	\MODULE_12:g1:a0:xneq\
	\MODULE_12:g1:a0:xlt\
	\MODULE_12:g1:a0:xlte\
	\MODULE_12:g1:a0:xgt\
	\MODULE_12:g1:a0:xgte\
	\MODULE_12:lt\
	\MODULE_12:gt\
	\MODULE_12:gte\
	\MODULE_12:lte\
	\MODULE_12:neq\
	\MODULE_13:g1:a0:gx:u0:xnor_array_9\
	\MODULE_13:g1:a0:gx:u0:aeqb_0\
	\MODULE_13:g1:a0:gx:u0:aeqb_1\
	\MODULE_13:g1:a0:gx:u0:eq_8\
	\MODULE_13:g1:a0:gx:u0:eq_9\
	\MODULE_13:g1:a0:gx:u0:eq_10\
	\MODULE_13:g1:a0:gx:u0:eq_11\
	\MODULE_13:g1:a0:gx:u0:eqi_1\
	\MODULE_13:g1:a0:gx:u0:aeqb_2\
	\MODULE_13:g1:a0:gx:u0:agbi_0\
	\MODULE_13:g1:a0:xeq\
	\MODULE_13:g1:a0:xneq\
	\MODULE_13:g1:a0:xlte\
	\MODULE_13:g1:a0:xgt\
	\MODULE_13:g1:a0:xgte\
	\MODULE_13:eq\
	\MODULE_13:gt\
	\MODULE_13:gte\
	\MODULE_13:lte\
	\MODULE_13:neq\
	\MODULE_14:g1:a0:gx:u0:albi_4\
	\MODULE_14:g1:a0:gx:u0:agbi_4\
	\MODULE_14:g1:a0:gx:u0:albi_3\
	\MODULE_14:g1:a0:gx:u0:agbi_3\
	\MODULE_14:g1:a0:gx:u0:albi_2\
	\MODULE_14:g1:a0:gx:u0:agbi_2\
	\MODULE_14:g1:a0:gx:u0:albi_1\
	\MODULE_14:g1:a0:gx:u0:agbi_1\
	\MODULE_14:g1:a0:gx:u0:albi_0\
	\MODULE_14:g1:a0:gx:u0:agbi_0\
	\MODULE_14:g1:a0:xneq\
	\MODULE_14:g1:a0:xlt\
	\MODULE_14:g1:a0:xlte\
	\MODULE_14:g1:a0:xgt\
	\MODULE_14:g1:a0:xgte\
	\MODULE_14:lt\
	\MODULE_14:gt\
	\MODULE_14:gte\
	\MODULE_14:lte\
	\MODULE_14:neq\
	\MODULE_15:g1:a0:gx:u0:albi_4\
	\MODULE_15:g1:a0:gx:u0:agbi_4\
	\MODULE_15:g1:a0:gx:u0:albi_3\
	\MODULE_15:g1:a0:gx:u0:agbi_3\
	\MODULE_15:g1:a0:gx:u0:albi_2\
	\MODULE_15:g1:a0:gx:u0:agbi_2\
	\MODULE_15:g1:a0:gx:u0:albi_1\
	\MODULE_15:g1:a0:gx:u0:agbi_1\
	\MODULE_15:g1:a0:gx:u0:albi_0\
	\MODULE_15:g1:a0:gx:u0:agbi_0\
	\MODULE_15:g1:a0:xneq\
	\MODULE_15:g1:a0:xlt\
	\MODULE_15:g1:a0:xlte\
	\MODULE_15:g1:a0:xgt\
	\MODULE_15:g1:a0:xgte\
	\MODULE_15:lt\
	\MODULE_15:gt\
	\MODULE_15:gte\
	\MODULE_15:lte\
	\MODULE_15:neq\
	\MODULE_16:g1:a0:gx:u0:albi_4\
	\MODULE_16:g1:a0:gx:u0:agbi_4\
	\MODULE_16:g1:a0:gx:u0:albi_3\
	\MODULE_16:g1:a0:gx:u0:agbi_3\
	\MODULE_16:g1:a0:gx:u0:albi_2\
	\MODULE_16:g1:a0:gx:u0:agbi_2\
	\MODULE_16:g1:a0:gx:u0:albi_1\
	\MODULE_16:g1:a0:gx:u0:agbi_1\
	\MODULE_16:g1:a0:gx:u0:albi_0\
	\MODULE_16:g1:a0:gx:u0:agbi_0\
	\MODULE_16:g1:a0:xneq\
	\MODULE_16:g1:a0:xlt\
	\MODULE_16:g1:a0:xlte\
	\MODULE_16:g1:a0:xgt\
	\MODULE_16:g1:a0:xgte\
	\MODULE_16:lt\
	\MODULE_16:gt\
	\MODULE_16:gte\
	\MODULE_16:lte\
	\MODULE_16:neq\

    Synthesized names
	\VerticalCounter:add_vi_vv_MODGEN_6_31\
	\VerticalCounter:add_vi_vv_MODGEN_6_30\
	\VerticalCounter:add_vi_vv_MODGEN_6_29\
	\VerticalCounter:add_vi_vv_MODGEN_6_28\
	\VerticalCounter:add_vi_vv_MODGEN_6_27\
	\VerticalCounter:add_vi_vv_MODGEN_6_26\
	\VerticalCounter:add_vi_vv_MODGEN_6_25\
	\VerticalCounter:add_vi_vv_MODGEN_6_24\
	\VerticalCounter:add_vi_vv_MODGEN_6_23\
	\VerticalCounter:add_vi_vv_MODGEN_6_22\
	\VerticalCounter:add_vi_vv_MODGEN_6_21\
	\VerticalCounter:add_vi_vv_MODGEN_6_20\
	\VerticalCounter:add_vi_vv_MODGEN_6_19\
	\VerticalCounter:add_vi_vv_MODGEN_6_18\
	\VerticalCounter:add_vi_vv_MODGEN_6_17\
	\VerticalCounter:add_vi_vv_MODGEN_6_16\
	\VerticalCounter:add_vi_vv_MODGEN_6_15\
	\VerticalCounter:add_vi_vv_MODGEN_6_14\
	\VerticalCounter:add_vi_vv_MODGEN_6_13\
	\VerticalCounter:add_vi_vv_MODGEN_6_12\
	\HorizontalCounter:add_vi_vv_MODGEN_7_31\
	\HorizontalCounter:add_vi_vv_MODGEN_7_30\
	\HorizontalCounter:add_vi_vv_MODGEN_7_29\
	\HorizontalCounter:add_vi_vv_MODGEN_7_28\
	\HorizontalCounter:add_vi_vv_MODGEN_7_27\
	\HorizontalCounter:add_vi_vv_MODGEN_7_26\
	\HorizontalCounter:add_vi_vv_MODGEN_7_25\
	\HorizontalCounter:add_vi_vv_MODGEN_7_24\
	\HorizontalCounter:add_vi_vv_MODGEN_7_23\
	\HorizontalCounter:add_vi_vv_MODGEN_7_22\
	\HorizontalCounter:add_vi_vv_MODGEN_7_21\
	\HorizontalCounter:add_vi_vv_MODGEN_7_20\
	\HorizontalCounter:add_vi_vv_MODGEN_7_19\
	\HorizontalCounter:add_vi_vv_MODGEN_7_18\
	\HorizontalCounter:add_vi_vv_MODGEN_7_17\
	\HorizontalCounter:add_vi_vv_MODGEN_7_16\
	\HorizontalCounter:add_vi_vv_MODGEN_7_15\
	\HorizontalCounter:add_vi_vv_MODGEN_7_14\
	\HorizontalCounter:add_vi_vv_MODGEN_7_13\
	\HorizontalCounter:add_vi_vv_MODGEN_7_12\
	\FreqDiv_2:add_vi_vv_MODGEN_13_31\
	\FreqDiv_2:add_vi_vv_MODGEN_13_30\
	\FreqDiv_2:add_vi_vv_MODGEN_13_29\
	\FreqDiv_2:add_vi_vv_MODGEN_13_28\
	\FreqDiv_2:add_vi_vv_MODGEN_13_27\
	\FreqDiv_2:add_vi_vv_MODGEN_13_26\
	\FreqDiv_2:add_vi_vv_MODGEN_13_25\
	\FreqDiv_2:add_vi_vv_MODGEN_13_24\
	\FreqDiv_2:add_vi_vv_MODGEN_13_23\
	\FreqDiv_2:add_vi_vv_MODGEN_13_22\
	\FreqDiv_2:add_vi_vv_MODGEN_13_21\
	\FreqDiv_2:add_vi_vv_MODGEN_13_20\
	\FreqDiv_2:add_vi_vv_MODGEN_13_19\
	\FreqDiv_2:add_vi_vv_MODGEN_13_18\
	\FreqDiv_2:add_vi_vv_MODGEN_13_17\
	\FreqDiv_2:add_vi_vv_MODGEN_13_16\
	\FreqDiv_2:add_vi_vv_MODGEN_13_15\
	\FreqDiv_2:add_vi_vv_MODGEN_13_14\
	\FreqDiv_2:add_vi_vv_MODGEN_13_13\
	\FreqDiv_2:add_vi_vv_MODGEN_13_12\
	\FreqDiv_2:add_vi_vv_MODGEN_13_11\
	\FreqDiv_2:add_vi_vv_MODGEN_13_10\
	\FreqDiv_2:add_vi_vv_MODGEN_13_9\
	\FreqDiv_2:add_vi_vv_MODGEN_13_8\
	\FreqDiv_2:add_vi_vv_MODGEN_13_7\
	\FreqDiv_2:add_vi_vv_MODGEN_13_6\
	\FreqDiv_2:add_vi_vv_MODGEN_13_5\
	\FreqDiv_1:add_vi_vv_MODGEN_14_31\
	\FreqDiv_1:add_vi_vv_MODGEN_14_30\
	\FreqDiv_1:add_vi_vv_MODGEN_14_29\
	\FreqDiv_1:add_vi_vv_MODGEN_14_28\
	\FreqDiv_1:add_vi_vv_MODGEN_14_27\
	\FreqDiv_1:add_vi_vv_MODGEN_14_26\
	\FreqDiv_1:add_vi_vv_MODGEN_14_25\
	\FreqDiv_1:add_vi_vv_MODGEN_14_24\
	\FreqDiv_1:add_vi_vv_MODGEN_14_23\
	\FreqDiv_1:add_vi_vv_MODGEN_14_22\
	\FreqDiv_1:add_vi_vv_MODGEN_14_21\
	\FreqDiv_1:add_vi_vv_MODGEN_14_20\
	\FreqDiv_1:add_vi_vv_MODGEN_14_19\
	\FreqDiv_1:add_vi_vv_MODGEN_14_18\
	\FreqDiv_1:add_vi_vv_MODGEN_14_17\
	\FreqDiv_1:add_vi_vv_MODGEN_14_16\
	\FreqDiv_1:add_vi_vv_MODGEN_14_15\
	\FreqDiv_1:add_vi_vv_MODGEN_14_14\
	\FreqDiv_1:add_vi_vv_MODGEN_14_13\
	\FreqDiv_1:add_vi_vv_MODGEN_14_12\
	\FreqDiv_1:add_vi_vv_MODGEN_14_11\
	\FreqDiv_1:add_vi_vv_MODGEN_14_10\
	\FreqDiv_1:add_vi_vv_MODGEN_14_9\
	\FreqDiv_1:add_vi_vv_MODGEN_14_8\
	\FreqDiv_1:add_vi_vv_MODGEN_14_7\
	\FreqDiv_1:add_vi_vv_MODGEN_14_6\
	\FreqDiv_1:add_vi_vv_MODGEN_14_5\
	\FreqDiv_1:add_vi_vv_MODGEN_14_4\
	\FreqDiv_1:add_vi_vv_MODGEN_14_3\

Deleted 679 User equations/components.
Deleted 96 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__A_net_0
Aliasing tmpOE__B_net_0 to tmpOE__A_net_0
Aliasing tmpOE__Joystick_Y_net_0 to tmpOE__A_net_0
Aliasing tmpOE__Joystick_X_net_0 to tmpOE__A_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_381\ to zero
Aliasing Net_585 to tmpOE__A_net_0
Aliasing Net_582 to tmpOE__A_net_0
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_23\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_22\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_21\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_20\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_19\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_18\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_17\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_16\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_15\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_14\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_13\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:a_12\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_23\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_22\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_21\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_20\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_19\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_18\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_17\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_16\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_15\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_14\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_13\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:a_12\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_net_0
Aliasing tmpOE__Speaker_net_0 to tmpOE__A_net_0
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ to tmpOE__A_net_0
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:soc\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ to zero
Aliasing Net_420 to \ADC_SAR_Seq_1:bSAR_SEQ:status_0\
Aliasing \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing Net_635_11 to zero
Aliasing Net_635_10 to zero
Aliasing Net_635_9 to zero
Aliasing Net_635_8 to zero
Aliasing Net_635_7 to tmpOE__A_net_0
Aliasing Net_635_6 to tmpOE__A_net_0
Aliasing Net_635_5 to zero
Aliasing Net_635_4 to tmpOE__A_net_0
Aliasing Net_635_3 to zero
Aliasing Net_635_2 to zero
Aliasing Net_635_1 to tmpOE__A_net_0
Aliasing Net_635_0 to zero
Aliasing Net_638_11 to zero
Aliasing Net_638_10 to zero
Aliasing Net_638_9 to zero
Aliasing Net_638_8 to zero
Aliasing Net_638_7 to tmpOE__A_net_0
Aliasing Net_638_6 to tmpOE__A_net_0
Aliasing Net_638_5 to tmpOE__A_net_0
Aliasing Net_638_4 to tmpOE__A_net_0
Aliasing Net_638_3 to zero
Aliasing Net_638_2 to zero
Aliasing Net_638_1 to tmpOE__A_net_0
Aliasing Net_638_0 to zero
Aliasing tmpOE__h_sync_net_0 to tmpOE__A_net_0
Aliasing Net_649_11 to zero
Aliasing Net_649_10 to zero
Aliasing Net_649_9 to tmpOE__A_net_0
Aliasing Net_649_8 to zero
Aliasing Net_649_7 to zero
Aliasing Net_649_6 to tmpOE__A_net_0
Aliasing Net_649_5 to zero
Aliasing Net_649_4 to tmpOE__A_net_0
Aliasing Net_649_3 to tmpOE__A_net_0
Aliasing Net_649_2 to zero
Aliasing Net_649_1 to zero
Aliasing Net_649_0 to tmpOE__A_net_0
Aliasing Net_653_11 to zero
Aliasing Net_653_10 to zero
Aliasing Net_653_9 to tmpOE__A_net_0
Aliasing Net_653_8 to zero
Aliasing Net_653_7 to zero
Aliasing Net_653_6 to tmpOE__A_net_0
Aliasing Net_653_5 to zero
Aliasing Net_653_4 to tmpOE__A_net_0
Aliasing Net_653_3 to tmpOE__A_net_0
Aliasing Net_653_2 to tmpOE__A_net_0
Aliasing Net_653_1 to zero
Aliasing Net_653_0 to tmpOE__A_net_0
Aliasing tmpOE__v_sync_net_0 to tmpOE__A_net_0
Aliasing Net_665_11 to zero
Aliasing Net_665_10 to zero
Aliasing Net_665_9 to zero
Aliasing Net_665_8 to tmpOE__A_net_0
Aliasing Net_665_7 to zero
Aliasing Net_665_6 to zero
Aliasing Net_665_5 to zero
Aliasing Net_665_4 to zero
Aliasing Net_665_3 to zero
Aliasing Net_665_2 to tmpOE__A_net_0
Aliasing Net_665_1 to tmpOE__A_net_0
Aliasing Net_665_0 to tmpOE__A_net_0
Aliasing Net_673_11 to zero
Aliasing Net_673_10 to zero
Aliasing Net_673_9 to tmpOE__A_net_0
Aliasing Net_673_8 to zero
Aliasing Net_673_7 to zero
Aliasing Net_673_6 to tmpOE__A_net_0
Aliasing Net_673_5 to tmpOE__A_net_0
Aliasing Net_673_4 to tmpOE__A_net_0
Aliasing Net_673_3 to zero
Aliasing Net_673_2 to zero
Aliasing Net_673_1 to tmpOE__A_net_0
Aliasing Net_673_0 to tmpOE__A_net_0
Aliasing tmpOE__CLK_PIN_net_0 to tmpOE__A_net_0
Aliasing tmpOE__Green_net_0 to tmpOE__A_net_0
Aliasing tmpOE__Red_net_0 to tmpOE__A_net_0
Aliasing Net_765_11 to zero
Aliasing Net_765_10 to zero
Aliasing Net_765_9 to zero
Aliasing Net_765_8 to zero
Aliasing Net_765_7 to tmpOE__A_net_0
Aliasing Net_765_6 to tmpOE__A_net_0
Aliasing Net_765_5 to zero
Aliasing Net_765_4 to zero
Aliasing Net_765_3 to tmpOE__A_net_0
Aliasing Net_765_2 to zero
Aliasing Net_765_1 to zero
Aliasing Net_765_0 to zero
Aliasing Net_776_11 to zero
Aliasing Net_776_10 to zero
Aliasing Net_776_9 to tmpOE__A_net_0
Aliasing Net_776_8 to zero
Aliasing Net_776_7 to zero
Aliasing Net_776_6 to tmpOE__A_net_0
Aliasing Net_776_5 to zero
Aliasing Net_776_4 to tmpOE__A_net_0
Aliasing Net_776_3 to tmpOE__A_net_0
Aliasing Net_776_2 to zero
Aliasing Net_776_1 to zero
Aliasing Net_776_0 to zero
Aliasing Net_1065 to tmpOE__A_net_0
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_23\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_22\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_21\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_20\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_19\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_18\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_17\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_16\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_15\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_14\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_13\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_12\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_11\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_10\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_9\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_8\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_7\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_6\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:a_5\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_net_0
Aliasing Net_1164_11 to zero
Aliasing Net_1164_10 to zero
Aliasing Net_1164_9 to zero
Aliasing Net_1164_8 to zero
Aliasing Net_1164_7 to tmpOE__A_net_0
Aliasing Net_1164_6 to tmpOE__A_net_0
Aliasing Net_1164_5 to zero
Aliasing Net_1164_4 to zero
Aliasing Net_1164_3 to tmpOE__A_net_0
Aliasing Net_1164_2 to zero
Aliasing Net_1164_1 to zero
Aliasing Net_1164_0 to zero
Aliasing Net_1019 to tmpOE__A_net_0
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_3\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_net_0
Aliasing Net_1115 to zero
Aliasing Net_1339_11 to zero
Aliasing Net_1339_10 to zero
Aliasing Net_1339_9 to zero
Aliasing Net_1339_8 to zero
Aliasing Net_1339_7 to zero
Aliasing Net_1339_6 to zero
Aliasing Net_1339_5 to zero
Aliasing Net_1339_4 to zero
Aliasing Net_1339_3 to zero
Aliasing Net_1339_2 to zero
Aliasing Net_1339_1 to zero
Aliasing Net_1339_0 to zero
Aliasing Net_1343_11 to zero
Aliasing Net_1343_10 to zero
Aliasing Net_1343_9 to zero
Aliasing Net_1343_8 to zero
Aliasing Net_1343_7 to zero
Aliasing Net_1343_6 to zero
Aliasing Net_1343_5 to zero
Aliasing Net_1343_4 to zero
Aliasing Net_1343_3 to zero
Aliasing Net_1343_2 to zero
Aliasing Net_1343_1 to zero
Aliasing Net_1343_0 to zero
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__Blue_net_0 to tmpOE__A_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \GameTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \GameTimer:TimerUDB:trigger_enable\ to tmpOE__A_net_0
Aliasing \GameTimer:TimerUDB:status_6\ to zero
Aliasing \GameTimer:TimerUDB:status_5\ to zero
Aliasing \GameTimer:TimerUDB:status_4\ to zero
Aliasing \GameTimer:TimerUDB:status_0\ to \GameTimer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing MODIN7_11 to \VerticalCounter:MODIN3_11\
Aliasing MODIN7_10 to \VerticalCounter:MODIN3_10\
Aliasing MODIN7_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN7_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN7_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN7_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN7_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN7_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN7_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN7_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN7_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN7_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_6:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN9_11 to \VerticalCounter:MODIN3_11\
Aliasing MODIN9_10 to \VerticalCounter:MODIN3_10\
Aliasing MODIN9_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN9_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN9_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN9_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN9_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN9_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN9_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN9_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN9_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN9_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_7:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN11_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN11_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN11_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN11_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN11_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN11_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN11_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN11_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN11_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN11_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN11_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN11_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_8:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN13_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN13_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN13_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN13_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN13_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN13_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN13_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN13_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN13_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN13_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN13_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN13_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_9:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN15_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN15_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN15_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN15_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN15_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN15_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN15_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN15_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN15_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN15_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN15_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN15_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_10:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN17_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN17_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN17_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN17_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN17_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN17_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN17_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN17_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN17_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN17_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN17_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN17_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing MODIN19_11 to \VerticalCounter:MODIN3_11\
Aliasing MODIN19_10 to \VerticalCounter:MODIN3_10\
Aliasing MODIN19_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN19_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN19_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN19_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN19_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN19_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN19_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN19_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN19_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN19_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing MODIN21_11 to \VerticalCounter:MODIN3_11\
Aliasing MODIN21_10 to \VerticalCounter:MODIN3_10\
Aliasing MODIN21_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN21_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN21_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN21_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN21_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN21_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN21_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN21_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN21_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN21_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_13:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_13:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN23_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN23_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN23_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN23_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN23_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN23_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN23_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN23_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN23_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN23_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN23_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN23_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_14:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing MODIN25_11 to \VerticalCounter:MODIN3_11\
Aliasing MODIN25_10 to \VerticalCounter:MODIN3_10\
Aliasing MODIN25_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN25_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN25_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN25_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN25_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN25_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN25_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN25_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN25_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN25_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing MODIN27_11 to \HorizontalCounter:MODIN4_11\
Aliasing MODIN27_10 to \HorizontalCounter:MODIN4_10\
Aliasing MODIN27_9 to \HorizontalCounter:MODIN4_9\
Aliasing MODIN27_8 to \HorizontalCounter:MODIN4_8\
Aliasing MODIN27_7 to \HorizontalCounter:MODIN4_7\
Aliasing MODIN27_6 to \HorizontalCounter:MODIN4_6\
Aliasing MODIN27_5 to \HorizontalCounter:MODIN4_5\
Aliasing MODIN27_4 to \HorizontalCounter:MODIN4_4\
Aliasing MODIN27_3 to \HorizontalCounter:MODIN4_3\
Aliasing MODIN27_2 to \HorizontalCounter:MODIN4_2\
Aliasing MODIN27_1 to \HorizontalCounter:MODIN4_1\
Aliasing MODIN27_0 to \HorizontalCounter:MODIN4_0\
Aliasing \MODULE_16:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_net_0
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_SAR_Seq_1:MODIN1_5\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_SAR_Seq_1:MODIN1_4\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_SAR_Seq_1:MODIN1_3\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_SAR_Seq_1:MODIN1_2\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_SAR_Seq_1:MODIN1_1\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_SAR_Seq_1:MODIN1_0\
Aliasing \GameTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \GameTimer:TimerUDB:hwEnable_reg\\D\ to \GameTimer:TimerUDB:run_mode\
Aliasing \GameTimer:TimerUDB:capture_out_reg_i\\D\ to \GameTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__B_net_0[9] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__Joystick_Y_net_0[15] = tmpOE__A_net_0[1]
Removing Rhs of wire Net_656[21] = cmp_vv_vv_MODGEN_2[22]
Removing Rhs of wire Net_656[21] = \MODULE_6:g1:a0:xlt\[1979]
Removing Rhs of wire Net_656[21] = \MODULE_6:g1:a0:gx:u0:albi_0\[1975]
Removing Lhs of wire tmpOE__Joystick_X_net_0[24] = tmpOE__A_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[35] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[36] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[37] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[38] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[39] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[40] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[41] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[42] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[45] = \ADC_SAR_1:Net_221\[46]
Removing Lhs of wire \ADC_SAR_1:soc\[51] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_381\[77] = zero[2]
Removing Lhs of wire Net_585[78] = tmpOE__A_net_0[1]
Removing Rhs of wire Net_657[79] = cmp_vv_vv_MODGEN_3[80]
Removing Rhs of wire Net_657[79] = \MODULE_7:g1:a0:xgte\[2169]
Removing Lhs of wire Net_582[81] = tmpOE__A_net_0[1]
Removing Rhs of wire Net_637[82] = cmp_vv_vv_MODGEN_4[83]
Removing Rhs of wire Net_637[82] = \MODULE_8:g1:a0:xlt\[2353]
Removing Rhs of wire Net_637[82] = \MODULE_8:g1:a0:gx:u0:albi_0\[2349]
Removing Rhs of wire Net_639[84] = cmp_vv_vv_MODGEN_5[85]
Removing Rhs of wire Net_639[84] = \MODULE_9:g1:a0:xgte\[2543]
Removing Rhs of wire Net_1085[86] = cmp_vv_vv_MODGEN_9[980]
Removing Rhs of wire Net_1085[86] = \MODULE_11:g1:a0:xeq\[2912]
Removing Rhs of wire Net_1085[86] = \MODULE_11:g1:a0:gx:u0:aeqb_2\[2861]
Removing Rhs of wire Net_674[88] = cmp_vv_vv_MODGEN_10[993]
Removing Rhs of wire Net_674[88] = \MODULE_12:g1:a0:xeq\[3099]
Removing Rhs of wire Net_674[88] = \MODULE_12:g1:a0:gx:u0:aeqb_2\[3048]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_11\[89] = \VerticalCounter:MODULE_2:g2:a0:s_11\[260]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_10\[91] = \VerticalCounter:MODULE_2:g2:a0:s_10\[261]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_9\[93] = \VerticalCounter:MODULE_2:g2:a0:s_9\[262]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_8\[95] = \VerticalCounter:MODULE_2:g2:a0:s_8\[263]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_7\[97] = \VerticalCounter:MODULE_2:g2:a0:s_7\[264]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_6\[99] = \VerticalCounter:MODULE_2:g2:a0:s_6\[265]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_5\[101] = \VerticalCounter:MODULE_2:g2:a0:s_5\[266]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_4\[103] = \VerticalCounter:MODULE_2:g2:a0:s_4\[267]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_3\[105] = \VerticalCounter:MODULE_2:g2:a0:s_3\[268]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_2\[107] = \VerticalCounter:MODULE_2:g2:a0:s_2\[269]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_1\[109] = \VerticalCounter:MODULE_2:g2:a0:s_1\[270]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_6_0\[111] = \VerticalCounter:MODULE_2:g2:a0:s_0\[271]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_23\[152] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_22\[153] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_21\[154] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_20\[155] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_19\[156] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_18\[157] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_17\[158] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_16\[159] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_15\[160] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_14\[161] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_13\[162] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_12\[163] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_11\[164] = \VerticalCounter:MODIN3_11\[165]
Removing Lhs of wire \VerticalCounter:MODIN3_11\[165] = Net_756_11[87]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_10\[166] = \VerticalCounter:MODIN3_10\[167]
Removing Lhs of wire \VerticalCounter:MODIN3_10\[167] = Net_756_10[90]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_9\[168] = \VerticalCounter:MODIN3_9\[169]
Removing Lhs of wire \VerticalCounter:MODIN3_9\[169] = Net_756_9[92]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_8\[170] = \VerticalCounter:MODIN3_8\[171]
Removing Lhs of wire \VerticalCounter:MODIN3_8\[171] = Net_756_8[94]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_7\[172] = \VerticalCounter:MODIN3_7\[173]
Removing Lhs of wire \VerticalCounter:MODIN3_7\[173] = Net_756_7[96]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_6\[174] = \VerticalCounter:MODIN3_6\[175]
Removing Lhs of wire \VerticalCounter:MODIN3_6\[175] = Net_756_6[98]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_5\[176] = \VerticalCounter:MODIN3_5\[177]
Removing Lhs of wire \VerticalCounter:MODIN3_5\[177] = Net_756_5[100]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_4\[178] = \VerticalCounter:MODIN3_4\[179]
Removing Lhs of wire \VerticalCounter:MODIN3_4\[179] = Net_756_4[102]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_3\[180] = \VerticalCounter:MODIN3_3\[181]
Removing Lhs of wire \VerticalCounter:MODIN3_3\[181] = Net_756_3[104]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_2\[182] = \VerticalCounter:MODIN3_2\[183]
Removing Lhs of wire \VerticalCounter:MODIN3_2\[183] = Net_756_2[106]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_1\[184] = \VerticalCounter:MODIN3_1\[185]
Removing Lhs of wire \VerticalCounter:MODIN3_1\[185] = Net_756_1[108]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:a_0\[186] = \VerticalCounter:MODIN3_0\[187]
Removing Lhs of wire \VerticalCounter:MODIN3_0\[187] = Net_756_0[110]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[309] = tmpOE__A_net_0[1]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[310] = tmpOE__A_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[311] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[312] = zero[2]
Removing Rhs of wire Net_1184[313] = \Control_Reg_1:control_out_0\[314]
Removing Rhs of wire Net_1184[313] = \Control_Reg_1:control_0\[337]
Removing Rhs of wire Net_1176[315] = \Control_Reg_1:control_out_1\[316]
Removing Rhs of wire Net_1176[315] = \Control_Reg_1:control_1\[336]
Removing Rhs of wire Net_1180[317] = \Control_Reg_1:control_out_2\[318]
Removing Rhs of wire Net_1180[317] = \Control_Reg_1:control_2\[335]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_11\[340] = \HorizontalCounter:MODULE_3:g2:a0:s_11\[511]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_10\[342] = \HorizontalCounter:MODULE_3:g2:a0:s_10\[512]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_9\[344] = \HorizontalCounter:MODULE_3:g2:a0:s_9\[513]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_8\[346] = \HorizontalCounter:MODULE_3:g2:a0:s_8\[514]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_7\[348] = \HorizontalCounter:MODULE_3:g2:a0:s_7\[515]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_6\[350] = \HorizontalCounter:MODULE_3:g2:a0:s_6\[516]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_5\[352] = \HorizontalCounter:MODULE_3:g2:a0:s_5\[517]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_4\[354] = \HorizontalCounter:MODULE_3:g2:a0:s_4\[518]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_3\[356] = \HorizontalCounter:MODULE_3:g2:a0:s_3\[519]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_2\[358] = \HorizontalCounter:MODULE_3:g2:a0:s_2\[520]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_1\[360] = \HorizontalCounter:MODULE_3:g2:a0:s_1\[521]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_7_0\[362] = \HorizontalCounter:MODULE_3:g2:a0:s_0\[522]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_23\[403] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_22\[404] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_21\[405] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_20\[406] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_19\[407] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_18\[408] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_17\[409] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_16\[410] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_15\[411] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_14\[412] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_13\[413] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_12\[414] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_11\[415] = \HorizontalCounter:MODIN4_11\[416]
Removing Lhs of wire \HorizontalCounter:MODIN4_11\[416] = Net_633_11[339]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_10\[417] = \HorizontalCounter:MODIN4_10\[418]
Removing Lhs of wire \HorizontalCounter:MODIN4_10\[418] = Net_633_10[341]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_9\[419] = \HorizontalCounter:MODIN4_9\[420]
Removing Lhs of wire \HorizontalCounter:MODIN4_9\[420] = Net_633_9[343]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_8\[421] = \HorizontalCounter:MODIN4_8\[422]
Removing Lhs of wire \HorizontalCounter:MODIN4_8\[422] = Net_633_8[345]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_7\[423] = \HorizontalCounter:MODIN4_7\[424]
Removing Lhs of wire \HorizontalCounter:MODIN4_7\[424] = Net_633_7[347]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_6\[425] = \HorizontalCounter:MODIN4_6\[426]
Removing Lhs of wire \HorizontalCounter:MODIN4_6\[426] = Net_633_6[349]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_5\[427] = \HorizontalCounter:MODIN4_5\[428]
Removing Lhs of wire \HorizontalCounter:MODIN4_5\[428] = Net_633_5[351]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_4\[429] = \HorizontalCounter:MODIN4_4\[430]
Removing Lhs of wire \HorizontalCounter:MODIN4_4\[430] = Net_633_4[353]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_3\[431] = \HorizontalCounter:MODIN4_3\[432]
Removing Lhs of wire \HorizontalCounter:MODIN4_3\[432] = Net_633_3[355]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_2\[433] = \HorizontalCounter:MODIN4_2\[434]
Removing Lhs of wire \HorizontalCounter:MODIN4_2\[434] = Net_633_2[357]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_1\[435] = \HorizontalCounter:MODIN4_1\[436]
Removing Lhs of wire \HorizontalCounter:MODIN4_1\[436] = Net_633_1[359]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:a_0\[437] = \HorizontalCounter:MODIN4_0\[438]
Removing Lhs of wire \HorizontalCounter:MODIN4_0\[438] = Net_633_0[361]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[560] = tmpOE__A_net_0[1]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[561] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__Speaker_net_0[563] = tmpOE__A_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\[569] = tmpOE__A_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\[571] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\[905]
Removing Rhs of wire \ADC_SAR_Seq_1:clock\[572] = \ADC_SAR_Seq_1:Net_3874\[805]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_5\[574] = \ADC_SAR_Seq_1:bSAR_SEQ:count_5\[772]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_4\[576] = \ADC_SAR_Seq_1:bSAR_SEQ:count_4\[773]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_3\[578] = \ADC_SAR_Seq_1:bSAR_SEQ:count_3\[774]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_2\[580] = \ADC_SAR_Seq_1:bSAR_SEQ:count_2\[775]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_1\[582] = \ADC_SAR_Seq_1:bSAR_SEQ:count_1\[776]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_0\[584] = \ADC_SAR_Seq_1:bSAR_SEQ:count_0\[777]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_0\[717] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_2\[718] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_1\[719] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_3\[720] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_1\[721] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_3\[722] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_0\[723] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_2\[724] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:Net_188\[725] = \ADC_SAR_Seq_1:clock\[572]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:soc\[731] = zero[2]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:enable\[762] = \ADC_SAR_Seq_1:bSAR_SEQ:control_0\[763]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:load_period\[764] = \ADC_SAR_Seq_1:bSAR_SEQ:control_1\[765]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_7\[778] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_6\[779] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_5\[780] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_4\[781] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_3\[782] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_2\[783] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_1\[784] = zero[2]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[785] = \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\[786]
Removing Rhs of wire Net_420[793] = \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[785]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\[816] = \ADC_SAR_Seq_1:MODIN1_5\[817]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_5\[817] = \ADC_SAR_Seq_1:ch_addr_5\[574]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\[818] = \ADC_SAR_Seq_1:MODIN1_4\[819]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_4\[819] = \ADC_SAR_Seq_1:ch_addr_4\[576]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\[820] = \ADC_SAR_Seq_1:MODIN1_3\[821]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_3\[821] = \ADC_SAR_Seq_1:ch_addr_3\[578]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\[822] = \ADC_SAR_Seq_1:MODIN1_2\[823]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_2\[823] = \ADC_SAR_Seq_1:ch_addr_2\[580]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\[824] = \ADC_SAR_Seq_1:MODIN1_1\[825]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_1\[825] = \ADC_SAR_Seq_1:ch_addr_1\[582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\[826] = \ADC_SAR_Seq_1:MODIN1_0\[827]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_0\[827] = \ADC_SAR_Seq_1:ch_addr_0\[584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\[828] = \ADC_SAR_Seq_1:MODIN2_5\[829]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_5\[829] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[573]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\[830] = \ADC_SAR_Seq_1:MODIN2_4\[831]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_4\[831] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[575]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\[832] = \ADC_SAR_Seq_1:MODIN2_3\[833]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_3\[833] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[577]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\[834] = \ADC_SAR_Seq_1:MODIN2_2\[835]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_2\[835] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[579]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\[836] = \ADC_SAR_Seq_1:MODIN2_1\[837]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_1\[837] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\[838] = \ADC_SAR_Seq_1:MODIN2_0\[839]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_0\[839] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\[840] = \ADC_SAR_Seq_1:ch_addr_5\[574]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\[841] = \ADC_SAR_Seq_1:ch_addr_4\[576]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\[842] = \ADC_SAR_Seq_1:ch_addr_3\[578]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\[843] = \ADC_SAR_Seq_1:ch_addr_2\[580]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\[844] = \ADC_SAR_Seq_1:ch_addr_1\[582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\[845] = \ADC_SAR_Seq_1:ch_addr_0\[584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\[846] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[573]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\[847] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[575]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\[848] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[577]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\[849] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[579]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\[850] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\[851] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\[852] = \ADC_SAR_Seq_1:ch_addr_5\[574]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\[853] = \ADC_SAR_Seq_1:ch_addr_4\[576]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\[854] = \ADC_SAR_Seq_1:ch_addr_3\[578]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\[855] = \ADC_SAR_Seq_1:ch_addr_2\[580]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\[856] = \ADC_SAR_Seq_1:ch_addr_1\[582]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\[857] = \ADC_SAR_Seq_1:ch_addr_0\[584]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\[858] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[573]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\[859] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[575]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\[860] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[577]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\[861] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[579]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\[862] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[581]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\[863] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[583]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\[870] = tmpOE__A_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\[871] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\[869]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\[877] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\[876]
Removing Rhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\[905] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\[878]
Removing Lhs of wire Net_635_11[916] = zero[2]
Removing Lhs of wire Net_635_10[917] = zero[2]
Removing Lhs of wire Net_635_9[918] = zero[2]
Removing Lhs of wire Net_635_8[919] = zero[2]
Removing Lhs of wire Net_635_7[920] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_635_6[921] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_635_5[922] = zero[2]
Removing Lhs of wire Net_635_4[923] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_635_3[924] = zero[2]
Removing Lhs of wire Net_635_2[925] = zero[2]
Removing Lhs of wire Net_635_1[926] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_635_0[927] = zero[2]
Removing Lhs of wire Net_638_11[928] = zero[2]
Removing Lhs of wire Net_638_10[929] = zero[2]
Removing Lhs of wire Net_638_9[930] = zero[2]
Removing Lhs of wire Net_638_8[931] = zero[2]
Removing Lhs of wire Net_638_7[932] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_638_6[933] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_638_5[934] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_638_4[935] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_638_3[936] = zero[2]
Removing Lhs of wire Net_638_2[937] = zero[2]
Removing Lhs of wire Net_638_1[938] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_638_0[939] = zero[2]
Removing Lhs of wire tmpOE__h_sync_net_0[941] = tmpOE__A_net_0[1]
Removing Rhs of wire Net_978[947] = cmp_vv_vv_MODGEN_8[948]
Removing Rhs of wire Net_978[947] = \MODULE_10:g1:a0:xlt\[2727]
Removing Rhs of wire Net_978[947] = \MODULE_10:g1:a0:gx:u0:albi_0\[2723]
Removing Lhs of wire Net_649_11[949] = zero[2]
Removing Lhs of wire Net_649_10[950] = zero[2]
Removing Lhs of wire Net_649_9[951] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_649_8[952] = zero[2]
Removing Lhs of wire Net_649_7[953] = zero[2]
Removing Lhs of wire Net_649_6[954] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_649_5[955] = zero[2]
Removing Lhs of wire Net_649_4[956] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_649_3[957] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_649_2[958] = zero[2]
Removing Lhs of wire Net_649_1[959] = zero[2]
Removing Lhs of wire Net_649_0[960] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_11[961] = zero[2]
Removing Lhs of wire Net_653_10[962] = zero[2]
Removing Lhs of wire Net_653_9[963] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_8[964] = zero[2]
Removing Lhs of wire Net_653_7[965] = zero[2]
Removing Lhs of wire Net_653_6[966] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_5[967] = zero[2]
Removing Lhs of wire Net_653_4[968] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_3[969] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_2[970] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_653_1[971] = zero[2]
Removing Lhs of wire Net_653_0[972] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__v_sync_net_0[975] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_665_11[981] = zero[2]
Removing Lhs of wire Net_665_10[982] = zero[2]
Removing Lhs of wire Net_665_9[983] = zero[2]
Removing Lhs of wire Net_665_8[984] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_665_7[985] = zero[2]
Removing Lhs of wire Net_665_6[986] = zero[2]
Removing Lhs of wire Net_665_5[987] = zero[2]
Removing Lhs of wire Net_665_4[988] = zero[2]
Removing Lhs of wire Net_665_3[989] = zero[2]
Removing Lhs of wire Net_665_2[990] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_665_1[991] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_665_0[992] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_11[994] = zero[2]
Removing Lhs of wire Net_673_10[995] = zero[2]
Removing Lhs of wire Net_673_9[996] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_8[997] = zero[2]
Removing Lhs of wire Net_673_7[998] = zero[2]
Removing Lhs of wire Net_673_6[999] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_5[1000] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_4[1001] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_3[1002] = zero[2]
Removing Lhs of wire Net_673_2[1003] = zero[2]
Removing Lhs of wire Net_673_1[1004] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_673_0[1005] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__CLK_PIN_net_0[1007] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__Green_net_0[1012] = tmpOE__A_net_0[1]
Removing Lhs of wire tmpOE__Red_net_0[1019] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_765_11[1025] = zero[2]
Removing Lhs of wire Net_765_10[1026] = zero[2]
Removing Lhs of wire Net_765_9[1027] = zero[2]
Removing Lhs of wire Net_765_8[1028] = zero[2]
Removing Lhs of wire Net_765_7[1029] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_765_6[1030] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_765_5[1031] = zero[2]
Removing Lhs of wire Net_765_4[1032] = zero[2]
Removing Lhs of wire Net_765_3[1033] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_765_2[1034] = zero[2]
Removing Lhs of wire Net_765_1[1035] = zero[2]
Removing Lhs of wire Net_765_0[1036] = zero[2]
Removing Rhs of wire Net_1079[1039] = cmp_vv_vv_MODGEN_11[1040]
Removing Rhs of wire Net_1079[1039] = \MODULE_13:g1:a0:xlt\[3288]
Removing Rhs of wire Net_1079[1039] = \MODULE_13:g1:a0:gx:u0:albi_0\[3284]
Removing Lhs of wire Net_776_11[1041] = zero[2]
Removing Lhs of wire Net_776_10[1042] = zero[2]
Removing Lhs of wire Net_776_9[1043] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_776_8[1044] = zero[2]
Removing Lhs of wire Net_776_7[1045] = zero[2]
Removing Lhs of wire Net_776_6[1046] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_776_5[1047] = zero[2]
Removing Lhs of wire Net_776_4[1048] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_776_3[1049] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_776_2[1050] = zero[2]
Removing Lhs of wire Net_776_1[1051] = zero[2]
Removing Lhs of wire Net_776_0[1052] = zero[2]
Removing Rhs of wire Net_869[1053] = cmp_vv_vv_MODGEN_12[1054]
Removing Rhs of wire Net_869[1053] = \MODULE_14:g1:a0:xeq\[3473]
Removing Rhs of wire Net_869[1053] = \MODULE_14:g1:a0:gx:u0:aeqb_2\[3422]
Removing Lhs of wire Net_1065[1057] = tmpOE__A_net_0[1]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_13_4\[1064] = \FreqDiv_2:MODULE_4:g2:a0:s_4\[1224]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_13_3\[1065] = \FreqDiv_2:MODULE_4:g2:a0:s_3\[1225]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_13_2\[1066] = \FreqDiv_2:MODULE_4:g2:a0:s_2\[1226]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_13_1\[1067] = \FreqDiv_2:MODULE_4:g2:a0:s_1\[1227]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_13_0\[1068] = \FreqDiv_2:MODULE_4:g2:a0:s_0\[1228]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_23\[1109] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_22\[1110] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_21\[1111] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_20\[1112] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_19\[1113] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_18\[1114] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_17\[1115] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_16\[1116] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_15\[1117] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_14\[1118] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_13\[1119] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_12\[1120] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_11\[1121] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_10\[1122] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_9\[1123] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_8\[1124] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_7\[1125] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_6\[1126] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_5\[1127] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_4\[1128] = \FreqDiv_2:MODIN5_4\[1129]
Removing Lhs of wire \FreqDiv_2:MODIN5_4\[1129] = \FreqDiv_2:count_4\[1059]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_3\[1130] = \FreqDiv_2:MODIN5_3\[1131]
Removing Lhs of wire \FreqDiv_2:MODIN5_3\[1131] = \FreqDiv_2:count_3\[1060]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_2\[1132] = \FreqDiv_2:MODIN5_2\[1133]
Removing Lhs of wire \FreqDiv_2:MODIN5_2\[1133] = \FreqDiv_2:count_2\[1061]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_1\[1134] = \FreqDiv_2:MODIN5_1\[1135]
Removing Lhs of wire \FreqDiv_2:MODIN5_1\[1135] = \FreqDiv_2:count_1\[1062]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:a_0\[1136] = \FreqDiv_2:MODIN5_0\[1137]
Removing Lhs of wire \FreqDiv_2:MODIN5_0\[1137] = \FreqDiv_2:count_0\[1063]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1266] = tmpOE__A_net_0[1]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1267] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_1164_11[1268] = zero[2]
Removing Lhs of wire Net_1164_10[1269] = zero[2]
Removing Lhs of wire Net_1164_9[1270] = zero[2]
Removing Lhs of wire Net_1164_8[1271] = zero[2]
Removing Lhs of wire Net_1164_7[1272] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_1164_6[1273] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_1164_5[1274] = zero[2]
Removing Lhs of wire Net_1164_4[1275] = zero[2]
Removing Lhs of wire Net_1164_3[1276] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_1164_2[1277] = zero[2]
Removing Lhs of wire Net_1164_1[1278] = zero[2]
Removing Lhs of wire Net_1164_0[1279] = zero[2]
Removing Lhs of wire Net_1019[1280] = tmpOE__A_net_0[1]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_14_2\[1286] = \FreqDiv_1:MODULE_5:g2:a0:s_2\[1446]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_14_1\[1287] = \FreqDiv_1:MODULE_5:g2:a0:s_1\[1447]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_14_0\[1288] = \FreqDiv_1:MODULE_5:g2:a0:s_0\[1448]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_23\[1329] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_22\[1330] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_21\[1331] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_20\[1332] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_19\[1333] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_18\[1334] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_17\[1335] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_16\[1336] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_15\[1337] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_14\[1338] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_13\[1339] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_12\[1340] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_11\[1341] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_10\[1342] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_9\[1343] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_8\[1344] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_7\[1345] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_6\[1346] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_5\[1347] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_4\[1348] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_3\[1349] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_2\[1350] = \FreqDiv_1:MODIN6_2\[1351]
Removing Lhs of wire \FreqDiv_1:MODIN6_2\[1351] = \FreqDiv_1:count_2\[1283]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_1\[1352] = \FreqDiv_1:MODIN6_1\[1353]
Removing Lhs of wire \FreqDiv_1:MODIN6_1\[1353] = \FreqDiv_1:count_1\[1284]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_0\[1354] = \FreqDiv_1:MODIN6_0\[1355]
Removing Lhs of wire \FreqDiv_1:MODIN6_0\[1355] = \FreqDiv_1:count_0\[1285]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1486] = tmpOE__A_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1487] = tmpOE__A_net_0[1]
Removing Lhs of wire Net_1115[1496] = zero[2]
Removing Rhs of wire Net_1158[1497] = cmp_vv_vv_MODGEN_16[1501]
Removing Rhs of wire Net_1158[1497] = \MODULE_16:g1:a0:xeq\[3847]
Removing Rhs of wire Net_1158[1497] = \MODULE_16:g1:a0:gx:u0:aeqb_2\[3796]
Removing Rhs of wire Net_1127[1498] = cmp_vv_vv_MODGEN_15[1500]
Removing Rhs of wire Net_1127[1498] = \MODULE_15:g1:a0:xeq\[3660]
Removing Rhs of wire Net_1127[1498] = \MODULE_15:g1:a0:gx:u0:aeqb_2\[3609]
Removing Rhs of wire Net_1132[1499] = \Control_Reg_2:control_out_0\[1528]
Removing Rhs of wire Net_1132[1499] = \Control_Reg_2:control_0\[1551]
Removing Lhs of wire Net_1339_11[1502] = zero[2]
Removing Lhs of wire Net_1339_10[1503] = zero[2]
Removing Lhs of wire Net_1339_9[1504] = zero[2]
Removing Lhs of wire Net_1339_8[1505] = zero[2]
Removing Lhs of wire Net_1339_7[1506] = zero[2]
Removing Lhs of wire Net_1339_6[1507] = zero[2]
Removing Lhs of wire Net_1339_5[1508] = zero[2]
Removing Lhs of wire Net_1339_4[1509] = zero[2]
Removing Lhs of wire Net_1339_3[1510] = zero[2]
Removing Lhs of wire Net_1339_2[1511] = zero[2]
Removing Lhs of wire Net_1339_1[1512] = zero[2]
Removing Lhs of wire Net_1339_0[1513] = zero[2]
Removing Lhs of wire Net_1343_11[1514] = zero[2]
Removing Lhs of wire Net_1343_10[1515] = zero[2]
Removing Lhs of wire Net_1343_9[1516] = zero[2]
Removing Lhs of wire Net_1343_8[1517] = zero[2]
Removing Lhs of wire Net_1343_7[1518] = zero[2]
Removing Lhs of wire Net_1343_6[1519] = zero[2]
Removing Lhs of wire Net_1343_5[1520] = zero[2]
Removing Lhs of wire Net_1343_4[1521] = zero[2]
Removing Lhs of wire Net_1343_3[1522] = zero[2]
Removing Lhs of wire Net_1343_2[1523] = zero[2]
Removing Lhs of wire Net_1343_1[1524] = zero[2]
Removing Lhs of wire Net_1343_0[1525] = zero[2]
Removing Lhs of wire \Control_Reg_2:clk\[1526] = zero[2]
Removing Lhs of wire \Control_Reg_2:rst\[1527] = zero[2]
Removing Lhs of wire tmpOE__Blue_net_0[1553] = tmpOE__A_net_0[1]
Removing Lhs of wire \VDAC8_1:Net_83\[1561] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[1562] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[1563] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:ctrl_enable\[1585] = \GameTimer:TimerUDB:control_7\[1577]
Removing Lhs of wire \GameTimer:TimerUDB:ctrl_cmode_1\[1587] = zero[2]
Removing Rhs of wire \GameTimer:TimerUDB:timer_enable\[1596] = \GameTimer:TimerUDB:runmode_enable\[1608]
Removing Rhs of wire \GameTimer:TimerUDB:run_mode\[1597] = \GameTimer:TimerUDB:hwEnable\[1598]
Removing Lhs of wire \GameTimer:TimerUDB:run_mode\[1597] = \GameTimer:TimerUDB:control_7\[1577]
Removing Lhs of wire \GameTimer:TimerUDB:trigger_enable\[1600] = tmpOE__A_net_0[1]
Removing Lhs of wire \GameTimer:TimerUDB:tc_i\[1602] = \GameTimer:TimerUDB:status_tc\[1599]
Removing Lhs of wire \GameTimer:TimerUDB:capt_fifo_load_int\[1607] = \GameTimer:TimerUDB:capt_fifo_load\[1595]
Removing Lhs of wire \GameTimer:TimerUDB:status_6\[1610] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:status_5\[1611] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:status_4\[1612] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:status_0\[1613] = \GameTimer:TimerUDB:status_tc\[1599]
Removing Lhs of wire \GameTimer:TimerUDB:status_1\[1614] = \GameTimer:TimerUDB:capt_fifo_load\[1595]
Removing Rhs of wire \GameTimer:TimerUDB:status_2\[1615] = \GameTimer:TimerUDB:fifo_full\[1616]
Removing Rhs of wire \GameTimer:TimerUDB:status_3\[1617] = \GameTimer:TimerUDB:fifo_nempty\[1618]
Removing Lhs of wire Net_12[1620] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:cs_addr_2\[1621] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:cs_addr_1\[1622] = \GameTimer:TimerUDB:trig_reg\[1609]
Removing Lhs of wire \GameTimer:TimerUDB:cs_addr_0\[1623] = \GameTimer:TimerUDB:per_zero\[1601]
Removing Lhs of wire \MODULE_6:g1:a0:newa_11\[1801] = Net_756_11[87]
Removing Lhs of wire MODIN7_11[1802] = Net_756_11[87]
Removing Lhs of wire \MODULE_6:g1:a0:newa_10\[1803] = Net_756_10[90]
Removing Lhs of wire MODIN7_10[1804] = Net_756_10[90]
Removing Lhs of wire \MODULE_6:g1:a0:newa_9\[1805] = Net_756_9[92]
Removing Lhs of wire MODIN7_9[1806] = Net_756_9[92]
Removing Lhs of wire \MODULE_6:g1:a0:newa_8\[1807] = Net_756_8[94]
Removing Lhs of wire MODIN7_8[1808] = Net_756_8[94]
Removing Lhs of wire \MODULE_6:g1:a0:newa_7\[1809] = Net_756_7[96]
Removing Lhs of wire MODIN7_7[1810] = Net_756_7[96]
Removing Lhs of wire \MODULE_6:g1:a0:newa_6\[1811] = Net_756_6[98]
Removing Lhs of wire MODIN7_6[1812] = Net_756_6[98]
Removing Lhs of wire \MODULE_6:g1:a0:newa_5\[1813] = Net_756_5[100]
Removing Lhs of wire MODIN7_5[1814] = Net_756_5[100]
Removing Lhs of wire \MODULE_6:g1:a0:newa_4\[1815] = Net_756_4[102]
Removing Lhs of wire MODIN7_4[1816] = Net_756_4[102]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[1817] = Net_756_3[104]
Removing Lhs of wire MODIN7_3[1818] = Net_756_3[104]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[1819] = Net_756_2[106]
Removing Lhs of wire MODIN7_2[1820] = Net_756_2[106]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1821] = Net_756_1[108]
Removing Lhs of wire MODIN7_1[1822] = Net_756_1[108]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1823] = Net_756_0[110]
Removing Lhs of wire MODIN7_0[1824] = Net_756_0[110]
Removing Lhs of wire \MODULE_6:g1:a0:newb_11\[1825] = MODIN8_11[1826]
Removing Lhs of wire MODIN8_11[1826] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_10\[1827] = MODIN8_10[1828]
Removing Lhs of wire MODIN8_10[1828] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_9\[1829] = MODIN8_9[1830]
Removing Lhs of wire MODIN8_9[1830] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_8\[1831] = MODIN8_8[1832]
Removing Lhs of wire MODIN8_8[1832] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_7\[1833] = MODIN8_7[1834]
Removing Lhs of wire MODIN8_7[1834] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_6\[1835] = MODIN8_6[1836]
Removing Lhs of wire MODIN8_6[1836] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_5\[1837] = MODIN8_5[1838]
Removing Lhs of wire MODIN8_5[1838] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_4\[1839] = MODIN8_4[1840]
Removing Lhs of wire MODIN8_4[1840] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[1841] = MODIN8_3[1842]
Removing Lhs of wire MODIN8_3[1842] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[1843] = MODIN8_2[1844]
Removing Lhs of wire MODIN8_2[1844] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1845] = MODIN8_1[1846]
Removing Lhs of wire MODIN8_1[1846] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1847] = MODIN8_0[1848]
Removing Lhs of wire MODIN8_0[1848] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_11\[1849] = Net_756_11[87]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_10\[1850] = Net_756_10[90]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_9\[1851] = Net_756_9[92]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_8\[1852] = Net_756_8[94]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_7\[1853] = Net_756_7[96]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_6\[1854] = Net_756_6[98]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_5\[1855] = Net_756_5[100]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_4\[1856] = Net_756_4[102]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[1857] = Net_756_3[104]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[1858] = Net_756_2[106]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1859] = Net_756_1[108]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1860] = Net_756_0[110]
Removing Lhs of wire \MODULE_6:g1:a0:datab_11\[1861] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_10\[1862] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_9\[1863] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_8\[1864] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_7\[1865] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_6\[1866] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_5\[1867] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_4\[1868] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[1869] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[1870] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1871] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1872] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_11\[1873] = Net_756_11[87]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_10\[1874] = Net_756_10[90]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_9\[1875] = Net_756_9[92]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_8\[1876] = Net_756_8[94]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_7\[1877] = Net_756_7[96]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_6\[1878] = Net_756_6[98]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_5\[1879] = Net_756_5[100]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_4\[1880] = Net_756_4[102]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[1881] = Net_756_3[104]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[1882] = Net_756_2[106]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1883] = Net_756_1[108]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1884] = Net_756_0[110]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_11\[1885] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_10\[1886] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_9\[1887] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_8\[1888] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_7\[1889] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_6\[1890] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_5\[1891] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_4\[1892] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[1893] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[1894] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1895] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1896] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1910] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1908]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:albi_4\[1927] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:agbi_4\[1928] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newa_11\[1988] = Net_756_11[87]
Removing Lhs of wire MODIN9_11[1989] = Net_756_11[87]
Removing Lhs of wire \MODULE_7:g1:a0:newa_10\[1990] = Net_756_10[90]
Removing Lhs of wire MODIN9_10[1991] = Net_756_10[90]
Removing Lhs of wire \MODULE_7:g1:a0:newa_9\[1992] = Net_756_9[92]
Removing Lhs of wire MODIN9_9[1993] = Net_756_9[92]
Removing Lhs of wire \MODULE_7:g1:a0:newa_8\[1994] = Net_756_8[94]
Removing Lhs of wire MODIN9_8[1995] = Net_756_8[94]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[1996] = Net_756_7[96]
Removing Lhs of wire MODIN9_7[1997] = Net_756_7[96]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1998] = Net_756_6[98]
Removing Lhs of wire MODIN9_6[1999] = Net_756_6[98]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[2000] = Net_756_5[100]
Removing Lhs of wire MODIN9_5[2001] = Net_756_5[100]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[2002] = Net_756_4[102]
Removing Lhs of wire MODIN9_4[2003] = Net_756_4[102]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[2004] = Net_756_3[104]
Removing Lhs of wire MODIN9_3[2005] = Net_756_3[104]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[2006] = Net_756_2[106]
Removing Lhs of wire MODIN9_2[2007] = Net_756_2[106]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[2008] = Net_756_1[108]
Removing Lhs of wire MODIN9_1[2009] = Net_756_1[108]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[2010] = Net_756_0[110]
Removing Lhs of wire MODIN9_0[2011] = Net_756_0[110]
Removing Lhs of wire \MODULE_7:g1:a0:newb_11\[2012] = MODIN10_11[2013]
Removing Lhs of wire MODIN10_11[2013] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_10\[2014] = MODIN10_10[2015]
Removing Lhs of wire MODIN10_10[2015] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_9\[2016] = MODIN10_9[2017]
Removing Lhs of wire MODIN10_9[2017] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_8\[2018] = MODIN10_8[2019]
Removing Lhs of wire MODIN10_8[2019] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[2020] = MODIN10_7[2021]
Removing Lhs of wire MODIN10_7[2021] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[2022] = MODIN10_6[2023]
Removing Lhs of wire MODIN10_6[2023] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[2024] = MODIN10_5[2025]
Removing Lhs of wire MODIN10_5[2025] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[2026] = MODIN10_4[2027]
Removing Lhs of wire MODIN10_4[2027] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[2028] = MODIN10_3[2029]
Removing Lhs of wire MODIN10_3[2029] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[2030] = MODIN10_2[2031]
Removing Lhs of wire MODIN10_2[2031] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[2032] = MODIN10_1[2033]
Removing Lhs of wire MODIN10_1[2033] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[2034] = MODIN10_0[2035]
Removing Lhs of wire MODIN10_0[2035] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_11\[2036] = Net_756_11[87]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_10\[2037] = Net_756_10[90]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_9\[2038] = Net_756_9[92]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_8\[2039] = Net_756_8[94]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[2040] = Net_756_7[96]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[2041] = Net_756_6[98]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[2042] = Net_756_5[100]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[2043] = Net_756_4[102]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[2044] = Net_756_3[104]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[2045] = Net_756_2[106]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[2046] = Net_756_1[108]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[2047] = Net_756_0[110]
Removing Lhs of wire \MODULE_7:g1:a0:datab_11\[2048] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_10\[2049] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_9\[2050] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_8\[2051] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[2052] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[2053] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[2054] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[2055] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[2056] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[2057] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[2058] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[2059] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_11\[2060] = Net_756_11[87]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_10\[2061] = Net_756_10[90]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_9\[2062] = Net_756_9[92]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_8\[2063] = Net_756_8[94]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[2064] = Net_756_7[96]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[2065] = Net_756_6[98]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[2066] = Net_756_5[100]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[2067] = Net_756_4[102]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[2068] = Net_756_3[104]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[2069] = Net_756_2[106]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[2070] = Net_756_1[108]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[2071] = Net_756_0[110]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_11\[2072] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_10\[2073] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_9\[2074] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_8\[2075] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[2076] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[2077] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[2078] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[2079] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[2080] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[2081] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[2082] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[2083] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[2097] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[2095]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:albi_4\[2114] = zero[2]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:agbi_4\[2115] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newa_11\[2175] = Net_633_11[339]
Removing Lhs of wire MODIN11_11[2176] = Net_633_11[339]
Removing Lhs of wire \MODULE_8:g1:a0:newa_10\[2177] = Net_633_10[341]
Removing Lhs of wire MODIN11_10[2178] = Net_633_10[341]
Removing Lhs of wire \MODULE_8:g1:a0:newa_9\[2179] = Net_633_9[343]
Removing Lhs of wire MODIN11_9[2180] = Net_633_9[343]
Removing Lhs of wire \MODULE_8:g1:a0:newa_8\[2181] = Net_633_8[345]
Removing Lhs of wire MODIN11_8[2182] = Net_633_8[345]
Removing Lhs of wire \MODULE_8:g1:a0:newa_7\[2183] = Net_633_7[347]
Removing Lhs of wire MODIN11_7[2184] = Net_633_7[347]
Removing Lhs of wire \MODULE_8:g1:a0:newa_6\[2185] = Net_633_6[349]
Removing Lhs of wire MODIN11_6[2186] = Net_633_6[349]
Removing Lhs of wire \MODULE_8:g1:a0:newa_5\[2187] = Net_633_5[351]
Removing Lhs of wire MODIN11_5[2188] = Net_633_5[351]
Removing Lhs of wire \MODULE_8:g1:a0:newa_4\[2189] = Net_633_4[353]
Removing Lhs of wire MODIN11_4[2190] = Net_633_4[353]
Removing Lhs of wire \MODULE_8:g1:a0:newa_3\[2191] = Net_633_3[355]
Removing Lhs of wire MODIN11_3[2192] = Net_633_3[355]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[2193] = Net_633_2[357]
Removing Lhs of wire MODIN11_2[2194] = Net_633_2[357]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[2195] = Net_633_1[359]
Removing Lhs of wire MODIN11_1[2196] = Net_633_1[359]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[2197] = Net_633_0[361]
Removing Lhs of wire MODIN11_0[2198] = Net_633_0[361]
Removing Lhs of wire \MODULE_8:g1:a0:newb_11\[2199] = MODIN12_11[2200]
Removing Lhs of wire MODIN12_11[2200] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_10\[2201] = MODIN12_10[2202]
Removing Lhs of wire MODIN12_10[2202] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_9\[2203] = MODIN12_9[2204]
Removing Lhs of wire MODIN12_9[2204] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_8\[2205] = MODIN12_8[2206]
Removing Lhs of wire MODIN12_8[2206] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_7\[2207] = MODIN12_7[2208]
Removing Lhs of wire MODIN12_7[2208] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_6\[2209] = MODIN12_6[2210]
Removing Lhs of wire MODIN12_6[2210] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_5\[2211] = MODIN12_5[2212]
Removing Lhs of wire MODIN12_5[2212] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_4\[2213] = MODIN12_4[2214]
Removing Lhs of wire MODIN12_4[2214] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_3\[2215] = MODIN12_3[2216]
Removing Lhs of wire MODIN12_3[2216] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[2217] = MODIN12_2[2218]
Removing Lhs of wire MODIN12_2[2218] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[2219] = MODIN12_1[2220]
Removing Lhs of wire MODIN12_1[2220] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[2221] = MODIN12_0[2222]
Removing Lhs of wire MODIN12_0[2222] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_11\[2223] = Net_633_11[339]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_10\[2224] = Net_633_10[341]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_9\[2225] = Net_633_9[343]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_8\[2226] = Net_633_8[345]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_7\[2227] = Net_633_7[347]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_6\[2228] = Net_633_6[349]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_5\[2229] = Net_633_5[351]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_4\[2230] = Net_633_4[353]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_3\[2231] = Net_633_3[355]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[2232] = Net_633_2[357]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[2233] = Net_633_1[359]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[2234] = Net_633_0[361]
Removing Lhs of wire \MODULE_8:g1:a0:datab_11\[2235] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_10\[2236] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_9\[2237] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_8\[2238] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_7\[2239] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_6\[2240] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_5\[2241] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_4\[2242] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_3\[2243] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[2244] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[2245] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[2246] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_11\[2247] = Net_633_11[339]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_10\[2248] = Net_633_10[341]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_9\[2249] = Net_633_9[343]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_8\[2250] = Net_633_8[345]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_7\[2251] = Net_633_7[347]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_6\[2252] = Net_633_6[349]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_5\[2253] = Net_633_5[351]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_4\[2254] = Net_633_4[353]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_3\[2255] = Net_633_3[355]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[2256] = Net_633_2[357]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[2257] = Net_633_1[359]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[2258] = Net_633_0[361]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_11\[2259] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_10\[2260] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_9\[2261] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_8\[2262] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_7\[2263] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_6\[2264] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_5\[2265] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_4\[2266] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_3\[2267] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[2268] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[2269] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[2270] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[2284] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[2282]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:albi_4\[2301] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:agbi_4\[2302] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newa_11\[2362] = Net_633_11[339]
Removing Lhs of wire MODIN13_11[2363] = Net_633_11[339]
Removing Lhs of wire \MODULE_9:g1:a0:newa_10\[2364] = Net_633_10[341]
Removing Lhs of wire MODIN13_10[2365] = Net_633_10[341]
Removing Lhs of wire \MODULE_9:g1:a0:newa_9\[2366] = Net_633_9[343]
Removing Lhs of wire MODIN13_9[2367] = Net_633_9[343]
Removing Lhs of wire \MODULE_9:g1:a0:newa_8\[2368] = Net_633_8[345]
Removing Lhs of wire MODIN13_8[2369] = Net_633_8[345]
Removing Lhs of wire \MODULE_9:g1:a0:newa_7\[2370] = Net_633_7[347]
Removing Lhs of wire MODIN13_7[2371] = Net_633_7[347]
Removing Lhs of wire \MODULE_9:g1:a0:newa_6\[2372] = Net_633_6[349]
Removing Lhs of wire MODIN13_6[2373] = Net_633_6[349]
Removing Lhs of wire \MODULE_9:g1:a0:newa_5\[2374] = Net_633_5[351]
Removing Lhs of wire MODIN13_5[2375] = Net_633_5[351]
Removing Lhs of wire \MODULE_9:g1:a0:newa_4\[2376] = Net_633_4[353]
Removing Lhs of wire MODIN13_4[2377] = Net_633_4[353]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[2378] = Net_633_3[355]
Removing Lhs of wire MODIN13_3[2379] = Net_633_3[355]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[2380] = Net_633_2[357]
Removing Lhs of wire MODIN13_2[2381] = Net_633_2[357]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[2382] = Net_633_1[359]
Removing Lhs of wire MODIN13_1[2383] = Net_633_1[359]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[2384] = Net_633_0[361]
Removing Lhs of wire MODIN13_0[2385] = Net_633_0[361]
Removing Lhs of wire \MODULE_9:g1:a0:newb_11\[2386] = MODIN14_11[2387]
Removing Lhs of wire MODIN14_11[2387] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_10\[2388] = MODIN14_10[2389]
Removing Lhs of wire MODIN14_10[2389] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_9\[2390] = MODIN14_9[2391]
Removing Lhs of wire MODIN14_9[2391] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_8\[2392] = MODIN14_8[2393]
Removing Lhs of wire MODIN14_8[2393] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_7\[2394] = MODIN14_7[2395]
Removing Lhs of wire MODIN14_7[2395] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_6\[2396] = MODIN14_6[2397]
Removing Lhs of wire MODIN14_6[2397] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_5\[2398] = MODIN14_5[2399]
Removing Lhs of wire MODIN14_5[2399] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_4\[2400] = MODIN14_4[2401]
Removing Lhs of wire MODIN14_4[2401] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[2402] = MODIN14_3[2403]
Removing Lhs of wire MODIN14_3[2403] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[2404] = MODIN14_2[2405]
Removing Lhs of wire MODIN14_2[2405] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[2406] = MODIN14_1[2407]
Removing Lhs of wire MODIN14_1[2407] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[2408] = MODIN14_0[2409]
Removing Lhs of wire MODIN14_0[2409] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_11\[2410] = Net_633_11[339]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_10\[2411] = Net_633_10[341]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_9\[2412] = Net_633_9[343]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_8\[2413] = Net_633_8[345]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_7\[2414] = Net_633_7[347]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_6\[2415] = Net_633_6[349]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_5\[2416] = Net_633_5[351]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_4\[2417] = Net_633_4[353]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[2418] = Net_633_3[355]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[2419] = Net_633_2[357]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[2420] = Net_633_1[359]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[2421] = Net_633_0[361]
Removing Lhs of wire \MODULE_9:g1:a0:datab_11\[2422] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_10\[2423] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_9\[2424] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_8\[2425] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_7\[2426] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_6\[2427] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_5\[2428] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_4\[2429] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[2430] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[2431] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[2432] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[2433] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_11\[2434] = Net_633_11[339]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_10\[2435] = Net_633_10[341]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_9\[2436] = Net_633_9[343]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_8\[2437] = Net_633_8[345]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_7\[2438] = Net_633_7[347]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_6\[2439] = Net_633_6[349]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_5\[2440] = Net_633_5[351]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_4\[2441] = Net_633_4[353]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[2442] = Net_633_3[355]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[2443] = Net_633_2[357]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[2444] = Net_633_1[359]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[2445] = Net_633_0[361]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_11\[2446] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_10\[2447] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_9\[2448] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_8\[2449] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_7\[2450] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_6\[2451] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_5\[2452] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_4\[2453] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[2454] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[2455] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[2456] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[2457] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[2471] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[2469]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:albi_4\[2488] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:agbi_4\[2489] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newa_11\[2549] = Net_633_11[339]
Removing Lhs of wire MODIN15_11[2550] = Net_633_11[339]
Removing Lhs of wire \MODULE_10:g1:a0:newa_10\[2551] = Net_633_10[341]
Removing Lhs of wire MODIN15_10[2552] = Net_633_10[341]
Removing Lhs of wire \MODULE_10:g1:a0:newa_9\[2553] = Net_633_9[343]
Removing Lhs of wire MODIN15_9[2554] = Net_633_9[343]
Removing Lhs of wire \MODULE_10:g1:a0:newa_8\[2555] = Net_633_8[345]
Removing Lhs of wire MODIN15_8[2556] = Net_633_8[345]
Removing Lhs of wire \MODULE_10:g1:a0:newa_7\[2557] = Net_633_7[347]
Removing Lhs of wire MODIN15_7[2558] = Net_633_7[347]
Removing Lhs of wire \MODULE_10:g1:a0:newa_6\[2559] = Net_633_6[349]
Removing Lhs of wire MODIN15_6[2560] = Net_633_6[349]
Removing Lhs of wire \MODULE_10:g1:a0:newa_5\[2561] = Net_633_5[351]
Removing Lhs of wire MODIN15_5[2562] = Net_633_5[351]
Removing Lhs of wire \MODULE_10:g1:a0:newa_4\[2563] = Net_633_4[353]
Removing Lhs of wire MODIN15_4[2564] = Net_633_4[353]
Removing Lhs of wire \MODULE_10:g1:a0:newa_3\[2565] = Net_633_3[355]
Removing Lhs of wire MODIN15_3[2566] = Net_633_3[355]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[2567] = Net_633_2[357]
Removing Lhs of wire MODIN15_2[2568] = Net_633_2[357]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[2569] = Net_633_1[359]
Removing Lhs of wire MODIN15_1[2570] = Net_633_1[359]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[2571] = Net_633_0[361]
Removing Lhs of wire MODIN15_0[2572] = Net_633_0[361]
Removing Lhs of wire \MODULE_10:g1:a0:newb_11\[2573] = MODIN16_11[2574]
Removing Lhs of wire MODIN16_11[2574] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_10\[2575] = MODIN16_10[2576]
Removing Lhs of wire MODIN16_10[2576] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_9\[2577] = MODIN16_9[2578]
Removing Lhs of wire MODIN16_9[2578] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_8\[2579] = MODIN16_8[2580]
Removing Lhs of wire MODIN16_8[2580] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_7\[2581] = MODIN16_7[2582]
Removing Lhs of wire MODIN16_7[2582] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_6\[2583] = MODIN16_6[2584]
Removing Lhs of wire MODIN16_6[2584] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_5\[2585] = MODIN16_5[2586]
Removing Lhs of wire MODIN16_5[2586] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_4\[2587] = MODIN16_4[2588]
Removing Lhs of wire MODIN16_4[2588] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_3\[2589] = MODIN16_3[2590]
Removing Lhs of wire MODIN16_3[2590] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[2591] = MODIN16_2[2592]
Removing Lhs of wire MODIN16_2[2592] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[2593] = MODIN16_1[2594]
Removing Lhs of wire MODIN16_1[2594] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[2595] = MODIN16_0[2596]
Removing Lhs of wire MODIN16_0[2596] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_11\[2597] = Net_633_11[339]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_10\[2598] = Net_633_10[341]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_9\[2599] = Net_633_9[343]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_8\[2600] = Net_633_8[345]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_7\[2601] = Net_633_7[347]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_6\[2602] = Net_633_6[349]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_5\[2603] = Net_633_5[351]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_4\[2604] = Net_633_4[353]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_3\[2605] = Net_633_3[355]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[2606] = Net_633_2[357]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[2607] = Net_633_1[359]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[2608] = Net_633_0[361]
Removing Lhs of wire \MODULE_10:g1:a0:datab_11\[2609] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_10\[2610] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_9\[2611] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_8\[2612] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_7\[2613] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_6\[2614] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_5\[2615] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_4\[2616] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_3\[2617] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[2618] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[2619] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[2620] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_11\[2621] = Net_633_11[339]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_10\[2622] = Net_633_10[341]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_9\[2623] = Net_633_9[343]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_8\[2624] = Net_633_8[345]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_7\[2625] = Net_633_7[347]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_6\[2626] = Net_633_6[349]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_5\[2627] = Net_633_5[351]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_4\[2628] = Net_633_4[353]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_3\[2629] = Net_633_3[355]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[2630] = Net_633_2[357]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[2631] = Net_633_1[359]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[2632] = Net_633_0[361]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_11\[2633] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_10\[2634] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_9\[2635] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_8\[2636] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_7\[2637] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_6\[2638] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_5\[2639] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_4\[2640] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_3\[2641] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[2642] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[2643] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[2644] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eq_0\[2658] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[2656]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:albi_4\[2675] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:agbi_4\[2676] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newa_11\[2736] = Net_633_11[339]
Removing Lhs of wire MODIN17_11[2737] = Net_633_11[339]
Removing Lhs of wire \MODULE_11:g1:a0:newa_10\[2738] = Net_633_10[341]
Removing Lhs of wire MODIN17_10[2739] = Net_633_10[341]
Removing Lhs of wire \MODULE_11:g1:a0:newa_9\[2740] = Net_633_9[343]
Removing Lhs of wire MODIN17_9[2741] = Net_633_9[343]
Removing Lhs of wire \MODULE_11:g1:a0:newa_8\[2742] = Net_633_8[345]
Removing Lhs of wire MODIN17_8[2743] = Net_633_8[345]
Removing Lhs of wire \MODULE_11:g1:a0:newa_7\[2744] = Net_633_7[347]
Removing Lhs of wire MODIN17_7[2745] = Net_633_7[347]
Removing Lhs of wire \MODULE_11:g1:a0:newa_6\[2746] = Net_633_6[349]
Removing Lhs of wire MODIN17_6[2747] = Net_633_6[349]
Removing Lhs of wire \MODULE_11:g1:a0:newa_5\[2748] = Net_633_5[351]
Removing Lhs of wire MODIN17_5[2749] = Net_633_5[351]
Removing Lhs of wire \MODULE_11:g1:a0:newa_4\[2750] = Net_633_4[353]
Removing Lhs of wire MODIN17_4[2751] = Net_633_4[353]
Removing Lhs of wire \MODULE_11:g1:a0:newa_3\[2752] = Net_633_3[355]
Removing Lhs of wire MODIN17_3[2753] = Net_633_3[355]
Removing Lhs of wire \MODULE_11:g1:a0:newa_2\[2754] = Net_633_2[357]
Removing Lhs of wire MODIN17_2[2755] = Net_633_2[357]
Removing Lhs of wire \MODULE_11:g1:a0:newa_1\[2756] = Net_633_1[359]
Removing Lhs of wire MODIN17_1[2757] = Net_633_1[359]
Removing Lhs of wire \MODULE_11:g1:a0:newa_0\[2758] = Net_633_0[361]
Removing Lhs of wire MODIN17_0[2759] = Net_633_0[361]
Removing Lhs of wire \MODULE_11:g1:a0:newb_11\[2760] = MODIN18_11[2761]
Removing Lhs of wire MODIN18_11[2761] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_10\[2762] = MODIN18_10[2763]
Removing Lhs of wire MODIN18_10[2763] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_9\[2764] = MODIN18_9[2765]
Removing Lhs of wire MODIN18_9[2765] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_8\[2766] = MODIN18_8[2767]
Removing Lhs of wire MODIN18_8[2767] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_7\[2768] = MODIN18_7[2769]
Removing Lhs of wire MODIN18_7[2769] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_6\[2770] = MODIN18_6[2771]
Removing Lhs of wire MODIN18_6[2771] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_5\[2772] = MODIN18_5[2773]
Removing Lhs of wire MODIN18_5[2773] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_4\[2774] = MODIN18_4[2775]
Removing Lhs of wire MODIN18_4[2775] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_3\[2776] = MODIN18_3[2777]
Removing Lhs of wire MODIN18_3[2777] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:newb_2\[2778] = MODIN18_2[2779]
Removing Lhs of wire MODIN18_2[2779] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_1\[2780] = MODIN18_1[2781]
Removing Lhs of wire MODIN18_1[2781] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_0\[2782] = MODIN18_0[2783]
Removing Lhs of wire MODIN18_0[2783] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_11\[2784] = Net_633_11[339]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_10\[2785] = Net_633_10[341]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_9\[2786] = Net_633_9[343]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_8\[2787] = Net_633_8[345]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_7\[2788] = Net_633_7[347]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_6\[2789] = Net_633_6[349]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_5\[2790] = Net_633_5[351]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_4\[2791] = Net_633_4[353]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_3\[2792] = Net_633_3[355]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_2\[2793] = Net_633_2[357]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_1\[2794] = Net_633_1[359]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_0\[2795] = Net_633_0[361]
Removing Lhs of wire \MODULE_11:g1:a0:datab_11\[2796] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_10\[2797] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_9\[2798] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_8\[2799] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_7\[2800] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_6\[2801] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_5\[2802] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_4\[2803] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_3\[2804] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:datab_2\[2805] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_1\[2806] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_0\[2807] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_11\[2808] = Net_633_11[339]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_10\[2809] = Net_633_10[341]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_9\[2810] = Net_633_9[343]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_8\[2811] = Net_633_8[345]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_7\[2812] = Net_633_7[347]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_6\[2813] = Net_633_6[349]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_5\[2814] = Net_633_5[351]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_4\[2815] = Net_633_4[353]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_3\[2816] = Net_633_3[355]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_2\[2817] = Net_633_2[357]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_1\[2818] = Net_633_1[359]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_0\[2819] = Net_633_0[361]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_11\[2820] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_10\[2821] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_9\[2822] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_8\[2823] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_7\[2824] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_6\[2825] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_5\[2826] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_4\[2827] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_3\[2828] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_2\[2829] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_1\[2830] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_0\[2831] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:aeqb_0\[2844] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:eq_0\[2845] = \MODULE_11:g1:a0:gx:u0:xnor_array_0\[2843]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:eq_8\[2856] = \MODULE_11:g1:a0:gx:u0:xnor_array_8\[2835]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:eqi_1\[2860] = \MODULE_11:g1:a0:gx:u0:eq_11\[2859]
Removing Lhs of wire \MODULE_12:g1:a0:newa_11\[2923] = Net_756_11[87]
Removing Lhs of wire MODIN19_11[2924] = Net_756_11[87]
Removing Lhs of wire \MODULE_12:g1:a0:newa_10\[2925] = Net_756_10[90]
Removing Lhs of wire MODIN19_10[2926] = Net_756_10[90]
Removing Lhs of wire \MODULE_12:g1:a0:newa_9\[2927] = Net_756_9[92]
Removing Lhs of wire MODIN19_9[2928] = Net_756_9[92]
Removing Lhs of wire \MODULE_12:g1:a0:newa_8\[2929] = Net_756_8[94]
Removing Lhs of wire MODIN19_8[2930] = Net_756_8[94]
Removing Lhs of wire \MODULE_12:g1:a0:newa_7\[2931] = Net_756_7[96]
Removing Lhs of wire MODIN19_7[2932] = Net_756_7[96]
Removing Lhs of wire \MODULE_12:g1:a0:newa_6\[2933] = Net_756_6[98]
Removing Lhs of wire MODIN19_6[2934] = Net_756_6[98]
Removing Lhs of wire \MODULE_12:g1:a0:newa_5\[2935] = Net_756_5[100]
Removing Lhs of wire MODIN19_5[2936] = Net_756_5[100]
Removing Lhs of wire \MODULE_12:g1:a0:newa_4\[2937] = Net_756_4[102]
Removing Lhs of wire MODIN19_4[2938] = Net_756_4[102]
Removing Lhs of wire \MODULE_12:g1:a0:newa_3\[2939] = Net_756_3[104]
Removing Lhs of wire MODIN19_3[2940] = Net_756_3[104]
Removing Lhs of wire \MODULE_12:g1:a0:newa_2\[2941] = Net_756_2[106]
Removing Lhs of wire MODIN19_2[2942] = Net_756_2[106]
Removing Lhs of wire \MODULE_12:g1:a0:newa_1\[2943] = Net_756_1[108]
Removing Lhs of wire MODIN19_1[2944] = Net_756_1[108]
Removing Lhs of wire \MODULE_12:g1:a0:newa_0\[2945] = Net_756_0[110]
Removing Lhs of wire MODIN19_0[2946] = Net_756_0[110]
Removing Lhs of wire \MODULE_12:g1:a0:newb_11\[2947] = MODIN20_11[2948]
Removing Lhs of wire MODIN20_11[2948] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_10\[2949] = MODIN20_10[2950]
Removing Lhs of wire MODIN20_10[2950] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_9\[2951] = MODIN20_9[2952]
Removing Lhs of wire MODIN20_9[2952] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_8\[2953] = MODIN20_8[2954]
Removing Lhs of wire MODIN20_8[2954] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_7\[2955] = MODIN20_7[2956]
Removing Lhs of wire MODIN20_7[2956] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_6\[2957] = MODIN20_6[2958]
Removing Lhs of wire MODIN20_6[2958] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_5\[2959] = MODIN20_5[2960]
Removing Lhs of wire MODIN20_5[2960] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_4\[2961] = MODIN20_4[2962]
Removing Lhs of wire MODIN20_4[2962] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_3\[2963] = MODIN20_3[2964]
Removing Lhs of wire MODIN20_3[2964] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_2\[2965] = MODIN20_2[2966]
Removing Lhs of wire MODIN20_2[2966] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:newb_1\[2967] = MODIN20_1[2968]
Removing Lhs of wire MODIN20_1[2968] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_0\[2969] = MODIN20_0[2970]
Removing Lhs of wire MODIN20_0[2970] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_11\[2971] = Net_756_11[87]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_10\[2972] = Net_756_10[90]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_9\[2973] = Net_756_9[92]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_8\[2974] = Net_756_8[94]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_7\[2975] = Net_756_7[96]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_6\[2976] = Net_756_6[98]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_5\[2977] = Net_756_5[100]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_4\[2978] = Net_756_4[102]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_3\[2979] = Net_756_3[104]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_2\[2980] = Net_756_2[106]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_1\[2981] = Net_756_1[108]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_0\[2982] = Net_756_0[110]
Removing Lhs of wire \MODULE_12:g1:a0:datab_11\[2983] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_10\[2984] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_9\[2985] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_8\[2986] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_7\[2987] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_6\[2988] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_5\[2989] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_4\[2990] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_3\[2991] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_2\[2992] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:datab_1\[2993] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_0\[2994] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_11\[2995] = Net_756_11[87]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_10\[2996] = Net_756_10[90]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_9\[2997] = Net_756_9[92]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_8\[2998] = Net_756_8[94]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_7\[2999] = Net_756_7[96]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_6\[3000] = Net_756_6[98]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_5\[3001] = Net_756_5[100]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_4\[3002] = Net_756_4[102]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_3\[3003] = Net_756_3[104]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_2\[3004] = Net_756_2[106]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_1\[3005] = Net_756_1[108]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_0\[3006] = Net_756_0[110]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_11\[3007] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_10\[3008] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_9\[3009] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_8\[3010] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_7\[3011] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_6\[3012] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_5\[3013] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_4\[3014] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_3\[3015] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_2\[3016] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_1\[3017] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_0\[3018] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:aeqb_0\[3031] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:eq_0\[3032] = \MODULE_12:g1:a0:gx:u0:xnor_array_0\[3030]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:eq_8\[3043] = \MODULE_12:g1:a0:gx:u0:xnor_array_8\[3022]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:eqi_1\[3047] = \MODULE_12:g1:a0:gx:u0:eq_11\[3046]
Removing Lhs of wire \MODULE_13:g1:a0:newa_11\[3110] = Net_756_11[87]
Removing Lhs of wire MODIN21_11[3111] = Net_756_11[87]
Removing Lhs of wire \MODULE_13:g1:a0:newa_10\[3112] = Net_756_10[90]
Removing Lhs of wire MODIN21_10[3113] = Net_756_10[90]
Removing Lhs of wire \MODULE_13:g1:a0:newa_9\[3114] = Net_756_9[92]
Removing Lhs of wire MODIN21_9[3115] = Net_756_9[92]
Removing Lhs of wire \MODULE_13:g1:a0:newa_8\[3116] = Net_756_8[94]
Removing Lhs of wire MODIN21_8[3117] = Net_756_8[94]
Removing Lhs of wire \MODULE_13:g1:a0:newa_7\[3118] = Net_756_7[96]
Removing Lhs of wire MODIN21_7[3119] = Net_756_7[96]
Removing Lhs of wire \MODULE_13:g1:a0:newa_6\[3120] = Net_756_6[98]
Removing Lhs of wire MODIN21_6[3121] = Net_756_6[98]
Removing Lhs of wire \MODULE_13:g1:a0:newa_5\[3122] = Net_756_5[100]
Removing Lhs of wire MODIN21_5[3123] = Net_756_5[100]
Removing Lhs of wire \MODULE_13:g1:a0:newa_4\[3124] = Net_756_4[102]
Removing Lhs of wire MODIN21_4[3125] = Net_756_4[102]
Removing Lhs of wire \MODULE_13:g1:a0:newa_3\[3126] = Net_756_3[104]
Removing Lhs of wire MODIN21_3[3127] = Net_756_3[104]
Removing Lhs of wire \MODULE_13:g1:a0:newa_2\[3128] = Net_756_2[106]
Removing Lhs of wire MODIN21_2[3129] = Net_756_2[106]
Removing Lhs of wire \MODULE_13:g1:a0:newa_1\[3130] = Net_756_1[108]
Removing Lhs of wire MODIN21_1[3131] = Net_756_1[108]
Removing Lhs of wire \MODULE_13:g1:a0:newa_0\[3132] = Net_756_0[110]
Removing Lhs of wire MODIN21_0[3133] = Net_756_0[110]
Removing Lhs of wire \MODULE_13:g1:a0:newb_11\[3134] = MODIN22_11[3135]
Removing Lhs of wire MODIN22_11[3135] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_10\[3136] = MODIN22_10[3137]
Removing Lhs of wire MODIN22_10[3137] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_9\[3138] = MODIN22_9[3139]
Removing Lhs of wire MODIN22_9[3139] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:newb_8\[3140] = MODIN22_8[3141]
Removing Lhs of wire MODIN22_8[3141] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_7\[3142] = MODIN22_7[3143]
Removing Lhs of wire MODIN22_7[3143] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_6\[3144] = MODIN22_6[3145]
Removing Lhs of wire MODIN22_6[3145] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:newb_5\[3146] = MODIN22_5[3147]
Removing Lhs of wire MODIN22_5[3147] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_4\[3148] = MODIN22_4[3149]
Removing Lhs of wire MODIN22_4[3149] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:newb_3\[3150] = MODIN22_3[3151]
Removing Lhs of wire MODIN22_3[3151] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:newb_2\[3152] = MODIN22_2[3153]
Removing Lhs of wire MODIN22_2[3153] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_1\[3154] = MODIN22_1[3155]
Removing Lhs of wire MODIN22_1[3155] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:newb_0\[3156] = MODIN22_0[3157]
Removing Lhs of wire MODIN22_0[3157] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_11\[3158] = Net_756_11[87]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_10\[3159] = Net_756_10[90]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_9\[3160] = Net_756_9[92]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_8\[3161] = Net_756_8[94]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_7\[3162] = Net_756_7[96]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_6\[3163] = Net_756_6[98]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_5\[3164] = Net_756_5[100]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_4\[3165] = Net_756_4[102]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_3\[3166] = Net_756_3[104]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_2\[3167] = Net_756_2[106]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_1\[3168] = Net_756_1[108]
Removing Lhs of wire \MODULE_13:g1:a0:dataa_0\[3169] = Net_756_0[110]
Removing Lhs of wire \MODULE_13:g1:a0:datab_11\[3170] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_10\[3171] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_9\[3172] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:datab_8\[3173] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_7\[3174] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_6\[3175] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:datab_5\[3176] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_4\[3177] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:datab_3\[3178] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:datab_2\[3179] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_1\[3180] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:datab_0\[3181] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_11\[3182] = Net_756_11[87]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_10\[3183] = Net_756_10[90]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_9\[3184] = Net_756_9[92]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_8\[3185] = Net_756_8[94]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_7\[3186] = Net_756_7[96]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_6\[3187] = Net_756_6[98]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_5\[3188] = Net_756_5[100]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_4\[3189] = Net_756_4[102]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_3\[3190] = Net_756_3[104]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_2\[3191] = Net_756_2[106]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_1\[3192] = Net_756_1[108]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:a_0\[3193] = Net_756_0[110]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_11\[3194] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_10\[3195] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_9\[3196] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_8\[3197] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_7\[3198] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_6\[3199] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_5\[3200] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_4\[3201] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_3\[3202] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_2\[3203] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_1\[3204] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:b_0\[3205] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:eq_0\[3219] = \MODULE_13:g1:a0:gx:u0:xnor_array_0\[3217]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:albi_4\[3236] = zero[2]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:agbi_4\[3237] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newa_11\[3297] = Net_633_11[339]
Removing Lhs of wire MODIN23_11[3298] = Net_633_11[339]
Removing Lhs of wire \MODULE_14:g1:a0:newa_10\[3299] = Net_633_10[341]
Removing Lhs of wire MODIN23_10[3300] = Net_633_10[341]
Removing Lhs of wire \MODULE_14:g1:a0:newa_9\[3301] = Net_633_9[343]
Removing Lhs of wire MODIN23_9[3302] = Net_633_9[343]
Removing Lhs of wire \MODULE_14:g1:a0:newa_8\[3303] = Net_633_8[345]
Removing Lhs of wire MODIN23_8[3304] = Net_633_8[345]
Removing Lhs of wire \MODULE_14:g1:a0:newa_7\[3305] = Net_633_7[347]
Removing Lhs of wire MODIN23_7[3306] = Net_633_7[347]
Removing Lhs of wire \MODULE_14:g1:a0:newa_6\[3307] = Net_633_6[349]
Removing Lhs of wire MODIN23_6[3308] = Net_633_6[349]
Removing Lhs of wire \MODULE_14:g1:a0:newa_5\[3309] = Net_633_5[351]
Removing Lhs of wire MODIN23_5[3310] = Net_633_5[351]
Removing Lhs of wire \MODULE_14:g1:a0:newa_4\[3311] = Net_633_4[353]
Removing Lhs of wire MODIN23_4[3312] = Net_633_4[353]
Removing Lhs of wire \MODULE_14:g1:a0:newa_3\[3313] = Net_633_3[355]
Removing Lhs of wire MODIN23_3[3314] = Net_633_3[355]
Removing Lhs of wire \MODULE_14:g1:a0:newa_2\[3315] = Net_633_2[357]
Removing Lhs of wire MODIN23_2[3316] = Net_633_2[357]
Removing Lhs of wire \MODULE_14:g1:a0:newa_1\[3317] = Net_633_1[359]
Removing Lhs of wire MODIN23_1[3318] = Net_633_1[359]
Removing Lhs of wire \MODULE_14:g1:a0:newa_0\[3319] = Net_633_0[361]
Removing Lhs of wire MODIN23_0[3320] = Net_633_0[361]
Removing Lhs of wire \MODULE_14:g1:a0:newb_11\[3321] = MODIN24_11[3322]
Removing Lhs of wire MODIN24_11[3322] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_10\[3323] = MODIN24_10[3324]
Removing Lhs of wire MODIN24_10[3324] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_9\[3325] = MODIN24_9[3326]
Removing Lhs of wire MODIN24_9[3326] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_8\[3327] = MODIN24_8[3328]
Removing Lhs of wire MODIN24_8[3328] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_7\[3329] = MODIN24_7[3330]
Removing Lhs of wire MODIN24_7[3330] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:newb_6\[3331] = MODIN24_6[3332]
Removing Lhs of wire MODIN24_6[3332] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:newb_5\[3333] = MODIN24_5[3334]
Removing Lhs of wire MODIN24_5[3334] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_4\[3335] = MODIN24_4[3336]
Removing Lhs of wire MODIN24_4[3336] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_3\[3337] = MODIN24_3[3338]
Removing Lhs of wire MODIN24_3[3338] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:newb_2\[3339] = MODIN24_2[3340]
Removing Lhs of wire MODIN24_2[3340] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_1\[3341] = MODIN24_1[3342]
Removing Lhs of wire MODIN24_1[3342] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:newb_0\[3343] = MODIN24_0[3344]
Removing Lhs of wire MODIN24_0[3344] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_11\[3345] = Net_633_11[339]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_10\[3346] = Net_633_10[341]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_9\[3347] = Net_633_9[343]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_8\[3348] = Net_633_8[345]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_7\[3349] = Net_633_7[347]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_6\[3350] = Net_633_6[349]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_5\[3351] = Net_633_5[351]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_4\[3352] = Net_633_4[353]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_3\[3353] = Net_633_3[355]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_2\[3354] = Net_633_2[357]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_1\[3355] = Net_633_1[359]
Removing Lhs of wire \MODULE_14:g1:a0:dataa_0\[3356] = Net_633_0[361]
Removing Lhs of wire \MODULE_14:g1:a0:datab_11\[3357] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_10\[3358] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_9\[3359] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_8\[3360] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_7\[3361] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:datab_6\[3362] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:datab_5\[3363] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_4\[3364] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_3\[3365] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:datab_2\[3366] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_1\[3367] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:datab_0\[3368] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_11\[3369] = Net_633_11[339]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_10\[3370] = Net_633_10[341]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_9\[3371] = Net_633_9[343]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_8\[3372] = Net_633_8[345]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_7\[3373] = Net_633_7[347]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_6\[3374] = Net_633_6[349]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_5\[3375] = Net_633_5[351]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_4\[3376] = Net_633_4[353]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_3\[3377] = Net_633_3[355]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_2\[3378] = Net_633_2[357]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_1\[3379] = Net_633_1[359]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:a_0\[3380] = Net_633_0[361]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_11\[3381] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_10\[3382] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_9\[3383] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_8\[3384] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_7\[3385] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_6\[3386] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_5\[3387] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_4\[3388] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_3\[3389] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_2\[3390] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_1\[3391] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:b_0\[3392] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:aeqb_0\[3405] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eq_0\[3406] = \MODULE_14:g1:a0:gx:u0:xnor_array_0\[3404]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eq_8\[3417] = \MODULE_14:g1:a0:gx:u0:xnor_array_8\[3396]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eqi_1\[3421] = \MODULE_14:g1:a0:gx:u0:eq_11\[3420]
Removing Lhs of wire \MODULE_15:g1:a0:newa_11\[3484] = Net_756_11[87]
Removing Lhs of wire MODIN25_11[3485] = Net_756_11[87]
Removing Lhs of wire \MODULE_15:g1:a0:newa_10\[3486] = Net_756_10[90]
Removing Lhs of wire MODIN25_10[3487] = Net_756_10[90]
Removing Lhs of wire \MODULE_15:g1:a0:newa_9\[3488] = Net_756_9[92]
Removing Lhs of wire MODIN25_9[3489] = Net_756_9[92]
Removing Lhs of wire \MODULE_15:g1:a0:newa_8\[3490] = Net_756_8[94]
Removing Lhs of wire MODIN25_8[3491] = Net_756_8[94]
Removing Lhs of wire \MODULE_15:g1:a0:newa_7\[3492] = Net_756_7[96]
Removing Lhs of wire MODIN25_7[3493] = Net_756_7[96]
Removing Lhs of wire \MODULE_15:g1:a0:newa_6\[3494] = Net_756_6[98]
Removing Lhs of wire MODIN25_6[3495] = Net_756_6[98]
Removing Lhs of wire \MODULE_15:g1:a0:newa_5\[3496] = Net_756_5[100]
Removing Lhs of wire MODIN25_5[3497] = Net_756_5[100]
Removing Lhs of wire \MODULE_15:g1:a0:newa_4\[3498] = Net_756_4[102]
Removing Lhs of wire MODIN25_4[3499] = Net_756_4[102]
Removing Lhs of wire \MODULE_15:g1:a0:newa_3\[3500] = Net_756_3[104]
Removing Lhs of wire MODIN25_3[3501] = Net_756_3[104]
Removing Lhs of wire \MODULE_15:g1:a0:newa_2\[3502] = Net_756_2[106]
Removing Lhs of wire MODIN25_2[3503] = Net_756_2[106]
Removing Lhs of wire \MODULE_15:g1:a0:newa_1\[3504] = Net_756_1[108]
Removing Lhs of wire MODIN25_1[3505] = Net_756_1[108]
Removing Lhs of wire \MODULE_15:g1:a0:newa_0\[3506] = Net_756_0[110]
Removing Lhs of wire MODIN25_0[3507] = Net_756_0[110]
Removing Lhs of wire \MODULE_15:g1:a0:newb_11\[3508] = MODIN26_11[3509]
Removing Lhs of wire MODIN26_11[3509] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_10\[3510] = MODIN26_10[3511]
Removing Lhs of wire MODIN26_10[3511] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_9\[3512] = MODIN26_9[3513]
Removing Lhs of wire MODIN26_9[3513] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_8\[3514] = MODIN26_8[3515]
Removing Lhs of wire MODIN26_8[3515] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_7\[3516] = MODIN26_7[3517]
Removing Lhs of wire MODIN26_7[3517] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_6\[3518] = MODIN26_6[3519]
Removing Lhs of wire MODIN26_6[3519] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_5\[3520] = MODIN26_5[3521]
Removing Lhs of wire MODIN26_5[3521] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_4\[3522] = MODIN26_4[3523]
Removing Lhs of wire MODIN26_4[3523] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_3\[3524] = MODIN26_3[3525]
Removing Lhs of wire MODIN26_3[3525] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_2\[3526] = MODIN26_2[3527]
Removing Lhs of wire MODIN26_2[3527] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_1\[3528] = MODIN26_1[3529]
Removing Lhs of wire MODIN26_1[3529] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:newb_0\[3530] = MODIN26_0[3531]
Removing Lhs of wire MODIN26_0[3531] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_11\[3532] = Net_756_11[87]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_10\[3533] = Net_756_10[90]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_9\[3534] = Net_756_9[92]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_8\[3535] = Net_756_8[94]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_7\[3536] = Net_756_7[96]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_6\[3537] = Net_756_6[98]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_5\[3538] = Net_756_5[100]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_4\[3539] = Net_756_4[102]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_3\[3540] = Net_756_3[104]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_2\[3541] = Net_756_2[106]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_1\[3542] = Net_756_1[108]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_0\[3543] = Net_756_0[110]
Removing Lhs of wire \MODULE_15:g1:a0:datab_11\[3544] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_10\[3545] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_9\[3546] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_8\[3547] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_7\[3548] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_6\[3549] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_5\[3550] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_4\[3551] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_3\[3552] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_2\[3553] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_1\[3554] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:datab_0\[3555] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_11\[3556] = Net_756_11[87]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_10\[3557] = Net_756_10[90]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_9\[3558] = Net_756_9[92]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_8\[3559] = Net_756_8[94]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_7\[3560] = Net_756_7[96]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_6\[3561] = Net_756_6[98]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_5\[3562] = Net_756_5[100]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_4\[3563] = Net_756_4[102]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_3\[3564] = Net_756_3[104]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_2\[3565] = Net_756_2[106]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_1\[3566] = Net_756_1[108]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_0\[3567] = Net_756_0[110]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_11\[3568] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_10\[3569] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_9\[3570] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_8\[3571] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_7\[3572] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_6\[3573] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_5\[3574] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_4\[3575] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_3\[3576] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_2\[3577] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_1\[3578] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_0\[3579] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:aeqb_0\[3592] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:eq_0\[3593] = \MODULE_15:g1:a0:gx:u0:xnor_array_0\[3591]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:eq_8\[3604] = \MODULE_15:g1:a0:gx:u0:xnor_array_8\[3583]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:eqi_1\[3608] = \MODULE_15:g1:a0:gx:u0:eq_11\[3607]
Removing Lhs of wire \MODULE_16:g1:a0:newa_11\[3671] = Net_633_11[339]
Removing Lhs of wire MODIN27_11[3672] = Net_633_11[339]
Removing Lhs of wire \MODULE_16:g1:a0:newa_10\[3673] = Net_633_10[341]
Removing Lhs of wire MODIN27_10[3674] = Net_633_10[341]
Removing Lhs of wire \MODULE_16:g1:a0:newa_9\[3675] = Net_633_9[343]
Removing Lhs of wire MODIN27_9[3676] = Net_633_9[343]
Removing Lhs of wire \MODULE_16:g1:a0:newa_8\[3677] = Net_633_8[345]
Removing Lhs of wire MODIN27_8[3678] = Net_633_8[345]
Removing Lhs of wire \MODULE_16:g1:a0:newa_7\[3679] = Net_633_7[347]
Removing Lhs of wire MODIN27_7[3680] = Net_633_7[347]
Removing Lhs of wire \MODULE_16:g1:a0:newa_6\[3681] = Net_633_6[349]
Removing Lhs of wire MODIN27_6[3682] = Net_633_6[349]
Removing Lhs of wire \MODULE_16:g1:a0:newa_5\[3683] = Net_633_5[351]
Removing Lhs of wire MODIN27_5[3684] = Net_633_5[351]
Removing Lhs of wire \MODULE_16:g1:a0:newa_4\[3685] = Net_633_4[353]
Removing Lhs of wire MODIN27_4[3686] = Net_633_4[353]
Removing Lhs of wire \MODULE_16:g1:a0:newa_3\[3687] = Net_633_3[355]
Removing Lhs of wire MODIN27_3[3688] = Net_633_3[355]
Removing Lhs of wire \MODULE_16:g1:a0:newa_2\[3689] = Net_633_2[357]
Removing Lhs of wire MODIN27_2[3690] = Net_633_2[357]
Removing Lhs of wire \MODULE_16:g1:a0:newa_1\[3691] = Net_633_1[359]
Removing Lhs of wire MODIN27_1[3692] = Net_633_1[359]
Removing Lhs of wire \MODULE_16:g1:a0:newa_0\[3693] = Net_633_0[361]
Removing Lhs of wire MODIN27_0[3694] = Net_633_0[361]
Removing Lhs of wire \MODULE_16:g1:a0:newb_11\[3695] = MODIN28_11[3696]
Removing Lhs of wire MODIN28_11[3696] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_10\[3697] = MODIN28_10[3698]
Removing Lhs of wire MODIN28_10[3698] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_9\[3699] = MODIN28_9[3700]
Removing Lhs of wire MODIN28_9[3700] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_8\[3701] = MODIN28_8[3702]
Removing Lhs of wire MODIN28_8[3702] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_7\[3703] = MODIN28_7[3704]
Removing Lhs of wire MODIN28_7[3704] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_6\[3705] = MODIN28_6[3706]
Removing Lhs of wire MODIN28_6[3706] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_5\[3707] = MODIN28_5[3708]
Removing Lhs of wire MODIN28_5[3708] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_4\[3709] = MODIN28_4[3710]
Removing Lhs of wire MODIN28_4[3710] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_3\[3711] = MODIN28_3[3712]
Removing Lhs of wire MODIN28_3[3712] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_2\[3713] = MODIN28_2[3714]
Removing Lhs of wire MODIN28_2[3714] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_1\[3715] = MODIN28_1[3716]
Removing Lhs of wire MODIN28_1[3716] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:newb_0\[3717] = MODIN28_0[3718]
Removing Lhs of wire MODIN28_0[3718] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_11\[3719] = Net_633_11[339]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_10\[3720] = Net_633_10[341]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_9\[3721] = Net_633_9[343]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_8\[3722] = Net_633_8[345]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_7\[3723] = Net_633_7[347]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_6\[3724] = Net_633_6[349]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_5\[3725] = Net_633_5[351]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_4\[3726] = Net_633_4[353]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_3\[3727] = Net_633_3[355]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_2\[3728] = Net_633_2[357]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_1\[3729] = Net_633_1[359]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_0\[3730] = Net_633_0[361]
Removing Lhs of wire \MODULE_16:g1:a0:datab_11\[3731] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_10\[3732] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_9\[3733] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_8\[3734] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_7\[3735] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_6\[3736] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_5\[3737] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_4\[3738] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_3\[3739] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_2\[3740] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_1\[3741] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:datab_0\[3742] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_11\[3743] = Net_633_11[339]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_10\[3744] = Net_633_10[341]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_9\[3745] = Net_633_9[343]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_8\[3746] = Net_633_8[345]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_7\[3747] = Net_633_7[347]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_6\[3748] = Net_633_6[349]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_5\[3749] = Net_633_5[351]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_4\[3750] = Net_633_4[353]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_3\[3751] = Net_633_3[355]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_2\[3752] = Net_633_2[357]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_1\[3753] = Net_633_1[359]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_0\[3754] = Net_633_0[361]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_11\[3755] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_10\[3756] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_9\[3757] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_8\[3758] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_7\[3759] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_6\[3760] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_5\[3761] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_4\[3762] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_3\[3763] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_2\[3764] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_1\[3765] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_0\[3766] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:aeqb_0\[3779] = tmpOE__A_net_0[1]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:eq_0\[3780] = \MODULE_16:g1:a0:gx:u0:xnor_array_0\[3778]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:eq_8\[3791] = \MODULE_16:g1:a0:gx:u0:xnor_array_8\[3770]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:eqi_1\[3795] = \MODULE_16:g1:a0:gx:u0:eq_11\[3794]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\[3882] = \ADC_SAR_Seq_1:ch_addr_5\[574]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\[3883] = \ADC_SAR_Seq_1:ch_addr_4\[576]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\[3884] = \ADC_SAR_Seq_1:ch_addr_3\[578]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\[3885] = \ADC_SAR_Seq_1:ch_addr_2\[580]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\[3886] = \ADC_SAR_Seq_1:ch_addr_1\[582]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\[3887] = \ADC_SAR_Seq_1:ch_addr_0\[584]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\\D\[3952] = \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\[792]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\\D\[3954] = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\[789]
Removing Lhs of wire \GameTimer:TimerUDB:capture_last\\D\[3967] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:tc_reg_i\\D\[3968] = \GameTimer:TimerUDB:status_tc\[1599]
Removing Lhs of wire \GameTimer:TimerUDB:hwEnable_reg\\D\[3969] = \GameTimer:TimerUDB:control_7\[1577]
Removing Lhs of wire \GameTimer:TimerUDB:capture_out_reg_i\\D\[3970] = \GameTimer:TimerUDB:capt_fifo_load\[1595]

------------------------------------------------------
Aliased 0 equations, 1580 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__A_net_0' (cost = 0):
tmpOE__A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_11:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_12:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_8\' (cost = 2):
\VerticalCounter:MODULE_2:g2:a0:s_8\ <= ((not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_8)
	OR (not Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_756_0);

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_0\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:s_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_8\' (cost = 2):
\HorizontalCounter:MODULE_3:g2:a0:s_8\ <= ((not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_8)
	OR (not Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_633_0);

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_0\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:s_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_14:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_16:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_15:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\GameTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\GameTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\GameTimer:TimerUDB:timer_enable\' (cost = 0):
\GameTimer:TimerUDB:timer_enable\ <= (\GameTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_11\ <= (not Net_756_11);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_10\ <= (not Net_756_10);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_8\ <= (not Net_756_8);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= (not Net_756_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_6\ <= (Net_756_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= (not Net_756_5);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= (Net_756_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= (Net_756_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (Net_756_2);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_756_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (Net_756_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_756_1 and Net_756_2 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_756_1 and Net_756_3 and Net_756_2 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_4\ <= ((not Net_756_1 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_756_5 and not Net_756_1 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_6\ <= ((not Net_756_5 and not Net_756_1 and Net_756_6 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_9\ <= (not Net_756_9);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_10\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_10\ <= ((not Net_756_10 and not Net_756_9));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_10\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_10\ <= (Net_756_10);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:albi_3\ <= (\MODULE_6:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:agbi_3\ <= (\MODULE_6:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_6\ <= (not Net_756_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_7\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_7\ <= ((not Net_756_7 and not Net_756_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_7\ <= (Net_756_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR \MODULE_6:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:gti_2\)
	OR \MODULE_6:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_3\ <= (not Net_756_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_4\ <= (not Net_756_3
	OR not Net_756_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= (Net_756_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_11\ <= (not Net_756_11);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_10\ <= (not Net_756_10);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_8\ <= (not Net_756_8);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= (not Net_756_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= (Net_756_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= (not Net_756_5);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= (Net_756_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= (Net_756_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= (not Net_756_2);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (not Net_756_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (Net_756_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_756_2 and not Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_756_2 and not Net_756_1 and Net_756_3 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_756_2 and not Net_756_1 and Net_756_4 and Net_756_3 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_756_5 and not Net_756_2 and not Net_756_1 and Net_756_4 and Net_756_3 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_756_5 and not Net_756_2 and not Net_756_1 and Net_756_6 and Net_756_4 and Net_756_3 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_9\ <= (not Net_756_9);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_10\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:lt_10\ <= ((not Net_756_10 and not Net_756_9));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_10\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_10\ <= (Net_756_10);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:albi_3\ <= (\MODULE_7:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:agbi_3\ <= (\MODULE_7:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_6\ <= (not Net_756_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_7\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:lt_7\ <= ((not Net_756_7 and not Net_756_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_7\ <= (Net_756_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR \MODULE_7:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= (not Net_756_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= (not Net_756_3
	OR not Net_756_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and \MODULE_7:g1:a0:gx:u0:lti_1\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR \MODULE_7:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= (Net_756_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_8\ <= (not Net_633_8);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= (Net_633_7);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= (Net_633_5);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= (Net_633_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= (not Net_633_2);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_633_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not Net_633_2 and not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_3\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_4\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_5\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_5 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_6\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_6 and Net_633_5 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:albi_3\ <= (\MODULE_8:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:agbi_3\ <= (\MODULE_8:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_7\ <= (not Net_633_6
	OR not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:gti_2\)
	OR \MODULE_8:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:gt_4\ <= ((Net_633_4 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_1\ <= (not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:gt_1\ <= ((Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_8\ <= (not Net_633_8);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_7\ <= (Net_633_7);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= (not Net_633_5);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= (Net_633_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= (not Net_633_2);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= (Net_633_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not Net_633_2 and not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_3\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_4\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_5\ <= ((not Net_633_5 and not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_6\ <= ((not Net_633_5 and not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_6 and Net_633_4 and Net_633_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:albi_3\ <= (\MODULE_9:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:agbi_3\ <= (\MODULE_9:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:lt_7\ <= (not Net_633_6
	OR not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_9:g1:a0:gx:u0:gti_3\ and \MODULE_9:g1:a0:gx:u0:lti_2\)
	OR \MODULE_9:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR \MODULE_9:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:gt_4\ <= ((Net_633_4 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_9:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_9:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:gti_2\ and \MODULE_9:g1:a0:gx:u0:lti_1\)
	OR \MODULE_9:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_9:g1:a0:gx:u0:gti_3\ and \MODULE_9:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_9:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR \MODULE_9:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_1\ <= (not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_8\ <= (not Net_633_8);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_7\ <= (Net_633_7);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= (not Net_633_5);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= (not Net_633_2);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= (not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_2\ <= ((not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_3\ <= ((not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_4\ <= ((not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_5\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_6\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_6 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:albi_3\ <= (\MODULE_10:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:agbi_3\ <= (\MODULE_10:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:lt_7\ <= (not Net_633_6
	OR not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_10:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\)
	OR \MODULE_10:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_10:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:gti_2\)
	OR \MODULE_10:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:lt_4\ <= ((not Net_633_4 and not Net_633_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_4\ <= (Net_633_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_1\ <= (Net_633_0
	OR Net_633_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_9\ <= (not Net_633_9);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_8\ <= (Net_633_8);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_7\ <= (not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_5\ <= (not Net_633_5);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_2\ <= (Net_633_2);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= (Net_633_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_1\ <= ((Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_2\ <= ((Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_3\ <= ((not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_4\ <= ((not Net_633_4 and not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_5\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_6\ <= ((not Net_633_6 and not Net_633_5 and not Net_633_4 and not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_9\ <= ((not Net_633_9 and Net_633_8));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_10\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_10\ <= ((not Net_633_10 and not Net_633_9 and Net_633_8));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:gt_7\ <= (Net_633_6
	OR Net_633_7);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:gt_4\ <= (Net_633_3
	OR Net_633_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:lt_1\ <= (not Net_633_0
	OR not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_11\ <= (not Net_756_11);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_10\ <= (not Net_756_10);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_9\ <= (Net_756_9);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_8\ <= (not Net_756_8);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_7\ <= (not Net_756_7);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_6\ <= (Net_756_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= (Net_756_5);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (Net_756_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_3\ <= (not Net_756_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (not Net_756_2);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (Net_756_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= (Net_756_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_1\ <= ((Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_2\ <= ((not Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_3\ <= ((not Net_756_3 and not Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_4\ <= ((not Net_756_3 and not Net_756_2 and Net_756_4 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_5\ <= ((not Net_756_3 and not Net_756_2 and Net_756_5 and Net_756_4 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_6\ <= ((not Net_756_3 and not Net_756_2 and Net_756_6 and Net_756_5 and Net_756_4 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_9\ <= ((not Net_756_8 and Net_756_9));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_10\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_10\ <= ((not Net_756_10 and not Net_756_8 and Net_756_9));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_9\ <= (not Net_756_9);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_10\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:lt_10\ <= ((not Net_756_10 and not Net_756_9));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_10\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_10\ <= (Net_756_10);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_6\ <= (not Net_756_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_7\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:lt_7\ <= ((not Net_756_7 and not Net_756_6));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_7\ <= (Net_756_7);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_3\ <= (Net_756_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_4\ <= (not Net_756_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:gt_4\ <= ((Net_756_4 and Net_756_3));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:lt_1\ <= (not Net_756_0
	OR not Net_756_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_11\ <= (not Net_756_11);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_10\ <= (not Net_756_10);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_8\ <= (not Net_756_8);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_7\ <= (not Net_756_7);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_6\ <= (Net_756_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= (not Net_756_5);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= (Net_756_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_3\ <= (Net_756_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= (not Net_756_2);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= (not Net_756_1);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_2\ <= ((not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_3\ <= ((not Net_756_2 and not Net_756_1 and not Net_756_0 and Net_756_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_4\ <= ((not Net_756_2 and not Net_756_1 and not Net_756_0 and Net_756_4 and Net_756_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_5\ <= ((not Net_756_5 and not Net_756_2 and not Net_756_1 and not Net_756_0 and Net_756_4 and Net_756_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:eq_6\ <= ((not Net_756_5 and not Net_756_2 and not Net_756_1 and not Net_756_0 and Net_756_6 and Net_756_4 and Net_756_3));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_9\ <= (not Net_756_9);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_10\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:lt_10\ <= ((not Net_756_10 and not Net_756_9));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_10\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_10\ <= (Net_756_10);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:albi_3\ <= (\MODULE_13:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:agbi_3\ <= (\MODULE_13:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_6\ <= (not Net_756_6);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_7\' (cost = 1):
\MODULE_13:g1:a0:gx:u0:lt_7\ <= ((not Net_756_7 and not Net_756_6));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_7\ <= (Net_756_7);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_13:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR \MODULE_13:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_13:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_13:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:gti_2\)
	OR \MODULE_13:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_3\ <= (not Net_756_3);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:lt_4\ <= (not Net_756_3
	OR not Net_756_4);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:gt_0\ <= (Net_756_0);

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_13:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_13:g1:a0:gx:u0:gt_1\ <= (Net_756_0
	OR Net_756_1);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_9\ <= (not Net_633_9);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_8\ <= (not Net_633_8);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_7\ <= (Net_633_7);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_5\ <= (not Net_633_5);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= (not Net_633_2);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= (not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_1\ <= ((not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_2\ <= ((not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_3\ <= ((not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_4\ <= ((not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_5\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_6\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_6 and Net_633_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_9\ <= ((not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_10\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_10\ <= ((not Net_633_10 and not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:lt_7\ <= (not Net_633_6
	OR not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:lt_4\ <= ((not Net_633_4 and not Net_633_3));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_4\ <= (Net_633_4);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:gt_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_14:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_14:g1:a0:gx:u0:gt_1\ <= (Net_633_0
	OR Net_633_1);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_11\ <= (not Net_756_11);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_10\ <= (not Net_756_10);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_9\ <= (not Net_756_9);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_8\ <= (not Net_756_8);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_7\ <= (not Net_756_7);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_6\ <= (not Net_756_6);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_5\ <= (not Net_756_5);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_4\ <= (not Net_756_4);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_3\ <= (not Net_756_3);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_2\ <= (not Net_756_2);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= (not Net_756_1);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= (not Net_756_0);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_1\ <= ((not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_2\ <= ((not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_3\ <= ((not Net_756_3 and not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_4\ <= ((not Net_756_4 and not Net_756_3 and not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_5\ <= ((not Net_756_5 and not Net_756_4 and not Net_756_3 and not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_6\ <= ((not Net_756_6 and not Net_756_5 and not Net_756_4 and not Net_756_3 and not Net_756_2 and not Net_756_1 and not Net_756_0));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_9\ <= ((not Net_756_9 and not Net_756_8));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_10\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_10\ <= ((not Net_756_10 and not Net_756_9 and not Net_756_8));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_9\ <= (Net_756_9);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_10\ <= (Net_756_9
	OR Net_756_10);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_6\ <= (Net_756_6);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_7\ <= (Net_756_6
	OR Net_756_7);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_3\ <= (Net_756_3);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_4\ <= (Net_756_3
	OR Net_756_4);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_0\ <= (Net_756_0);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_1\ <= (Net_756_0
	OR Net_756_1);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_11\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_11\ <= (not Net_633_11);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_10\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_10\ <= (not Net_633_10);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_9\ <= (not Net_633_9);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_8\ <= (not Net_633_8);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_7\ <= (not Net_633_7);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_6\ <= (not Net_633_6);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_5\ <= (not Net_633_5);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_4\ <= (not Net_633_4);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_3\ <= (not Net_633_3);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_2\ <= (not Net_633_2);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_1\ <= (not Net_633_1);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= (not Net_633_0);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_1\ <= ((not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_2\ <= ((not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_3\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_4\ <= ((not Net_633_4 and not Net_633_3 and not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_5\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_3 and not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_6\ <= ((not Net_633_6 and not Net_633_5 and not Net_633_4 and not Net_633_3 and not Net_633_2 and not Net_633_1 and not Net_633_0));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_9\ <= ((not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_10\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_10\ <= ((not Net_633_10 and not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_9\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_9\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_9\ <= (Net_633_9);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_10\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_10\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_10\ <= (Net_633_9
	OR Net_633_10);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_6\ <= (Net_633_6);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_7\ <= (Net_633_6
	OR Net_633_7);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_3\ <= (Net_633_3);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_4\ <= (Net_633_3
	OR Net_633_4);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_0\ <= (Net_633_0);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:gt_1\ <= (Net_633_0
	OR Net_633_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR \MODULE_6:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_6:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:gti_1\)
	OR \MODULE_6:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:gti_1\ and \MODULE_7:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and \MODULE_7:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_3\ and not \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \MODULE_8:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_9:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:gti_1\ and \MODULE_9:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_9:g1:a0:gx:u0:gti_3\ and \MODULE_9:g1:a0:gx:u0:lti_2\)
	OR \MODULE_9:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_9:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:gti_2\ and \MODULE_9:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_11\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_11\ <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and Net_633_8));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:eq_11\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:eq_11\ <= ((not Net_756_11 and not Net_756_10 and not Net_756_8 and Net_756_9));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_9\' (cost = 3):
\VerticalCounter:MODULE_2:g2:a0:s_9\ <= ((not Net_756_8 and Net_756_9)
	OR (not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_9)
	OR (not Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_1\' (cost = 2):
\VerticalCounter:MODULE_2:g2:a0:s_1\ <= ((not Net_756_0 and Net_756_1)
	OR (not Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_9\' (cost = 3):
\HorizontalCounter:MODULE_3:g2:a0:s_9\ <= ((not Net_633_8 and Net_633_9)
	OR (not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_9)
	OR (not Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_1\' (cost = 2):
\HorizontalCounter:MODULE_3:g2:a0:s_1\ <= ((not Net_633_0 and Net_633_1)
	OR (not Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_10:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR \MODULE_10:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_10:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_10:g1:a0:gx:u0:lti_3\ and not \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:gti_1\)
	OR \MODULE_10:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_13:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR \MODULE_13:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_13:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_13:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_13:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:gti_1\)
	OR \MODULE_13:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_14:g1:a0:gx:u0:eq_11\' (cost = 1):
\MODULE_14:g1:a0:gx:u0:eq_11\ <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:s_1\' (cost = 10):
\FreqDiv_2:MODULE_4:g2:a0:s_1\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_1\' (cost = 6):
\FreqDiv_1:MODULE_5:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:eq_11\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:eq_11\ <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:eq_11\' (cost = 1):
\MODULE_15:g1:a0:gx:u0:eq_11\ <= ((not Net_756_11 and not Net_756_10 and not Net_756_9 and not Net_756_8));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_656' (cost = 4):
Net_656 <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR \MODULE_6:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_657' (cost = 16):
Net_657 <= ((not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_3\));

Note:  Expanding virtual equation for 'Net_637' (cost = 4):
Net_637 <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_639' (cost = 16):
Net_639 <= ((not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_3\));

Note:  Virtual signal Net_1085 with ( cost: 1920 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_1085 <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and Net_633_8 and \MODULE_11:g1:a0:gx:u0:eqi_0\));

Note:  Virtual signal Net_674 with ( cost: 960 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_674 <= ((not Net_756_11 and not Net_756_10 and not Net_756_8 and Net_756_9 and \MODULE_12:g1:a0:gx:u0:eqi_0\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 6):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_10\' (cost = 4):
\VerticalCounter:MODULE_2:g2:a0:s_10\ <= ((not Net_756_9 and Net_756_10)
	OR (not Net_756_8 and Net_756_10)
	OR (not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_10)
	OR (not Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_2\' (cost = 3):
\VerticalCounter:MODULE_2:g2:a0:s_2\ <= ((not Net_756_1 and Net_756_2)
	OR (not Net_756_0 and Net_756_2)
	OR (not Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((Net_756_11 and Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 6):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_10\' (cost = 4):
\HorizontalCounter:MODULE_3:g2:a0:s_10\ <= ((not Net_633_9 and Net_633_10)
	OR (not Net_633_8 and Net_633_10)
	OR (not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_10)
	OR (not Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_2\' (cost = 3):
\HorizontalCounter:MODULE_3:g2:a0:s_2\ <= ((not Net_633_1 and Net_633_2)
	OR (not Net_633_0 and Net_633_2)
	OR (not Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((Net_633_11 and Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Virtual signal \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for 'Net_978' (cost = 8):
Net_978 <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\)
	OR \MODULE_10:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_1079' (cost = 40):
Net_1079 <= ((not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR \MODULE_13:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_13:g1:a0:gx:u0:lti_1\));

Note:  Virtual signal Net_1077 with ( cost: 100 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_1077 <= ((not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and not \MODULE_13:g1:a0:gx:u0:lti_1\ and not \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and not \MODULE_13:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:gti_3\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:s_2\' (cost = 15):
\FreqDiv_2:MODULE_4:g2:a0:s_2\ <= ((not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_2\' (cost = 9):
\FreqDiv_1:MODULE_5:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1158' (cost = 1):
Net_1158 <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8 and \MODULE_16:g1:a0:gx:u0:eqi_0\));

Note:  Expanding virtual equation for 'Net_1127' (cost = 1):
Net_1127 <= ((not Net_756_11 and not Net_756_10 and not Net_756_9 and not Net_756_8 and \MODULE_15:g1:a0:gx:u0:eqi_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_11\' (cost = 5):
\VerticalCounter:MODULE_2:g2:a0:s_11\ <= ((not Net_756_10 and Net_756_11)
	OR (not Net_756_9 and Net_756_11)
	OR (not Net_756_8 and Net_756_11)
	OR (not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_11)
	OR (not Net_756_11 and Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_3\' (cost = 4):
\VerticalCounter:MODULE_2:g2:a0:s_3\ <= ((not Net_756_2 and Net_756_3)
	OR (not Net_756_1 and Net_756_3)
	OR (not Net_756_0 and Net_756_3)
	OR (not Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_11\' (cost = 5):
\HorizontalCounter:MODULE_3:g2:a0:s_11\ <= ((not Net_633_10 and Net_633_11)
	OR (not Net_633_9 and Net_633_11)
	OR (not Net_633_8 and Net_633_11)
	OR (not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_11)
	OR (not Net_633_11 and Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_3\' (cost = 4):
\HorizontalCounter:MODULE_3:g2:a0:s_3\ <= ((not Net_633_2 and Net_633_3)
	OR (not Net_633_1 and Net_633_3)
	OR (not Net_633_0 and Net_633_3)
	OR (not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Virtual signal Net_1181 with ( cost: 144 or cost_inv: -1)  > 90 or with size: 16 > 102 has been made a (soft) node.
Net_1181 <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (\MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:s_3\' (cost = 20):
\FreqDiv_2:MODULE_4:g2:a0:s_3\ <= ((not \FreqDiv_2:count_2\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1113' (cost = 11):
Net_1113 <= ((not Net_756_11 and not Net_756_10 and not Net_756_9 and not Net_756_8 and not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8 and Net_1132 and \MODULE_15:g1:a0:gx:u0:eqi_0\ and \MODULE_16:g1:a0:gx:u0:eqi_0\));

Note:  Expanding virtual equation for 'Net_1182' (cost = 2):
Net_1182 <= ((Net_1180 and Net_1181));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_4\' (cost = 5):
\VerticalCounter:MODULE_2:g2:a0:s_4\ <= ((not Net_756_3 and Net_756_4)
	OR (not Net_756_2 and Net_756_4)
	OR (not Net_756_1 and Net_756_4)
	OR (not Net_756_0 and Net_756_4)
	OR (not Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_4\' (cost = 5):
\HorizontalCounter:MODULE_3:g2:a0:s_4\ <= ((not Net_633_3 and Net_633_4)
	OR (not Net_633_2 and Net_633_4)
	OR (not Net_633_1 and Net_633_4)
	OR (not Net_633_0 and Net_633_4)
	OR (not Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1178' (cost = 2):
Net_1178 <= ((Net_1176 and Net_1181));

Note:  Expanding virtual equation for 'Net_788' (cost = 2):
Net_788 <= ((Net_1184 and Net_1181));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:s_4\' (cost = 25):
\FreqDiv_2:MODULE_4:g2:a0:s_4\ <= ((not \FreqDiv_2:count_3\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_5\' (cost = 6):
\VerticalCounter:MODULE_2:g2:a0:s_5\ <= ((not Net_756_4 and Net_756_5)
	OR (not Net_756_3 and Net_756_5)
	OR (not Net_756_2 and Net_756_5)
	OR (not Net_756_1 and Net_756_5)
	OR (not Net_756_0 and Net_756_5)
	OR (not Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_5\' (cost = 6):
\HorizontalCounter:MODULE_3:g2:a0:s_5\ <= ((not Net_633_4 and Net_633_5)
	OR (not Net_633_3 and Net_633_5)
	OR (not Net_633_2 and Net_633_5)
	OR (not Net_633_1 and Net_633_5)
	OR (not Net_633_0 and Net_633_5)
	OR (not Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_6\' (cost = 7):
\VerticalCounter:MODULE_2:g2:a0:s_6\ <= ((not Net_756_5 and Net_756_6)
	OR (not Net_756_4 and Net_756_6)
	OR (not Net_756_3 and Net_756_6)
	OR (not Net_756_2 and Net_756_6)
	OR (not Net_756_1 and Net_756_6)
	OR (not Net_756_0 and Net_756_6)
	OR (not Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_6\' (cost = 7):
\HorizontalCounter:MODULE_3:g2:a0:s_6\ <= ((not Net_633_5 and Net_633_6)
	OR (not Net_633_4 and Net_633_6)
	OR (not Net_633_3 and Net_633_6)
	OR (not Net_633_2 and Net_633_6)
	OR (not Net_633_1 and Net_633_6)
	OR (not Net_633_0 and Net_633_6)
	OR (not Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_2:g2:a0:s_7\' (cost = 8):
\VerticalCounter:MODULE_2:g2:a0:s_7\ <= ((not Net_756_6 and Net_756_7)
	OR (not Net_756_5 and Net_756_7)
	OR (not Net_756_4 and Net_756_7)
	OR (not Net_756_3 and Net_756_7)
	OR (not Net_756_2 and Net_756_7)
	OR (not Net_756_1 and Net_756_7)
	OR (not Net_756_0 and Net_756_7)
	OR (not Net_756_7 and Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_3:g2:a0:s_7\' (cost = 8):
\HorizontalCounter:MODULE_3:g2:a0:s_7\ <= ((not Net_633_6 and Net_633_7)
	OR (not Net_633_5 and Net_633_7)
	OR (not Net_633_4 and Net_633_7)
	OR (not Net_633_3 and Net_633_7)
	OR (not Net_633_2 and Net_633_7)
	OR (not Net_633_1 and Net_633_7)
	OR (not Net_633_0 and Net_633_7)
	OR (not Net_633_7 and Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));


Substituting virtuals - pass 9:

Note: Virtual signal Net_756_11D Creating a cycle.

Substituting virtuals - pass 10:

Note: Virtual signal Net_756_10D Creating a cycle.

Substituting virtuals - pass 11:

Note: Virtual signal Net_756_9D Creating a cycle.

Substituting virtuals - pass 12:

Note: Virtual signal Net_756_8D Creating a cycle.

Substituting virtuals - pass 13:

Note: Virtual signal Net_756_7D Creating a cycle.

Substituting virtuals - pass 14:

Note: Virtual signal Net_756_6D Creating a cycle.

Substituting virtuals - pass 15:

Note: Virtual signal Net_756_5D Creating a cycle.

Substituting virtuals - pass 16:

Note: Virtual signal Net_756_4D Creating a cycle.

Substituting virtuals - pass 17:

Note: Virtual signal Net_756_3D Creating a cycle.

Substituting virtuals - pass 18:

Note: Virtual signal Net_756_2D Creating a cycle.

Substituting virtuals - pass 19:

Note: Virtual signal Net_756_1D Creating a cycle.

Substituting virtuals - pass 20:

Note: Virtual signal Net_756_0D Creating a cycle.

Substituting virtuals - pass 21:

Note: Virtual signal Net_633_11D Creating a cycle.

Substituting virtuals - pass 22:

Note: Virtual signal Net_633_10D Creating a cycle.

Substituting virtuals - pass 23:

Note: Virtual signal Net_633_9D Creating a cycle.

Substituting virtuals - pass 24:

Note: Virtual signal Net_633_8D Creating a cycle.

Substituting virtuals - pass 25:

Note: Virtual signal Net_633_7D Creating a cycle.

Substituting virtuals - pass 26:

Note: Virtual signal Net_633_6D Creating a cycle.

Substituting virtuals - pass 27:

Note: Virtual signal Net_633_5D Creating a cycle.

Substituting virtuals - pass 28:

Note: Virtual signal Net_633_4D Creating a cycle.

Substituting virtuals - pass 29:

Note: Virtual signal Net_633_3D Creating a cycle.

Substituting virtuals - pass 30:

Note: Virtual signal Net_633_2D Creating a cycle.

Substituting virtuals - pass 31:

Note: Virtual signal Net_633_1D Creating a cycle.

Substituting virtuals - pass 32:

Note: Virtual signal Net_633_0D Creating a cycle.

Substituting virtuals - pass 33:

Note: Virtual signal \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ Creating a cycle.

Substituting virtuals - pass 34:

Note: Virtual signal \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ Creating a cycle.

Substituting virtuals - pass 35:

Note: Virtual signal \FreqDiv_2:not_last_reset\\D\ Creating a cycle.

Substituting virtuals - pass 36:

Note: Virtual signal Net_1071D Creating a cycle.

Substituting virtuals - pass 37:

Note: Virtual signal \FreqDiv_2:count_4\\D\ Creating a cycle.

Substituting virtuals - pass 38:

Note: Virtual signal \FreqDiv_2:count_3\\D\ Creating a cycle.

Substituting virtuals - pass 39:

Note: Virtual signal \FreqDiv_2:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 40:

Note: Virtual signal \FreqDiv_2:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 41:

Note: Virtual signal \FreqDiv_2:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 42:

Note: Virtual signal \FreqDiv_1:not_last_reset\\D\ Creating a cycle.

Substituting virtuals - pass 43:

Note: Virtual signal Net_1097D Creating a cycle.

Substituting virtuals - pass 44:

Note: Virtual signal \FreqDiv_1:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 45:

Note: Virtual signal \FreqDiv_1:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 46:

Note: Virtual signal \FreqDiv_1:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 47:

Note: Virtual signal Net_1117 Creating a cycle.

Substituting virtuals - pass 48:

Note:  Expanding virtual equation for 'Net_1114' (cost = 2):
Net_1114 <= ((not Net_1117 and not Net_1132)
	OR (not Net_1117 and not \MODULE_15:g1:a0:gx:u0:eqi_0\)
	OR (not Net_1117 and not \MODULE_16:g1:a0:gx:u0:eqi_0\)
	OR (not Net_1117 and Net_756_11)
	OR (not Net_1117 and Net_756_10)
	OR (not Net_1117 and Net_756_9)
	OR (not Net_1117 and Net_756_8)
	OR (not Net_1117 and Net_633_11)
	OR (not Net_1117 and Net_633_10)
	OR (not Net_1117 and Net_633_9)
	OR (not Net_1117 and Net_633_8));


Substituting virtuals - pass 49:


----------------------------------------------------------
Circuit simplification results:

	Expanded 579 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \GameTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:lt_11\ to \MODULE_6:g1:a0:gx:u0:lt_11\
Aliasing \MODULE_7:g1:a0:gx:u0:gt_11\ to \MODULE_6:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_7:g1:a0:gx:u0:lt_8\ to \MODULE_6:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_7:g1:a0:gx:u0:gt_8\ to \MODULE_6:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_7:g1:a0:gx:u0:lt_5\ to \MODULE_6:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_7:g1:a0:gx:u0:gt_5\ to \MODULE_6:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_8:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:gt_11\ to \MODULE_8:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_9:g1:a0:gx:u0:lt_8\ to \MODULE_8:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_9:g1:a0:gx:u0:gt_8\ to \MODULE_8:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_9:g1:a0:gx:u0:lt_2\ to \MODULE_8:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_9:g1:a0:gx:u0:gt_2\ to \MODULE_8:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_10:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:gt_11\ to \MODULE_8:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_10:g1:a0:gx:u0:lt_8\ to \MODULE_8:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_10:g1:a0:gx:u0:gt_8\ to \MODULE_8:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_10:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:gt_11\ to \MODULE_8:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_11:g1:a0:gx:u0:lt_5\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:gt_2\ to zero
Aliasing \MODULE_12:g1:a0:gx:u0:lt_11\ to \MODULE_6:g1:a0:gx:u0:lt_11\
Aliasing \MODULE_12:g1:a0:gx:u0:gt_11\ to \MODULE_6:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_12:g1:a0:gx:u0:lt_8\ to \MODULE_6:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_12:g1:a0:gx:u0:gt_8\ to \MODULE_6:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_13:g1:a0:gx:u0:lt_11\ to \MODULE_6:g1:a0:gx:u0:lt_11\
Aliasing \MODULE_13:g1:a0:gx:u0:gt_11\ to \MODULE_6:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_13:g1:a0:gx:u0:lt_8\ to \MODULE_6:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_13:g1:a0:gx:u0:gt_8\ to \MODULE_6:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_13:g1:a0:gx:u0:lt_5\ to \MODULE_6:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_13:g1:a0:gx:u0:gt_5\ to \MODULE_6:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_13:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_14:g1:a0:gx:u0:eq_7\ to \MODULE_10:g1:a0:gx:u0:eq_7\
Aliasing \MODULE_14:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_14:g1:a0:gx:u0:gt_11\ to \MODULE_8:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_14:g1:a0:gx:u0:lt_8\ to \MODULE_8:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_14:g1:a0:gx:u0:gt_8\ to \MODULE_8:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_14:g1:a0:gx:u0:lt_5\ to \MODULE_10:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_14:g1:a0:gx:u0:gt_5\ to \MODULE_10:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_14:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_14:g1:a0:gx:u0:gt_2\ to \MODULE_10:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_15:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:lt_5\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:gt_2\ to \MODULE_13:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_16:g1:a0:gx:u0:lt_11\ to zero
Aliasing \MODULE_16:g1:a0:gx:u0:gt_11\ to \MODULE_8:g1:a0:gx:u0:gt_11\
Aliasing \MODULE_16:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_16:g1:a0:gx:u0:lt_5\ to zero
Aliasing \MODULE_16:g1:a0:gx:u0:gt_5\ to \MODULE_11:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_16:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_16:g1:a0:gx:u0:gt_2\ to \MODULE_10:g1:a0:gx:u0:gt_2\
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__A_net_0
Removing Lhs of wire \ADC_SAR_1:Net_188\[45] = \ADC_SAR_1:Net_376\[44]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[280] = zero[2]
Removing Lhs of wire \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[290] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[531] = zero[2]
Removing Lhs of wire \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[541] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1237] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1247] = zero[2]
Removing Lhs of wire \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1257] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1457] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1467] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1477] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:capt_fifo_load\[1595] = zero[2]
Removing Lhs of wire \GameTimer:TimerUDB:trig_reg\[1609] = \GameTimer:TimerUDB:control_7\[1577]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_5\[1958] = Net_756_5[100]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_11\[2120] = \MODULE_6:g1:a0:gx:u0:lt_11\[1933]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_11\[2121] = \MODULE_6:g1:a0:gx:u0:gt_11\[1934]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_8\[2132] = \MODULE_6:g1:a0:gx:u0:lt_8\[1945]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_8\[2133] = \MODULE_6:g1:a0:gx:u0:gt_8\[1946]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_5\[2144] = \MODULE_6:g1:a0:gx:u0:lt_5\[1957]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_5\[2145] = Net_756_5[100]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:lt_11\[2307] = zero[2]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:gt_8\[2320] = Net_633_8[345]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:lt_11\[2494] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_11\[2495] = \MODULE_8:g1:a0:gx:u0:gt_11\[2308]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:lt_8\[2506] = \MODULE_8:g1:a0:gx:u0:lt_8\[2319]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_8\[2507] = Net_633_8[345]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:lt_2\[2530] = \MODULE_8:g1:a0:gx:u0:lt_2\[2343]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_2\[2531] = \MODULE_8:g1:a0:gx:u0:gt_2\[2344]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_11\[2681] = zero[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:gt_11\[2682] = \MODULE_8:g1:a0:gx:u0:gt_11\[2308]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_8\[2693] = \MODULE_8:g1:a0:gx:u0:lt_8\[2319]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:gt_8\[2694] = Net_633_8[345]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_2\[2717] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:lt_11\[2868] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gt_11\[2869] = \MODULE_8:g1:a0:gx:u0:gt_11\[2308]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:lt_5\[2892] = zero[2]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gt_2\[2905] = zero[2]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lt_11\[3055] = \MODULE_6:g1:a0:gx:u0:lt_11\[1933]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_11\[3056] = \MODULE_6:g1:a0:gx:u0:gt_11\[1934]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lt_8\[3067] = \MODULE_6:g1:a0:gx:u0:lt_8\[1945]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_8\[3068] = \MODULE_6:g1:a0:gx:u0:gt_8\[1946]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_2\[3092] = Net_756_2[106]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:lt_11\[3242] = \MODULE_6:g1:a0:gx:u0:lt_11\[1933]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:gt_11\[3243] = \MODULE_6:g1:a0:gx:u0:gt_11\[1934]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:lt_8\[3254] = \MODULE_6:g1:a0:gx:u0:lt_8\[1945]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:gt_8\[3255] = \MODULE_6:g1:a0:gx:u0:gt_8\[1946]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:lt_5\[3266] = \MODULE_6:g1:a0:gx:u0:lt_5\[1957]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:gt_5\[3267] = Net_756_5[100]
Removing Lhs of wire \MODULE_13:g1:a0:gx:u0:lt_2\[3278] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:eq_7\[3413] = \MODULE_10:g1:a0:gx:u0:eq_7\[2665]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:lt_11\[3429] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:gt_11\[3430] = \MODULE_8:g1:a0:gx:u0:gt_11\[2308]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:lt_8\[3441] = \MODULE_8:g1:a0:gx:u0:lt_8\[2319]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:gt_8\[3442] = Net_633_8[345]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:lt_5\[3453] = \MODULE_10:g1:a0:gx:u0:lt_5\[2705]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:gt_5\[3454] = \MODULE_10:g1:a0:gx:u0:gt_5\[2706]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:lt_2\[3465] = zero[2]
Removing Lhs of wire \MODULE_14:g1:a0:gx:u0:gt_2\[3466] = \MODULE_10:g1:a0:gx:u0:gt_2\[2718]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_11\[3616] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_8\[3628] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_5\[3640] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_2\[3652] = zero[2]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:gt_2\[3653] = \MODULE_13:g1:a0:gx:u0:gt_2\[3279]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:lt_11\[3803] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:gt_11\[3804] = \MODULE_8:g1:a0:gx:u0:gt_11\[2308]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:lt_8\[3815] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:lt_5\[3827] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:gt_5\[3828] = \MODULE_11:g1:a0:gx:u0:gt_5\[2893]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:lt_2\[3839] = zero[2]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:gt_2\[3840] = \MODULE_10:g1:a0:gx:u0:gt_2\[2718]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[3962] = tmpOE__A_net_0[1]

------------------------------------------------------
Aliased 0 equations, 71 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:

Note: Virtual signal Net_756_11D Creating a cycle.

Substituting virtuals - pass 2:

Note: Virtual signal Net_756_10D Creating a cycle.

Substituting virtuals - pass 3:

Note: Virtual signal Net_756_9D Creating a cycle.

Substituting virtuals - pass 4:

Note: Virtual signal Net_756_8D Creating a cycle.

Substituting virtuals - pass 5:

Note: Virtual signal Net_756_7D Creating a cycle.

Substituting virtuals - pass 6:

Note: Virtual signal Net_756_6D Creating a cycle.

Substituting virtuals - pass 7:

Note: Virtual signal Net_756_5D Creating a cycle.

Substituting virtuals - pass 8:

Note: Virtual signal Net_756_4D Creating a cycle.

Substituting virtuals - pass 9:

Note: Virtual signal Net_756_3D Creating a cycle.

Substituting virtuals - pass 10:

Note: Virtual signal Net_756_2D Creating a cycle.

Substituting virtuals - pass 11:

Note: Virtual signal Net_756_1D Creating a cycle.

Substituting virtuals - pass 12:

Note: Virtual signal Net_756_0D Creating a cycle.

Substituting virtuals - pass 13:

Note: Virtual signal \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ Creating a cycle.

Substituting virtuals - pass 14:

Note: Virtual signal Net_633_11D Creating a cycle.

Substituting virtuals - pass 15:

Note: Virtual signal Net_633_10D Creating a cycle.

Substituting virtuals - pass 16:

Note: Virtual signal Net_633_9D Creating a cycle.

Substituting virtuals - pass 17:

Note: Virtual signal Net_633_8D Creating a cycle.

Substituting virtuals - pass 18:

Note: Virtual signal Net_633_7D Creating a cycle.

Substituting virtuals - pass 19:

Note: Virtual signal Net_633_6D Creating a cycle.

Substituting virtuals - pass 20:

Note: Virtual signal Net_633_5D Creating a cycle.

Substituting virtuals - pass 21:

Note: Virtual signal Net_633_4D Creating a cycle.

Substituting virtuals - pass 22:

Note: Virtual signal Net_633_3D Creating a cycle.

Substituting virtuals - pass 23:

Note: Virtual signal Net_633_2D Creating a cycle.

Substituting virtuals - pass 24:

Note: Virtual signal Net_633_1D Creating a cycle.

Substituting virtuals - pass 25:

Note: Virtual signal Net_633_0D Creating a cycle.

Substituting virtuals - pass 26:

Note: Virtual signal \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ Creating a cycle.

Substituting virtuals - pass 27:

Note: Virtual signal \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ Creating a cycle.

Substituting virtuals - pass 28:

Note: Virtual signal \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ Creating a cycle.

Substituting virtuals - pass 29:

Note: Virtual signal Net_1071D Creating a cycle.

Substituting virtuals - pass 30:

Note: Virtual signal \FreqDiv_2:count_4\\D\ Creating a cycle.

Substituting virtuals - pass 31:

Note: Virtual signal \FreqDiv_2:count_3\\D\ Creating a cycle.

Substituting virtuals - pass 32:

Note: Virtual signal \FreqDiv_2:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 33:

Note: Virtual signal \FreqDiv_2:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 34:

Note: Virtual signal \FreqDiv_2:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 35:

Note: Virtual signal Net_1097D Creating a cycle.

Substituting virtuals - pass 36:

Note: Virtual signal \FreqDiv_1:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 37:

Note: Virtual signal \FreqDiv_1:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 38:

Note: Virtual signal \FreqDiv_1:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 39:

Note: Virtual signal Net_1117 Creating a cycle.

Substituting virtuals - pass 40:

Note: Virtual signal \MODULE_11:g1:a0:gx:u0:eq_7\ Creating a cycle.

Substituting virtuals - pass 41:

Note: Virtual signal \MODULE_12:g1:a0:gx:u0:eq_7\ Creating a cycle.

Substituting virtuals - pass 42:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj" -dcpsoc3 FP.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.810ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 13 May 2021 00:57:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.cyprj -d CY8C5888LTI-LP097 FP.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:eqi_0\ kept \MODULE_6:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_3\ kept \MODULE_6:g1:a0:gx:u0:lt_11\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_3\ kept \MODULE_6:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_1\ kept \MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_1\ kept Net_756_5
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:eqi_0\ kept \MODULE_7:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_3\ kept \MODULE_6:g1:a0:gx:u0:lt_11\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_3\ kept \MODULE_6:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept Net_756_5
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:eqi_0\ kept \MODULE_8:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_2\ kept \MODULE_8:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_2\ kept Net_633_8
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_1\ kept \MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_1\ kept \MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:eqi_0\ kept \MODULE_9:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_2\ kept \MODULE_8:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_2\ kept Net_633_8
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:eqi_0\ kept \MODULE_10:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_2\ kept \MODULE_8:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_2\ kept Net_633_8
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_1\ kept \MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:eqi_0\ kept \MODULE_11:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_2\ kept \MODULE_11:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_2\ kept \MODULE_11:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_1\ kept zero
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_1\ kept \MODULE_11:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_0\ kept \MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_0\ kept zero
    Removed wire end \MODULE_12:g1:a0:gx:u0:eqi_0\ kept \MODULE_12:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_3\ kept \MODULE_6:g1:a0:gx:u0:lt_11\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_3\ kept \MODULE_6:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_1\ kept \MODULE_12:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_1\ kept \MODULE_12:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_0\ kept \MODULE_12:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_0\ kept Net_756_2
    Removed wire end \MODULE_13:g1:a0:gx:u0:eqi_0\ kept \MODULE_13:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_3\ kept \MODULE_6:g1:a0:gx:u0:lt_11\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_3\ kept \MODULE_6:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_1\ kept \MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_1\ kept Net_756_5
    Removed wire end \MODULE_13:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_13:g1:a0:gx:u0:gti_0\ kept \MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_14:g1:a0:gx:u0:eqi_0\ kept \MODULE_10:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_2\ kept \MODULE_8:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_2\ kept Net_633_8
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_1\ kept \MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_14:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_14:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_15:g1:a0:gx:u0:eqi_0\ kept \MODULE_15:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_3\ kept \MODULE_15:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_2\ kept \MODULE_15:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_1\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_1\ kept \MODULE_15:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_0\ kept \MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_16:g1:a0:gx:u0:eqi_0\ kept \MODULE_16:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_3\ kept \MODULE_8:g1:a0:gx:u0:gt_11\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_2\ kept \MODULE_16:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_1\ kept zero
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_1\ kept \MODULE_11:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \GameTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \GameTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock ADC_SAR_Seq_1_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_Seq_1_IntClock'. Fanout=73, Signal=\ADC_SAR_Seq_1:clock\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_SAR_Seq_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_SAR_Seq_1_IntClock, EnableOut: \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC_SAR_Seq_1:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_SAR_Seq_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_SAR_Seq_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GameTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \GameTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_1:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1085:macrocell.q
        Effective Clock: CLK_PIN(0):iocell.fb
        Enable Signal: Net_1085:macrocell.q
    Routed Clock: CLK_PIN(0):iocell.fb
        Effective Clock: CLK_PIN(0):iocell.fb
        Enable Signal: True
    Routed Clock: Net_869:macrocell.q
        Effective Clock: CLK_PIN(0):iocell.fb
        Enable Signal: Net_869:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Joystick_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystick_Y(0)__PA ,
            analog_term => Net_61 ,
            pad => Joystick_Y(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = Joystick_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystick_X(0)__PA ,
            analog_term => Net_68 ,
            pad => Joystick_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Speaker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Speaker(0)__PA ,
            analog_term => Net_1846 ,
            pad => Speaker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = h_sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => h_sync(0)__PA ,
            input => Net_644 ,
            pad => h_sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = v_sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => v_sync(0)__PA ,
            input => Net_659 ,
            pad => v_sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_PIN(0)__PA ,
            fb => Net_1810 ,
            pad => CLK_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Green(0)__PA ,
            input => Net_1175 ,
            pad => Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Red(0)__PA ,
            input => Net_789 ,
            pad => Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue(0)__PA ,
            input => Net_1179 ,
            pad => Blue(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_756_7 * Net_756_6 * Net_756_5 * Net_756_4 * Net_756_3 * 
              Net_756_2 * Net_756_1 * Net_756_0
        );
        Output = \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=4)

    MacroCell: Name=\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_7 * Net_633_6 * Net_633_5 * Net_633_4 * Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
        );
        Output = \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=4)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_419 * !\ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=Net_659, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_5 * !\MODULE_6:g1:a0:gx:u0:lt_11\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_8\ * !\MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \MODULE_6:g1:a0:gx:u0:lt_2\ * !\MODULE_7:g1:a0:gx:u0:lt_2\
        );
        Output = Net_659 (fanout=1)

    MacroCell: Name=Net_1085, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_11 * !Net_633_10 * !Net_633_9 * Net_633_8 * 
              \MODULE_11:g1:a0:gx:u0:eq_7\
        );
        Output = Net_1085 (fanout=24)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_674, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_11 * !Net_756_10 * Net_756_9 * !Net_756_8 * 
              \MODULE_12:g1:a0:gx:u0:eq_7\
        );
        Output = Net_674 (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_644, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
            + !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * !\MODULE_8:g1:a0:gx:u0:gt_5\ * 
              \MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\ * 
              \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_644 (fanout=1)

    MacroCell: Name=Net_869, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_11 * !Net_633_10 * !Net_633_9 * !Net_633_8 * 
              \MODULE_10:g1:a0:gx:u0:eq_7\
        );
        Output = Net_869 (fanout=7)

    MacroCell: Name=Net_1181, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_633_8 * \MODULE_6:g1:a0:gx:u0:lt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_6:g1:a0:gx:u0:gt_11\ * 
              \MODULE_6:g1:a0:gx:u0:lt_8\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_10:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_6:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_8\ * \MODULE_6:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + \MODULE_6:g1:a0:gx:u0:lt_11\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_8:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
        );
        Output = Net_1181 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_789, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1184 * Net_1181
        );
        Output = Net_789 (fanout=1)

    MacroCell: Name=Net_1077, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \MODULE_6:g1:a0:gx:u0:lt_11\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\
        );
        Output = Net_1077 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_987, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_633_8 * Net_1097 * Net_1117 * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + Net_1097 * Net_1117 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
        );
        Output = Net_987 (fanout=1)

    MacroCell: Name=Net_1117, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_11 * !Net_756_10 * !Net_756_9 * !Net_756_8 * 
              !Net_633_11 * !Net_633_10 * !Net_633_9 * !Net_633_8 * Net_1132 * 
              \MODULE_15:g1:a0:gx:u0:eq_7\ * \MODULE_16:g1:a0:gx:u0:eq_7\
            + Net_1117
        );
        Output = Net_1117 (fanout=2)

    MacroCell: Name=Net_1175, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1176 * Net_1181
        );
        Output = Net_1175 (fanout=1)

    MacroCell: Name=Net_1179, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1180 * Net_1181
        );
        Output = Net_1179 (fanout=1)

    MacroCell: Name=\GameTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GameTimer:TimerUDB:control_7\ * \GameTimer:TimerUDB:per_zero\
        );
        Output = \GameTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_11\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_11 * !Net_756_10 * !Net_756_9
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_11\ (fanout=4)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_11\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_756_11 * !Net_756_10
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_11\ (fanout=4)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_8 * !Net_756_7 * !Net_756_6
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_8\ (fanout=4)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_756_8 * !Net_756_7
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_8\ (fanout=4)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_5 * !Net_756_4
            + !Net_756_5 * !Net_756_3
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=4)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_2
            + !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_2 * !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_11\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_633_11 * !Net_633_10 * !Net_633_9
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_11\ (fanout=3)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_633_8 * !Net_633_7
            + !Net_633_8 * !Net_633_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_8\ (fanout=3)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_633_5 * Net_633_4
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_5 * Net_633_4 * Net_633_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_2 * !Net_633_1
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_5 * !Net_633_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_633_5
            + Net_633_4 * Net_633_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_10:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_7 * Net_633_6 * !Net_633_5 * !Net_633_4 * Net_633_3 * 
              !Net_633_2 * !Net_633_1 * !Net_633_0
        );
        Output = \MODULE_10:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=\MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_5 * !Net_633_4 * !Net_633_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\MODULE_11:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_7 * !Net_633_6 * !Net_633_5 * !Net_633_4 * !Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
        );
        Output = \MODULE_11:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=\MODULE_12:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_7 * Net_756_6 * Net_756_5 * Net_756_4 * !Net_756_3 * 
              !Net_756_2 * Net_756_1 * Net_756_0
        );
        Output = \MODULE_12:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_7 * !Net_756_6 * !Net_756_5 * !Net_756_4 * !Net_756_3 * 
              !Net_756_2 * !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_7 * !Net_633_6 * !Net_633_5 * !Net_633_4 * !Net_633_3 * 
              !Net_633_2 * !Net_633_1 * !Net_633_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=Net_756_11, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              Net_756_11 * Net_674
            + !Net_674 * Net_756_10 * Net_756_9 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_756_11 (fanout=5)

    MacroCell: Name=Net_756_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_9 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_674 * Net_756_10
        );
        Output = Net_756_10 (fanout=6)

    MacroCell: Name=Net_756_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_674 * Net_756_9
        );
        Output = Net_756_9 (fanout=6)

    MacroCell: Name=Net_756_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * !Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_674 * Net_756_8 * 
              !\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_756_8 (fanout=8)

    MacroCell: Name=Net_756_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_6 * Net_756_5 * Net_756_4 * Net_756_3 * 
              Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_7
        );
        Output = Net_756_7 (fanout=6)

    MacroCell: Name=Net_756_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_5 * Net_756_4 * Net_756_3 * Net_756_2 * 
              Net_756_1 * Net_756_0
            + Net_674 * Net_756_6
        );
        Output = Net_756_6 (fanout=6)

    MacroCell: Name=Net_756_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_4 * Net_756_3 * Net_756_2 * Net_756_1 * 
              Net_756_0
            + Net_674 * Net_756_5
        );
        Output = Net_756_5 (fanout=8)

    MacroCell: Name=Net_756_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_3 * Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_4
        );
        Output = Net_756_4 (fanout=8)

    MacroCell: Name=Net_756_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_3
        );
        Output = Net_756_3 (fanout=9)

    MacroCell: Name=Net_756_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_2
        );
        Output = Net_756_2 (fanout=11)

    MacroCell: Name=Net_756_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * !Net_756_1 * Net_756_0
            + !Net_674 * Net_756_1 * !Net_756_0
        );
        Output = Net_756_1 (fanout=12)

    MacroCell: Name=Net_756_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 1 pterm
        (
              !Net_674 * !Net_756_0
        );
        Output = Net_756_0 (fanout=13)

    MacroCell: Name=Net_633_11, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_10 * Net_633_9 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_11
        );
        Output = Net_633_11 (fanout=5)

    MacroCell: Name=Net_633_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_9 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_10
        );
        Output = Net_633_10 (fanout=6)

    MacroCell: Name=Net_633_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_9
        );
        Output = Net_633_9 (fanout=7)

    MacroCell: Name=Net_633_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * !Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_1085 * Net_633_8 * 
              !\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_633_8 (fanout=11)

    MacroCell: Name=Net_633_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_6 * Net_633_5 * Net_633_4 * Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_7
        );
        Output = Net_633_7 (fanout=6)

    MacroCell: Name=Net_633_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_5 * Net_633_4 * Net_633_3 * Net_633_2 * 
              Net_633_1 * Net_633_0
            + Net_1085 * Net_633_6
        );
        Output = Net_633_6 (fanout=7)

    MacroCell: Name=Net_633_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_4 * Net_633_3 * Net_633_2 * Net_633_1 * 
              Net_633_0
            + Net_1085 * Net_633_5
        );
        Output = Net_633_5 (fanout=12)

    MacroCell: Name=Net_633_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_3 * Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_4
        );
        Output = Net_633_4 (fanout=13)

    MacroCell: Name=Net_633_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_3
        );
        Output = Net_633_3 (fanout=12)

    MacroCell: Name=Net_633_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_2
        );
        Output = Net_633_2 (fanout=11)

    MacroCell: Name=Net_633_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * !Net_633_1 * Net_633_0
            + !Net_1085 * Net_633_1 * !Net_633_0
        );
        Output = Net_633_1 (fanout=12)

    MacroCell: Name=Net_633_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1085 * !Net_633_0
        );
        Output = Net_633_0 (fanout=12)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_420, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\
        );
        Output = Net_420 (fanout=3)

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_420
            + \ADC_SAR_Seq_1:Net_3935\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \MODULE_6:g1:a0:gx:u0:lt_11\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=6)

    MacroCell: Name=Net_1071, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 4 pterms
        (
              !\FreqDiv_2:not_last_reset\ * !Net_1077 * !Net_1071
            + \FreqDiv_2:not_last_reset\ * Net_1071 * !\FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
            + !Net_1077 * !Net_1071 * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + Net_1077 * Net_1071
        );
        Output = Net_1071 (fanout=2)

    MacroCell: Name=\FreqDiv_2:count_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_4\
        );
        Output = \FreqDiv_2:count_4\ (fanout=5)

    MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_3\
        );
        Output = \FreqDiv_2:count_3\ (fanout=5)

    MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_2\ (fanout=5)

    MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_2:not_last_reset\ * !Net_1077
            + !Net_1077 * !\FreqDiv_2:count_0\
            + Net_1077 * !\FreqDiv_2:count_1\
            + \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\
        );
        Output = \FreqDiv_2:count_1\ (fanout=5)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 2 pterms
        (
              !\FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * !Net_1077 * !\FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_0\ (fanout=6)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=4)

    MacroCell: Name=Net_1097, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \FreqDiv_1:not_last_reset\ * !Net_1097 * !\FreqDiv_1:count_1\
            + \FreqDiv_1:not_last_reset\ * !Net_1097 * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1097 (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
            chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
            chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry1\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
            chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
            z0_comb => \GameTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \GameTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \GameTimer:TimerUDB:status_2\ ,
            chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            status_0 => Net_420 ,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\GameTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \GameTimer:TimerUDB:status_3\ ,
            status_2 => \GameTimer:TimerUDB:status_2\ ,
            status_0 => \GameTimer:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC_SAR_Seq_1:nrq\ ,
            out => \ADC_SAR_Seq_1:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC_1
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => Net_1180 ,
            control_1 => Net_1176 ,
            control_0 => Net_1184 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => Net_1132 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \GameTimer:TimerUDB:control_7\ ,
            control_6 => \GameTimer:TimerUDB:control_6\ ,
            control_5 => \GameTimer:TimerUDB:control_5\ ,
            control_4 => \GameTimer:TimerUDB:control_4\ ,
            control_3 => \GameTimer:TimerUDB:control_3\ ,
            control_2 => \GameTimer:TimerUDB:control_2\ ,
            control_1 => \GameTimer:TimerUDB:control_1\ ,
            control_0 => \GameTimer:TimerUDB:control_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_SAR_Seq_1:clock\ ,
            load => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\ ,
            tc => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000000"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_987 ,
            termin => zero ,
            termout => Net_1108 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_96 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Line_Int
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  147 :   45 :  192 : 76.56 %
  Unique P-terms              :  207 :  177 :  384 : 53.91 %
  Total P-terms               :  212 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.185ms
Tech mapping phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_421" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_423" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_424" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_426" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_428" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_429" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_431" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_433" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_434" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_436" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_438" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_439" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_441" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_443" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_444" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_446" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_448" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_449" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_451" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_453" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_454" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_456" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_458" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_459" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_461" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_463" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_464" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_466" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_468" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_469" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_471" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_473" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_474" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_476" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_478" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_479" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_481" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_483" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_484" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_486" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_488" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_489" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_491" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_493" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_494" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_496" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_498" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_499" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_500" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_501" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_502" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_503" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_504" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_505" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_506" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_507" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_508" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_509" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_510" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_511" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_512" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_513" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_514" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : A(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : CLK_PIN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Green(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Joystick_X(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Joystick_Y(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Red(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Speaker(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : h_sync(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : v_sync(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 53% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : A(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : CLK_PIN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Green(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Joystick_X(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Joystick_Y(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Red(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Speaker(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : h_sync(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : v_sync(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.848ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_SAR_Seq_1:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_61 {
    p3_2
  }
  Net: Net_421 {
  }
  Net: Net_423 {
  }
  Net: Net_424 {
  }
  Net: Net_426 {
  }
  Net: Net_428 {
  }
  Net: Net_429 {
  }
  Net: Net_431 {
  }
  Net: Net_433 {
  }
  Net: Net_434 {
  }
  Net: Net_436 {
  }
  Net: Net_438 {
  }
  Net: Net_439 {
  }
  Net: Net_441 {
  }
  Net: Net_443 {
  }
  Net: Net_444 {
  }
  Net: Net_446 {
  }
  Net: Net_448 {
  }
  Net: Net_449 {
  }
  Net: Net_451 {
  }
  Net: Net_453 {
  }
  Net: Net_454 {
  }
  Net: Net_456 {
  }
  Net: Net_458 {
  }
  Net: Net_459 {
  }
  Net: Net_461 {
  }
  Net: Net_463 {
  }
  Net: Net_464 {
  }
  Net: Net_466 {
  }
  Net: Net_468 {
  }
  Net: Net_469 {
  }
  Net: Net_471 {
  }
  Net: Net_473 {
  }
  Net: Net_474 {
  }
  Net: Net_476 {
  }
  Net: Net_478 {
  }
  Net: Net_479 {
  }
  Net: Net_481 {
  }
  Net: Net_483 {
  }
  Net: Net_484 {
  }
  Net: Net_486 {
  }
  Net: Net_488 {
  }
  Net: Net_489 {
  }
  Net: Net_491 {
  }
  Net: Net_493 {
  }
  Net: Net_494 {
  }
  Net: Net_496 {
  }
  Net: Net_498 {
  }
  Net: Net_499 {
  }
  Net: Net_500 {
  }
  Net: Net_501 {
  }
  Net: Net_502 {
  }
  Net: Net_503 {
  }
  Net: Net_504 {
  }
  Net: Net_505 {
  }
  Net: Net_506 {
  }
  Net: Net_507 {
  }
  Net: Net_508 {
  }
  Net: Net_509 {
  }
  Net: Net_510 {
  }
  Net: Net_511 {
  }
  Net: Net_512 {
  }
  Net: Net_513 {
  }
  Net: Net_514 {
  }
  Net: Net_68 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_1846 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_209\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\ {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    p3_2
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_68
  agr7_x_sar_1_vplus                               -> Net_68
  agr7                                             -> Net_68
  agr7_x_p3_3                                      -> Net_68
  p3_3                                             -> Net_68
  vidac_2_vout                                     -> Net_1846
  agl4_x_vidac_2_vout                              -> Net_1846
  agl4                                             -> Net_1846
  agl4_x_p0_0                                      -> Net_1846
  p0_0                                             -> Net_1846
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_0_vrefhi                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_0_vplus                                      -> \ADC_SAR_Seq_1:Net_2803\
  p3_2                                             -> Net_61
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl6_x_agr6                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6_x_p3_2                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_SAR_Seq_1:AMuxHw_2\ {
     Mouth: \ADC_SAR_Seq_1:Net_2803\
     Guts:  AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_61
      Outer: agr6_x_p3_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_421
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   Net_423
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_424
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_426
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_428
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_429
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_431
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_433
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_434
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_436
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_438
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_439
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_441
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_443
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_444
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_446
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_448
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_449
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_451
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_453
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_454
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_456
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_458
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_459
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_461
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_463
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_464
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_466
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_468
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_469
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_471
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_473
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_474
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_476
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_478
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_479
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_481
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_483
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_484
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_486
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_488
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_489
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_491
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_493
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_494
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_496
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_498
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_499
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_500
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_501
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_502
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_503
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_504
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_505
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_506
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_507
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_508
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_509
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_510
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_511
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_512
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_513
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_514
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.314ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
Warning: sta.M0019: FP.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_1117/main_8 --> Net_1117/q  (File=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.rpt)
<CYPRESSTAG name="Detailed placement messages">
Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_1117/main_8 --> Net_1117/q 
I2076: Total run-time: 4.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.60
                   Pterms :            4.31
               Macrocells :            3.06
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 995, final cost is 995 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.83 :       6.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
        chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1179, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1180 * Net_1181
        );
        Output = Net_1179 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
        chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry1\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_789, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1184 * Net_1181
        );
        Output = Net_789 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1175, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1176 * Net_1181
        );
        Output = Net_1175 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => Net_1180 ,
        control_1 => Net_1176 ,
        control_0 => Net_1184 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC_1
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_756_11, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              Net_756_11 * Net_674
            + !Net_674 * Net_756_10 * Net_756_9 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_756_11 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_756_10, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_9 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_674 * Net_756_10
        );
        Output = Net_756_10 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_674, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_11 * !Net_756_10 * Net_756_9 * !Net_756_8 * 
              \MODULE_12:g1:a0:gx:u0:eq_7\
        );
        Output = Net_674 (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_756_9, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_674 * Net_756_9
        );
        Output = Net_756_9 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_756_1, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * !Net_756_1 * Net_756_0
            + !Net_674 * Net_756_1 * !Net_756_0
        );
        Output = Net_756_1 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_756_0, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 1 pterm
        (
              !Net_674 * !Net_756_0
        );
        Output = Net_756_0 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \GameTimer:TimerUDB:control_7\ ,
        control_6 => \GameTimer:TimerUDB:control_6\ ,
        control_5 => \GameTimer:TimerUDB:control_5\ ,
        control_4 => \GameTimer:TimerUDB:control_4\ ,
        control_3 => \GameTimer:TimerUDB:control_3\ ,
        control_2 => \GameTimer:TimerUDB:control_2\ ,
        control_1 => \GameTimer:TimerUDB:control_1\ ,
        control_0 => \GameTimer:TimerUDB:control_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_12:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_7 * Net_756_6 * Net_756_5 * Net_756_4 * !Net_756_3 * 
              !Net_756_2 * Net_756_1 * Net_756_0
        );
        Output = \MODULE_12:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_7 * !Net_756_6 * !Net_756_5 * !Net_756_4 * !Net_756_3 * 
              !Net_756_2 * !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_756_7, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_6 * Net_756_5 * Net_756_4 * Net_756_3 * 
              Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_7
        );
        Output = Net_756_7 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_756_7 * Net_756_6 * Net_756_5 * Net_756_4 * Net_756_3 * 
              Net_756_2 * Net_756_1 * Net_756_0
        );
        Output = \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_756_5, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_4 * Net_756_3 * Net_756_2 * Net_756_1 * 
              Net_756_0
            + Net_674 * Net_756_5
        );
        Output = Net_756_5 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_5 * !Net_756_4
            + !Net_756_5 * !Net_756_3
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_756_8, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * !Net_756_8 * 
              \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_674 * Net_756_8 * 
              !\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_756_8 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_756_4, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_3 * Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_4
        );
        Output = Net_756_4 (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_756_2, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_2
        );
        Output = Net_756_2 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_756_6, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_5 * Net_756_4 * Net_756_3 * Net_756_2 * 
              Net_756_1 * Net_756_0
            + Net_674 * Net_756_6
        );
        Output = Net_756_6 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_756_3, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_1085)
        Main Equation            : 2 pterms
        (
              !Net_674 * Net_756_2 * Net_756_1 * Net_756_0
            + Net_674 * Net_756_3
        );
        Output = Net_756_3 (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_633_10, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_9 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_10
        );
        Output = Net_633_10 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_633_5, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_4 * Net_633_3 * Net_633_2 * Net_633_1 * 
              Net_633_0
            + Net_1085 * Net_633_5
        );
        Output = Net_633_5 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_5 * !Net_633_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_633_3, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_3
        );
        Output = Net_633_3 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_633_2, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_2
        );
        Output = Net_633_2 (fanout=11)
        Properties               : 
        {
        }
}

datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
        z0_comb => \GameTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \GameTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \GameTimer:TimerUDB:status_2\ ,
        chain_in => \GameTimer:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Previous in chain : \GameTimer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_633_5 * Net_633_4
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_2 * !Net_633_1
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_5 * Net_633_4 * Net_633_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_633_5
            + Net_633_4 * Net_633_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GameTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \GameTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \GameTimer:TimerUDB:per_zero\ ,
        chain_out => \GameTimer:TimerUDB:sT32:timerdp:carry0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Next in chain : \GameTimer:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GameTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GameTimer:TimerUDB:control_7\ * \GameTimer:TimerUDB:per_zero\
        );
        Output = \GameTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_644, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
            + !Net_633_8 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_8\ * !\MODULE_8:g1:a0:gx:u0:gt_5\ * 
              \MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\ * 
              \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_644 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_11\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_633_11 * !Net_633_10 * !Net_633_9
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_11\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\GameTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \GameTimer:TimerUDB:status_3\ ,
        status_2 => \GameTimer:TimerUDB:status_2\ ,
        status_0 => \GameTimer:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1181, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_633_8 * \MODULE_6:g1:a0:gx:u0:lt_11\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_6:g1:a0:gx:u0:gt_11\ * 
              \MODULE_6:g1:a0:gx:u0:lt_8\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_10:g1:a0:gx:u0:lt_5\
            + !Net_633_8 * !\MODULE_6:g1:a0:gx:u0:gt_11\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_8\ * \MODULE_6:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + \MODULE_6:g1:a0:gx:u0:lt_11\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_8:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
        );
        Output = Net_1181 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_659, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_5 * !\MODULE_6:g1:a0:gx:u0:lt_11\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_6:g1:a0:gx:u0:gt_8\ * !\MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \MODULE_6:g1:a0:gx:u0:lt_2\ * !\MODULE_7:g1:a0:gx:u0:lt_2\
        );
        Output = Net_659 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1077, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \MODULE_6:g1:a0:gx:u0:lt_11\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\
        );
        Output = Net_1077 (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \MODULE_6:g1:a0:gx:u0:lt_11\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * \MODULE_6:g1:a0:gx:u0:lt_8\
            + !\MODULE_6:g1:a0:gx:u0:gt_11\ * !\MODULE_6:g1:a0:gx:u0:gt_8\ * 
              \MODULE_6:g1:a0:gx:u0:lt_5\
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_2
            + !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 2 pterms
        (
              !\FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * !Net_1077 * !\FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_8 * !Net_756_7 * !Net_756_6
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_8\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_756_8 * !Net_756_7
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_8\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_633_11, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_10 * Net_633_9 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_11
        );
        Output = Net_633_11 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_3\
        );
        Output = \FreqDiv_2:count_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:count_4\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 3 pterms
        (
              \FreqDiv_2:not_last_reset\ * !Net_1077 * \FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_0\
            + Net_1077 * \FreqDiv_2:count_4\
        );
        Output = \FreqDiv_2:count_4\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_2 * !Net_756_1 * !Net_756_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1071, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 4 pterms
        (
              !\FreqDiv_2:not_last_reset\ * !Net_1077 * !Net_1071
            + \FreqDiv_2:not_last_reset\ * Net_1071 * !\FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * \FreqDiv_2:count_1\ * 
              !\FreqDiv_2:count_0\
            + !Net_1077 * !Net_1071 * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
            + Net_1077 * Net_1071
        );
        Output = Net_1071 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: PosEdge(Net_869)
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_2:not_last_reset\ * !Net_1077
            + !Net_1077 * !\FreqDiv_2:count_0\
            + Net_1077 * !\FreqDiv_2:count_1\
            + \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\ * 
              !\FreqDiv_2:count_1\
        );
        Output = \FreqDiv_2:count_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_633_6, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_5 * Net_633_4 * Net_633_3 * Net_633_2 * 
              Net_633_1 * Net_633_0
            + Net_1085 * Net_633_6
        );
        Output = Net_633_6 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_7 * Net_633_6 * Net_633_5 * Net_633_4 * Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
        );
        Output = \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_633_9, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_1085 * Net_633_9
        );
        Output = Net_633_9 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_633_4, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_3 * Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_4
        );
        Output = Net_633_4 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_7 * !Net_633_6 * !Net_633_5 * !Net_633_4 * !Net_633_3 * 
              !Net_633_2 * !Net_633_1 * !Net_633_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_633_7, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * Net_633_6 * Net_633_5 * Net_633_4 * Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
            + Net_1085 * Net_633_7
        );
        Output = Net_633_7 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_633_8, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * !Net_633_8 * 
              \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_1085 * Net_633_8 * 
              !\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_633_8 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_633_1, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1085 * !Net_633_1 * Net_633_0
            + !Net_1085 * Net_633_1 * !Net_633_0
        );
        Output = Net_633_1 (fanout=12)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_633_8 * !Net_633_7
            + !Net_633_8 * !Net_633_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_10:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633_7 * Net_633_6 * !Net_633_5 * !Net_633_4 * Net_633_3 * 
              !Net_633_2 * !Net_633_1 * !Net_633_0
        );
        Output = \MODULE_10:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_11:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_7 * !Net_633_6 * !Net_633_5 * !Net_633_4 * !Net_633_3 * 
              Net_633_2 * Net_633_1 * Net_633_0
        );
        Output = \MODULE_11:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_987, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_633_8 * Net_1097 * Net_1117 * 
              !\MODULE_8:g1:a0:gx:u0:gt_11\ * \MODULE_10:g1:a0:gx:u0:lt_5\
            + Net_1097 * Net_1117 * !\MODULE_8:g1:a0:gx:u0:gt_11\ * 
              \MODULE_8:g1:a0:gx:u0:lt_8\
        );
        Output = Net_987 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1097, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \FreqDiv_1:not_last_reset\ * !Net_1097 * !\FreqDiv_1:count_1\
            + \FreqDiv_1:not_last_reset\ * !Net_1097 * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1097 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_633_0, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1085 * !Net_633_0
        );
        Output = Net_633_0 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1085, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_11 * !Net_633_10 * !Net_633_9 * Net_633_8 * 
              \MODULE_11:g1:a0:gx:u0:eq_7\
        );
        Output = Net_1085 (fanout=24)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:lt_11\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_756_11 * !Net_756_10 * !Net_756_9
        );
        Output = \MODULE_6:g1:a0:gx:u0:lt_11\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1117, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_756_11 * !Net_756_10 * !Net_756_9 * !Net_756_8 * 
              !Net_633_11 * !Net_633_10 * !Net_633_9 * !Net_633_8 * Net_1132 * 
              \MODULE_15:g1:a0:gx:u0:eq_7\ * \MODULE_16:g1:a0:gx:u0:eq_7\
            + Net_1117
        );
        Output = Net_1117 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_11\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_756_11 * !Net_756_10
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_11\ (fanout=4)
        Properties               : 
        {
        }
}

statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        status_0 => Net_420 ,
        clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => Net_1132 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_420
            + \ADC_SAR_Seq_1:Net_3935\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_419 * !\ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_869, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_11 * !Net_633_10 * !Net_633_9 * !Net_633_8 * 
              \MODULE_10:g1:a0:gx:u0:eq_7\
        );
        Output = Net_869 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_420, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\
        );
        Output = Net_420 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        load => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
        enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
        count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
        count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
        count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
        count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
        count_0 => \ADC_SAR_Seq_1:ch_addr_0\ ,
        tc => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000000"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_SAR_Seq_1:bSAR_SEQ:enable\)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1810)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC_SAR_Seq_1:nrq\ ,
        out => \ADC_SAR_Seq_1:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_633_5 * !Net_633_4 * !Net_633_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_SAR_Seq_1:clock\ ,
        control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq_1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Line_Int
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_96 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_987 ,
            termin => zero ,
            termout => Net_1108 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Speaker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Speaker(0)__PA ,
        analog_term => Net_1846 ,
        pad => Speaker(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue(0)__PA ,
        input => Net_1179 ,
        pad => Blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Green(0)__PA ,
        input => Net_1175 ,
        pad => Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = v_sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => v_sync(0)__PA ,
        input => Net_659 ,
        pad => v_sync(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Red(0)__PA ,
        input => Net_789 ,
        pad => Red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = h_sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => h_sync(0)__PA ,
        input => Net_644 ,
        pad => h_sync(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = CLK_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_PIN(0)__PA ,
        fb => Net_1810 ,
        pad => CLK_PIN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Joystick_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystick_Y(0)__PA ,
        analog_term => Net_61 ,
        pad => Joystick_Y(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Joystick_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystick_X(0)__PA ,
        analog_term => Net_68 ,
        pad => Joystick_X(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_SAR_1:Net_376\ ,
            dclk_0 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_1 => \ADC_SAR_Seq_1:clock\ ,
            dclk_1 => \ADC_SAR_Seq_1:clock_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1846 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_Seq_1:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:Net_2803\ ,
            vminus => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            ext_pin => \ADC_SAR_Seq_1:SAR:Net_209\ ,
            vrefhi_out => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_Seq_1:clock_local\ ,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\ ,
            next => Net_419 ,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\ ,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_68 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_99 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_96 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_SAR_Seq_1:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_514 ,
            muxin_62 => Net_513 ,
            muxin_61 => Net_512 ,
            muxin_60 => Net_511 ,
            muxin_59 => Net_510 ,
            muxin_58 => Net_509 ,
            muxin_57 => Net_508 ,
            muxin_56 => Net_507 ,
            muxin_55 => Net_506 ,
            muxin_54 => Net_505 ,
            muxin_53 => Net_504 ,
            muxin_52 => Net_503 ,
            muxin_51 => Net_502 ,
            muxin_50 => Net_501 ,
            muxin_49 => Net_500 ,
            muxin_48 => Net_499 ,
            muxin_47 => Net_498 ,
            muxin_46 => Net_496 ,
            muxin_45 => Net_494 ,
            muxin_44 => Net_493 ,
            muxin_43 => Net_491 ,
            muxin_42 => Net_489 ,
            muxin_41 => Net_488 ,
            muxin_40 => Net_486 ,
            muxin_39 => Net_484 ,
            muxin_38 => Net_483 ,
            muxin_37 => Net_481 ,
            muxin_36 => Net_479 ,
            muxin_35 => Net_478 ,
            muxin_34 => Net_476 ,
            muxin_33 => Net_474 ,
            muxin_32 => Net_473 ,
            muxin_31 => Net_471 ,
            muxin_30 => Net_469 ,
            muxin_29 => Net_468 ,
            muxin_28 => Net_466 ,
            muxin_27 => Net_464 ,
            muxin_26 => Net_463 ,
            muxin_25 => Net_461 ,
            muxin_24 => Net_459 ,
            muxin_23 => Net_458 ,
            muxin_22 => Net_456 ,
            muxin_21 => Net_454 ,
            muxin_20 => Net_453 ,
            muxin_19 => Net_451 ,
            muxin_18 => Net_449 ,
            muxin_17 => Net_448 ,
            muxin_16 => Net_446 ,
            muxin_15 => Net_444 ,
            muxin_14 => Net_443 ,
            muxin_13 => Net_441 ,
            muxin_12 => Net_439 ,
            muxin_11 => Net_438 ,
            muxin_10 => Net_436 ,
            muxin_9 => Net_434 ,
            muxin_8 => Net_433 ,
            muxin_7 => Net_431 ,
            muxin_6 => Net_429 ,
            muxin_5 => Net_428 ,
            muxin_4 => Net_426 ,
            muxin_3 => Net_424 ,
            muxin_2 => Net_423 ,
            muxin_1 => Net_421 ,
            muxin_0 => Net_61 ,
            hw_ctrl_en_63 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ ,
            hw_ctrl_en_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ ,
            vout => \ADC_SAR_Seq_1:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Speaker(0) | Analog(Net_1846)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |       Blue(0) | In(Net_1179)
     |   4 |     * |      NONE |         CMOS_OUT |      Green(0) | In(Net_1175)
     |   5 |     * |      NONE |    RES_PULL_DOWN |     v_sync(0) | In(Net_659)
     |   6 |     * |      NONE |         CMOS_OUT |        Red(0) | In(Net_789)
     |   7 |     * |      NONE |    RES_PULL_DOWN |     h_sync(0) | In(Net_644)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------------------
   2 |   4 |     * |      NONE |     HI_Z_DIGITAL |    CLK_PIN(0) | FB(Net_1810)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |          A(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          B(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | Joystick_Y(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_61)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Joystick_X(0) | Analog(Net_68)
----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 5s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: FP.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_1117/main_8 --> Net_1117/q  (File=C:\Users\chris\Documents\PSoC Creator\FP\FP.cydsn\FP.rpt)
Timing report is in FP_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.490ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.782ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.815ms
API generation phase: Elapsed time ==> 0s.865ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
