// Seed: 1112050409
module module_0;
  wire id_2;
  id_3(
      .id_0({{(id_1) & {1, id_1} & id_1, 1} - 1, 1, 1, id_4}), .id_1(id_1), .id_2(id_5), .id_3(1)
  );
  assign #(1) id_1 = id_5;
endmodule
module module_1;
  assign id_1[1] = id_1;
  module_0();
endmodule
module module_2 (
    input tri  id_0,
    input wire id_1
);
  assign id_3 = id_0;
  module_0();
endmodule
