# RISCV_PIPELINE - RVX10-P: 5-Stage Pipelined RISC-V Processor 

## ğŸ¯ What is RVX10-P?

**RVX10-P** is a **5-stage pipelined processor** that implements:
- The **RV32I** instruction set (base RISC-V 32-bit integer instructions)
- **10 custom ALU instructions** (the RVX10 extension)

Developed as part of the course Digital Logic and Computer Architecture taught by Dr. Satyajit Das, IIT Guwahati.

### Key Features:
- **5-Stage Pipeline**: IF â†’ ID â†’ EX â†’ MEM â†’ WB  
- **Hazard Detection**: Automatically handles data and control hazards  
- **Data Forwarding**: Speeds up execution by bypassing stalls when possible  
- **Performance Counters**: Tracks cycles and instructions executed  
- **SystemVerilog Implementation**: Written in modern hardware description language

---

## ğŸ—ï¸ Architecture Overview

### The Five Pipeline Stages

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   IF    â”‚ -> â”‚   ID    â”‚ -> â”‚   EX    â”‚ -> â”‚   MEM   â”‚ -> â”‚   WB    â”‚
â”‚ (Fetch) â”‚    â”‚ (Decode)â”‚    â”‚(Execute)â”‚    â”‚(Memory) â”‚    â”‚ (Write) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†“              â†“              â†“              â†“              â†“
  Get Next    Read Regs      Do Math       Access         Write
Instruction   & Decode       in ALU         RAM           Result
```

### Module Hierarchy

```
riscvpipeline (Top Module)
â”‚
â”œâ”€â”€ riscv (Processor Core)
â”‚   â”œâ”€â”€ controller (Control Unit)
â”‚   â”‚   â”œâ”€â”€ maindec (Main Decoder)
â”‚   â”‚   â”œâ”€â”€ aludec (ALU Decoder)
â”‚   â”‚   â””â”€â”€ Control Pipeline Registers (c_ID_IEx, c_IEx_IM, c_IM_IW)
â”‚   â”‚
â”‚   â”œâ”€â”€ datapath (Data Processing Path)
â”‚   â”‚   â”œâ”€â”€ PC Register (Program Counter)
â”‚   â”‚   â”œâ”€â”€ regfile (32 General Purpose Registers)
â”‚   â”‚   â”œâ”€â”€ alu (Arithmetic Logic Unit)
â”‚   â”‚   â”œâ”€â”€ extend (Immediate Extension)
â”‚   â”‚   â””â”€â”€ Pipeline Registers (IF_ID, ID_IEx, IEx_IMem, IMem_IW)
â”‚   â”‚
â”‚   â”œâ”€â”€ forwarding_unit (Data Hazard Handler)
â”‚   â””â”€â”€ hazard_unit (Stall & Flush Controller)
â”‚
â”œâ”€â”€ imem (Instruction Memory - ROM)
â””â”€â”€ dmem (Data Memory - RAM)
```
```
ğŸ“ Project Structure
RVX10-P/
â”‚
â”œâ”€â”€ src/                              # Source code directory
â”‚   â”œâ”€â”€ riscvpipeline.sv             # Top-level module (instantiates processor + memories)
â”‚   â”œâ”€â”€ controller.sv                # Control unit (maindec, aludec, control pipeline regs)
â”‚   â”œâ”€â”€ datapath.sv                  # Datapath (ALU, regfile, pipeline registers, muxes)
â”‚   â”œâ”€â”€ hazard_unit.sv               # Hazard detection (load-use stalls, branch flushes)
â”‚   â””â”€â”€ forwarding_unit.sv           # Data forwarding logic (EX/MEM, MEM/WB hazards)
â”‚
â”œâ”€â”€ tb/                              # Testbench directory
â”‚   â””â”€â”€ tb_pipeline.sv               # Self-checking testbench (monitors MEM stage)
â”‚
â”œâ”€â”€ tests/                           # Test programs directory
â”‚   â””â”€â”€ rvx10_pipeline.hex           # Test program in hexadecimal machine code
â”‚
â”œâ”€â”€ docs/                            # Documentation directory
â”‚   â”œâ”€â”€ REPORT.md                    # Detailed design report
â”‚   â”œâ”€â”€ pipeline_overview.png       # Waveform: Multiple instructions in pipeline
â”‚   â”œâ”€â”€ Forwarding_Hazard.png       # Waveform: Data forwarding example
â”‚   â”œâ”€â”€ Load_Hazard.png             # Waveform: Load-use stall example
â”‚   â””â”€â”€ Control_Hazard.png          # Waveform: Branch flush example
â”‚
â”œâ”€â”€ README.md                        
â””â”€â”€ wave_pipelined.vcd              # Generated waveform file (after simulation)

```
---

## Understanding Each Pipeline Stage

### 1ï¸âƒ£ IF - Instruction Fetch Stage

**What happens here?**
- Reads the next instruction from memory
- Updates the Program Counter (PC)
- Calculates PC+4 for the next instruction

**Key Components:**
- `PCF`: Current program counter
- `InstrF`: Instruction fetched from memory
- `pcmux`: Chooses between PC+4 (sequential) or branch target

---

### 2ï¸âƒ£ ID - Instruction Decode Stage

**What happens here?**
- Decodes the instruction to understand what operation to perform
- Reads data from registers
- Extends immediate values (sign extension)
- Generates control signals

**Key Components:**
- `maindec`: Decodes opcode â†’ generates control signals
- `aludec`: Determines ALU operation
- `regfile`: 32 registers (x0-x31)
- `extend`: Sign-extends immediate values

---

### 3ï¸âƒ£ EX - Execute Stage

**What happens here?**
- Performs arithmetic/logic operations in the ALU
- Calculates branch targets
- Determines if branches are taken
- **Data forwarding happens here!**

**Key Components:**
- `alu`: Performs operations (add, sub, and, or, RVX10 ops)
- `forwardMuxA` & `forwardMuxB`: Select correct operands (handle hazards)
- Branch logic: `PCSrcE = (BranchE & ZeroE) | JumpE`

**ALU Operations (from `alu` module):**
```
0000: ADD    0110: ANDN   1001: MIN    1101: ROL
0001: SUB    0111: ORN    1010: MAX    1110: ROR
0010: AND    1000: XNOR   1011: MINU   1111: ABS
0011: OR     ----         1100: MAXU
0101: SLT
```

---

### 4ï¸âƒ£ MEM - Memory Access Stage

**What happens here?**
- Reads from or writes to data memory
- Only `lw` (load) and `sw` (store) instructions use this stage
- Other instructions just pass through

**Key Signals:**
- `ALUResultM`: Memory address to access
- `WriteDataM`: Data to write (for `sw`)
- `ReadDataM`: Data read from memory (for `lw`)
- `MemWriteM`: Enable signal for writing

---

### 5ï¸âƒ£ WB - Write Back Stage

**What happens here?**
- Writes the final result back to the register file
- Chooses between ALU result, memory data, or PC+4

**Result Selection (resultmux):**
```
ResultSrcW = 00 â†’ ALU Result    (add, sub, custom ops)
ResultSrcW = 01 â†’ Memory Data   (lw)
ResultSrcW = 10 â†’ PC+4          (jal - for return address)
```
---

## ğŸ¨ Custom RVX10 Instructions

The processor supports 10 **custom ALU operations** in addition to standard RISC-V instructions.

### The 10 Custom Instructions

| Instruction | Operation | Description | Example |
|-------------|-----------|-------------|---------|
| `ANDN` | `a & ~b` | AND with inverted b | Bit masking |
| `ORN` | `a \| ~b` | OR with inverted b | Set bits except b |
| `XNOR` | `~(a ^ b)` | Bitwise equivalence | Check equality |
| `MIN` | Signed min(a,b) | Minimum (signed) | Get smaller value |
| `MAX` | Signed max(a,b) | Maximum (signed) | Get larger value |
| `MINU` | Unsigned min(a,b) | Minimum (unsigned) | Get smaller value |
| `MAXU` | Unsigned max(a,b) | Maximum (unsigned) | Get larger value |
| `ROL` | Rotate left | Circular left shift | Cryptography |
| `ROR` | Rotate right | Circular right shift | Cryptography |
| `ABS` | Absolute value | Remove sign | Distance calculations |

## ğŸš€ How to Run This Project

### Prerequisites

You'll need:
-  **Icarus Verilog** (simulator) - [Download](http://iverilog.icarus.com/)
-  **GTKWave** (waveform viewer) - [Download](http://gtkwave.sourceforge.net/)
- A text editor (VS Code, Notepad++, etc.)

### Step-by-Step Instructions

#### ğŸªŸ On Windows

**Step 1: Install Tools**
```cmd
:: Download and install Icarus Verilog (includes GTKWave)
:: From: http://bleyer.org/icarus/
```

**Step 2: Open Command Prompt**
```cmd
cd path\to\RVX10-P
```

**Step 3: Compile the Design**
```cmd
iverilog -g2012 -o pipelined_cpu riscvpipeline.sv
```
- `-g2012` enables SystemVerilog features
- `-o pipelined_cpu` names the output executable

**Step 4: Run Simulation**
```cmd
vvp pipelined_cpu
```

**Expected Output:**
```
Cycle=0 | MEM Stage: MemWriteM=x DataAdrM=0x0 WriteDataM=0x0
Cycle=1 | MEM Stage: MemWriteM=0 DataAdrM=0x0 WriteDataM=0x0
...
----------------------------------------
Simulation succeeded: Data written to memory.
WriteDataM=25 at DataAdrM=100 (Expected: 25 at 100)
--- PERFORMANCE: Cycles=42 | Retired Instructions=16 ---
VERIFICATION: Stored value in dmem[100] is 25 (0x19)
----------------------------------------
```

**Step 5: View Waveforms**
```cmd
gtkwave wave_pipelined.vcd
```

#### ğŸ§ On Linux/macOS

**Step 1: Install Tools**
```bash
# Ubuntu/Debian
sudo apt-get update
sudo apt-get install iverilog gtkwave

# macOS (with Homebrew)
brew install icarus-verilog gtkwave
```

**Step 2: Navigate to Project**
```bash
cd ~/path/to/RVX10-P
```

**Step 3: Compile**
```bash
iverilog -g2012 -o pipelined_cpu riscvpipeline.sv
```

**Step 4: Run**
```bash
vvp pipelined_cpu
```

**Step 5: View Waveforms**
```bash
gtkwave wave_pipelined.vcd &
```

---

### ğŸ”§ Customizing the Test Program

The processor executes instructions from `test.txt`. This file contains **hexadecimal machine code**.

**To create your own test program:**

- Write RISC-V assembly code
- Assemble it to machine code (use RARS or similar)
- Convert to hex format
- Place each instruction on a new line in `test.txt`


## ğŸ“Š Understanding the Waveforms

### Opening Waveforms in GTKWave

- Run simulation (generates `wave_pipelined.vcd`)
-  Open GTKWave: `gtkwave wave_pipelined.vcd`
- In the left panel (SST), navigate the module hierarchy
- Select signals and click "Append" to view them



### ğŸ“ˆ Waveform 1: Overall Pipeline Execution

**File:** `pipeline_overview.png`

<img src= "./docs/pipeline_overview.png"/>

**What to look for:**
- Multiple instructions active in different stages simultaneously
- Pipeline registers (InstrD, InstrE, etc.) showing different instructions

---

### ğŸ”„ Waveform 2: Data Forwarding

**File:** `Forwarding_Hazard.png`

<img src= "./docs/Forwarding_Hazard.png"/>

**What to look for:**
- `ForwardAE` or `ForwardBE` signals changing to `10` or `01`
- `Rs1E` matching `RdM` or `RdW` (register match)
- `SrcAE` receiving forwarded data instead of stale register value

---

### â¸ï¸ Waveform 3: Load-Use Stall

**File:** `Load_Hazard.png`

<img src= "./docs/Load_Hazard.png"/>

**What to look for:**
- `ResultSrcE0 = 1` (load instruction in EX)
- `Rs1D` or `Rs2D` matches `RdE` (dependency detected)
- `StallF`, `StallD` = 1 (pipeline frozen)
- `FlushE` = 1 (bubble inserted)
- `PCF` and `InstrD` remain unchanged for one cycle

---

### ğŸ”€ Waveform 4: Control Hazard (Branch Flush)

**File:** `Control_Hazard.png`

<img src= "./docs/Control_Hazard.png"/>

**What to look for:**
- `PCSrcE = 1` (branch taken)
- `FlushD` and `FlushE` pulse high
- Incorrect instructions in InstrD replaced with NOP (`00000033`)

---

### ğŸ“‹ GTKWave Tips

**Useful Signal Groups to View:**

1. **Pipeline Overview:**
   - `clk`, `reset`
   - `InstrF`, `InstrD`, `PCF`
   - All pipeline register outputs

2. **Hazard Detection:**
   - `Rs1E`, `Rs2E`, `RdM`, `RdW`
   - `ForwardAE`, `ForwardBE`
   - `StallF`, `StallD`, `FlushE`, `FlushD`

3. **Control Signals:**
   - `RegWriteW`, `MemWriteM`
   - `ALUControlE`
   - `PCSrcE`

4. **Data Flow:**
   - `SrcAE`, `SrcBE`, `ALUResultE`
   - `WriteDataM`, `ReadDataM`
   - `ResultW`

**GTKWave Keyboard Shortcuts:**
- `Ctrl + +` / `Ctrl + -` : Zoom in/out
- `Ctrl + Alt + F` : Zoom to fit
- `Ctrl + G` : Go to time
- `Alt + â†’` / `Alt + â†` : Next/previous transition

---

## ğŸ“ˆ Performance Analysis

### Performance Counters

The processor tracks two key metrics:

**1. Cycle Count**
- Total number of clock cycles elapsed
- Increments every clock edge

**2. Instructions Retired**
- Number of instructions successfully completed
- Increments when an instruction:
  - Writes to a register (`RegWriteW`)
  - Writes to memory (`MemWriteM`)
  - Is a taken branch/jump (`PCSrcE`)

```systemverilog
always_ff @(posedge clk, posedge reset) begin
    if (reset) begin
        cycle_count   <= '0;
        instr_retired <= '0;
    end
    else begin
        cycle_count <= cycle_count + 1;
        if (RegWriteW | MemWriteM | PCSrcE) begin
            instr_retired <= instr_retired + 1;
        end
    end
end
```

---

### Calculating CPI (Cycles Per Instruction)

**CPI = Total Cycles / Instructions Retired**

**Example from simulation:**
```
Cycles: 42
Retired Instructions: 16
CPI = 42 / 16 = 2.625
```

**What does this mean?**
- Ideal pipelined processor: CPI = 1 (one instruction finishes per cycle)
- Our processor: CPI = 2.625 due to hazards (stalls, flushes)

**Hazard Impact:**
- **No hazards:** CPI â‰ˆ 1
- **With forwarding:** CPI â‰ˆ 1.2-1.5
- **With stalls/flushes:** CPI â‰ˆ 2-3

---

### Improving Performance

**Ways to reduce CPI:**

1. **Better Branch Prediction**
   - Currently, we always assume branches NOT taken
   - Add a branch predictor to reduce control hazards

2. **Out-of-Order Execution**
   - Execute independent instructions while stalled
   - Requires complex scheduling logic

3. **Better Compiler**
   - Reorder instructions to minimize hazards
   - Insert useful work during stalls

4. **Deeper Pipeline**
   - Break stages into more sub-stages (e.g., 10-stage)
   - Trade-off: More hazard complexity

---

## â“ Troubleshooting

### Problem: Compilation Errors

**Error:** `syntax error near 'logic'`
```
Solution: Add -g2012 flag for SystemVerilog support
iverilog -g2012 -o pipelined_cpu riscvpipeline.sv
```

**Error:** `test.txt: No such file or directory`
```
Solution: Create test.txt in the same directory
Make sure it contains valid hex instructions
```

---

### Problem: Simulation Doesn't Complete

**Symptom:** Simulation runs forever without "succeeded" message

**Possible Causes:**
1. **Test program doesn't write to address 100**
   - Check `test.txt` has a `sw` instruction to address 100
   - Expected: `sw x?, 100(x0)`

2. **Wrong data written to address 100**
   - Success criteria: Write value `25` to address `100`
   - Modify test program or testbench as needed

3. **Instruction memory not initialized**
   - Verify `test.txt` is in correct directory
   - Check `$readmemh("test.txt", RAM)` path

---

### Problem: No Waveform Output

**Symptom:** `wave_pipelined.vcd` not generated

**Solution:**
```systemverilog
// Check testbench has these lines:
initial begin
    $dumpfile("wave_pipelined.vcd");
    $dumpvars(0, testbench_pipelined);
end
```

---

### Problem: GTKWave Shows No Signals

**Solution:**
- In GTKWave, go to "SST" panel (left side)
- Expand `testbench_pipelined` â†’ `dut` â†’ `rv`
- Select signals (Ctrl+click for multiple)
- Click "Append" or press `Insert` key

---

### Problem: Wrong Results

**Debugging Steps:**

1. **Check PC progression:**
   - Watch `PCF` in waveform
   - Should increment by 4 each cycle (unless branch/stall)

2. **Check instruction decode:**
   - Watch `InstrD`, `ALUControlE`
   - Verify correct control signals generated

3. **Check register file:**
   - Add `dut.rv.dp.rf.rf` to waveform
   - Verify register writes happening correctly

4. **Check hazard detection:**
   - Watch `ForwardAE`, `ForwardBE`, `StallF`, `FlushE`
   - Verify forwarding/stalling at correct times

---

## ğŸ“š Additional Resources

### Understanding RISC-V
- [RISC-V Specification](https://riscv.org/technical/specifications/)

- [RARS Simulator](https://github.com/TheThirdOne/rars) -

## ğŸ« Acknowledgment
Developed under the guidance of<br>
Dr. Satyajit Das<br>
Assistant Professor<br>
Department of Computer Science and Engineering<br>
Indian Institute of Technology, Guwahati
