xrun(64): 24.09-s001: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.09-s001: Started on Feb 25, 2025 at 17:28:40 -03
irun
	-access +r
	-uvm
	+uvm_set_config_int=*,recording_detail,1
	+define+BVM_ASSERT_BEGIN_TR=void'
	+incdir+../bvm
	../bvm/bvm_pkg.sv
	test_pkg.sv
	top.sv
	+UVM_VERBOSITY=LOW

   User defined plus("+") options:
	+uvm_set_config_int=*,recording_detail,1
	+UVM_VERBOSITY=LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /home/tools/cadence/installs/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d
file: ../bvm/bvm_pkg.sv
	package worklib.bvm_pkg:sv
		errors: 0, warnings: 0
file: test_pkg.sv
package test_pkg;
               |
xmvlog: *W,TSNSPK (test_pkg.sv,4|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.test_pkg:sv
		errors: 0, warnings: 1
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		bvm_pkg
		test_pkg
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x7df2f7f2>
			streams:   1, words:   782
		worklib.test_pkg:sv <0x71ad9404>
			streams: 358, words: 344856
		worklib.bvm_pkg:sv <0x470e5129>
			streams:   0, words:     0
		worklib.cdns_uvm_pkg:sv <0x018cc5a4>
			streams: 172, words: 276068
		worklib.cdns_uvmapi:svp <0x673a3170>
			streams:  27, words: 30445
		worklib.cdns_assert2uvm_pkg:sv <0x4cfef1ae>
			streams:   3, words:  1761
		worklib.uvm_pkg:sv <0x071a127f>
			streams: 4542, words: 7175849
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        1       1
		Verilog packages:               6       6
		Registers:                 13,548  10,184
		Named events:                   4      12
		Initial blocks:               278     154
		Parallel blocks:               26      27
		Assertions:                     3       3
		Covergroup Instances:           0       1
		SV Class declarations:        203     313
		SV Class specializations:     370     370
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
    last_clock=system_clock();
                          |
xmsim: *F,NOFDPI (../bvm/bvm_cover.svh,39|26): Function system_clock not found in any of the shared object specified with -SV_LIB switch. The corresponding import DPI declaration is done in file ../bvm/bvm_cover.svh at line no. 21.
TOOL:	xrun(64)	24.09-s001: Exiting on Feb 25, 2025 at 17:28:42 -03  (total: 00:00:02)
