--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Multiplier_Binary.twx Multiplier_Binary.ncd -o
Multiplier_Binary.twr Multiplier_Binary.pcf

Design file:              Multiplier_Binary.ncd
Physical constraint file: Multiplier_Binary.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
Multiplicand<0>|    0.246(R)|    1.021(R)|clock_BUFGP       |   0.000|
Multiplicand<1>|    0.259(R)|    1.011(R)|clock_BUFGP       |   0.000|
Multiplicand<2>|    0.300(R)|    0.977(R)|clock_BUFGP       |   0.000|
Multiplicand<3>|    0.039(R)|    1.187(R)|clock_BUFGP       |   0.000|
Multiplicand<4>|   -0.346(R)|    1.500(R)|clock_BUFGP       |   0.000|
Multiplier<0>  |    0.457(R)|    0.857(R)|clock_BUFGP       |   0.000|
Multiplier<1>  |    0.166(R)|    1.090(R)|clock_BUFGP       |   0.000|
Multiplier<2>  |    0.179(R)|    1.079(R)|clock_BUFGP       |   0.000|
Multiplier<3>  |    0.168(R)|    1.088(R)|clock_BUFGP       |   0.000|
Multiplier<4>  |    0.352(R)|    0.941(R)|clock_BUFGP       |   0.000|
start          |    0.402(R)|    0.901(R)|clock_BUFGP       |   0.000|
---------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Product<0>  |    8.330(R)|clock_BUFGP       |   0.000|
Product<1>  |    7.987(R)|clock_BUFGP       |   0.000|
Product<2>  |    8.137(R)|clock_BUFGP       |   0.000|
Product<3>  |    8.002(R)|clock_BUFGP       |   0.000|
Product<4>  |    7.815(R)|clock_BUFGP       |   0.000|
Product<5>  |    8.091(R)|clock_BUFGP       |   0.000|
Product<6>  |    7.548(R)|clock_BUFGP       |   0.000|
Product<7>  |    7.859(R)|clock_BUFGP       |   0.000|
Product<8>  |    7.777(R)|clock_BUFGP       |   0.000|
Product<9>  |    8.230(R)|clock_BUFGP       |   0.000|
Ready       |    9.268(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.358|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 21 17:21:15 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



