// PLL initialization script for RH850/F1K

A MOSCC  L 0x02   // MainOSC gain (16 MHz)
//A MOSCC  L 0x01   // MainOSC gain (20 MHz)
//A MOSCC  L 0x00   // MainOSC gain (24 MHz)
A MOSCST L 0xFFFF // MainOSC stabilization time (max)
A PROTCMD0 L 0xA5 // MainOSC trigger enable (protected write)
A MOSCE L 0x01
A MOSCE L 0xFFFFFFFE
A MOSCE L 0x01
C MOSCS L 0x04 0x04 10  // Wait for stable MainOSC

// Prepare PLL                                                               
A PLLC L 0x00010B3B // 16 MHz MainOSC -> 120 MHz PLL
//A PLLC L 0x00010B2F // 20 MHz MainOSC -> 120 MHz PLL
//A PLLC L 0x00010B27 // 24 MHz MainOSC -> 120 MHz PLL
A PROTCMD1 L 0xA5   // Enable PLL (protected write)
A PLLE L 0x01
A PLLE L 0xFFFFFFFE
A PLLE L 0x01
C PLLS L 0x04 0x04 10 // Wait for stable PLL

// CPLLOUT = VCOOUT × 1/4 = 120 MHz (for Premium Device)
A PROTCMD1 L 0xA5
A CKSC_CPUCLKD_CTL L 0x11
A CKSC_CPUCLKD_CTL L 0xFFFFFFEE
A CKSC_CPUCLKD_CTL L 0x11
C CKSC_CPUCLKD_ACT L 0x11 0x11 10
  
// PLL -> CPU Clock                                                         
A PROTCMD1 L 0xA5
A CKSC_CPUCLKS_CTL L 0x03
A CKSC_CPUCLKS_CTL L 0xFFFFFFFC
A CKSC_CPUCLKS_CTL L 0x03
C CKSC_CPUCLKS_ACT L 0x03 0x03 10