Timing Analyzer report for TNBECL
Tue Jun 11 17:28:17 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Setup: 'QD:inst14|inst2'
 16. Slow 1200mV 85C Model Setup: 'QD:inst4|inst2'
 17. Slow 1200mV 85C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'QD:inst14|inst2'
 19. Slow 1200mV 85C Model Hold: 'QD:inst4|inst2'
 20. Slow 1200mV 85C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 21. Slow 1200mV 85C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 31. Slow 1200mV 0C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 32. Slow 1200mV 0C Model Setup: 'QD:inst14|inst2'
 33. Slow 1200mV 0C Model Setup: 'QD:inst4|inst2'
 34. Slow 1200mV 0C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'QD:inst14|inst2'
 36. Slow 1200mV 0C Model Hold: 'QD:inst4|inst2'
 37. Slow 1200mV 0C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 38. Slow 1200mV 0C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 47. Fast 1200mV 0C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 48. Fast 1200mV 0C Model Setup: 'QD:inst14|inst2'
 49. Fast 1200mV 0C Model Setup: 'QD:inst4|inst2'
 50. Fast 1200mV 0C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'QD:inst14|inst2'
 52. Fast 1200mV 0C Model Hold: 'QD:inst4|inst2'
 53. Fast 1200mV 0C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 54. Fast 1200mV 0C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                         ;
; Revision Name         ; TNBECL                                                  ;
; Device Family         ; Cyclone 10 LP                                           ;
; Device Name           ; 10CL006YU256C8G                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   2.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                             ; Type      ; Period     ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                          ; Targets                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; inclk                                                                                                  ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                 ; { inclk }                                                                                                  ;
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; Generated ; 100000.000 ; 0.01 MHz   ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; inclk  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] }                                          ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                 ; { QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] }  ;
; QD:inst4|inst2                                                                                         ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                 ; { QD:inst4|inst2 }                                                                                         ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                 ; { QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] } ;
; QD:inst14|inst2                                                                                        ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                 ; { QD:inst14|inst2 }                                                                                        ;
+--------------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                      ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                             ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 264.27 MHz  ; 264.27 MHz      ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ;                                                ;
; 480.54 MHz  ; 402.09 MHz      ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; limit due to minimum period restriction (tmin) ;
; 481.0 MHz   ; 402.09 MHz      ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
; 833.33 MHz  ; 402.09 MHz      ; QD:inst14|inst2                                                                                        ; limit due to minimum period restriction (tmin) ;
; 1011.12 MHz ; 402.09 MHz      ; QD:inst4|inst2                                                                                         ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                             ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; -3.100 ; -43.330       ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -2.016 ; -3.962        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.847 ; -3.796        ;
; QD:inst14|inst2                                                                                        ; -0.200 ; -1.025        ;
; QD:inst4|inst2                                                                                         ; 0.011  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                             ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 0.372 ; 0.000         ;
; QD:inst14|inst2                                                                                        ; 0.503 ; 0.000         ;
; QD:inst4|inst2                                                                                         ; 0.526 ; 0.000         ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.534 ; 0.000         ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 0.535 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                  ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.487    ; -13.529       ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -1.487    ; -13.519       ;
; QD:inst14|inst2                                                                                        ; -1.487    ; -11.896       ;
; QD:inst4|inst2                                                                                         ; -1.487    ; -11.896       ;
; inclk                                                                                                  ; 9.934     ; 0.000         ;
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 49999.671 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.100    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.305     ; 3.517      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -3.090    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.306     ; 3.506      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.791    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.306     ; 3.707      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; -2.789    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 3.706      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.216 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.704      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.319 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.601      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.321 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.599      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.322 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.598      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.355 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.565      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.358 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.562      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.364 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.556      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.458 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.462      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.463 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.457      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.466 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.454      ;
; 99996.501 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.419      ;
; 99996.501 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 3.419      ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                 ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.016 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.543      ; 5.331      ;
; -1.656 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.543      ; 5.471      ;
; -1.079 ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.996     ; 1.104      ;
; -0.867 ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.996     ; 0.892      ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                              ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.847 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.540      ; 5.159      ;
; -1.839 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.540      ; 5.651      ;
; -1.081 ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.997     ; 1.105      ;
; -0.868 ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.997     ; 0.892      ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'QD:inst14|inst2'                                                                        ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; -0.200 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.120      ;
; -0.198 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.118      ;
; -0.174 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.094      ;
; -0.169 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.089      ;
; -0.161 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.081      ;
; -0.123 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 1.043      ;
; 0.037  ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.081     ; 0.883      ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'QD:inst4|inst2'                                                                      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.011 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.909      ;
; 0.012 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.908      ;
; 0.012 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.908      ;
; 0.012 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.908      ;
; 0.012 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.908      ;
; 0.012 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.908      ;
; 0.013 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.081     ; 0.907      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.372 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.056      ;
; 0.378 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.061      ;
; 0.716 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.400      ;
; 0.716 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.399      ;
; 0.725 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.409      ;
; 0.725 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.408      ;
; 0.742 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.763 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.766 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.856 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.540      ;
; 0.856 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.539      ;
; 0.865 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.549      ;
; 0.865 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.548      ;
; 0.938 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.121      ;
; 0.947 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.131      ;
; 0.996 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.680      ;
; 0.996 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.679      ;
; 1.005 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.689      ;
; 1.005 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.688      ;
; 1.096 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.097 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.097 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.104 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.104 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.105 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.107 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.113 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.406      ;
; 1.113 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.406      ;
; 1.114 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.116 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.227 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.520      ;
; 1.228 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.521      ;
; 1.229 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.236 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.237 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.424      ;
; 1.244 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.537      ;
; 1.244 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.537      ;
; 1.248 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.253 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.253 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.256 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.440      ;
; 1.257 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.367 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.660      ;
; 1.369 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.372 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.555      ;
; 1.376 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.378 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.381 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.564      ;
; 1.384 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.677      ;
; 1.387 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.571      ;
; 1.393 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.686      ;
; 1.396 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.580      ;
; 1.512 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.695      ;
; 1.521 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.704      ;
; 1.527 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.711      ;
; 1.536 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.720      ;
; 1.652 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.120      ; 1.835      ;
; 1.667 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.121      ; 1.851      ;
; 1.995 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.288      ;
; 1.995 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.288      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'QD:inst14|inst2'                                                                        ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; 0.503 ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 0.796      ;
; 0.649 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 0.942      ;
; 0.691 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 0.984      ;
; 0.698 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 0.991      ;
; 0.701 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 0.994      ;
; 0.724 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 1.017      ;
; 0.726 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.081      ; 1.019      ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'QD:inst4|inst2'                                                                       ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.526 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.081      ; 0.820      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                 ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.534 ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.802      ;
; 0.731 ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.999      ;
; 1.206 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.555      ; 5.244      ;
; 1.562 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.555      ; 5.100      ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                              ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.535 ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.802      ;
; 0.732 ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.999      ;
; 1.380 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.553      ; 5.416      ;
; 1.398 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.553      ; 4.934      ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                       ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                             ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 289.18 MHz  ; 289.18 MHz      ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ;                                                ;
; 534.76 MHz  ; 402.09 MHz      ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; limit due to minimum period restriction (tmin) ;
; 535.33 MHz  ; 402.09 MHz      ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
; 910.75 MHz  ; 402.09 MHz      ; QD:inst14|inst2                                                                                        ; limit due to minimum period restriction (tmin) ;
; 1124.86 MHz ; 402.09 MHz      ; QD:inst4|inst2                                                                                         ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; -2.618 ; -36.575       ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.821 ; -3.349        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -1.643 ; -3.169        ;
; QD:inst14|inst2                                                                                        ; -0.098 ; -0.446        ;
; QD:inst4|inst2                                                                                         ; 0.111  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 0.232 ; 0.000         ;
; QD:inst14|inst2                                                                                        ; 0.472 ; 0.000         ;
; QD:inst4|inst2                                                                                         ; 0.492 ; 0.000         ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.497 ; 0.000         ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 0.497 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                   ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; QD:inst4|inst2                                                                                         ; -1.487    ; -12.168       ;
; QD:inst14|inst2                                                                                        ; -1.487    ; -11.896       ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -1.487    ; -11.558       ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.487    ; -11.557       ;
; inclk                                                                                                  ; 9.943     ; 0.000         ;
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 49999.676 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.618    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 3.171      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.607    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 3.159      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.339    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 3.391      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; -2.337    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.149     ; 3.390      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.542 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.388      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.661 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.268      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.663 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.266      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.673 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.257      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.682 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.683 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.247      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.685 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.244      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.787 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.142      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.793 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.136      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.798 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.132      ;
; 99996.802 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.127      ;
; 99996.802 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.127      ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                               ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.821 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.384      ; 5.457      ;
; -1.483 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.384      ; 4.619      ;
; -0.870 ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.876     ; 1.016      ;
; -0.658 ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.876     ; 0.804      ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                  ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.643 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.386      ; 4.781      ;
; -1.615 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.386      ; 5.253      ;
; -0.868 ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.875     ; 1.015      ;
; -0.658 ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.875     ; 0.805      ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'QD:inst14|inst2'                                                                         ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; -0.098 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 1.028      ;
; -0.096 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 1.026      ;
; -0.075 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 1.005      ;
; -0.071 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 1.001      ;
; -0.056 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 0.986      ;
; -0.050 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 0.980      ;
; 0.133  ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.072     ; 0.797      ;
+--------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'QD:inst4|inst2'                                                                       ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.111 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.819      ;
; 0.112 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.818      ;
; 0.112 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.818      ;
; 0.112 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.818      ;
; 0.112 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.818      ;
; 0.112 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.818      ;
; 0.113 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.072     ; 0.817      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.232 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.983      ;
; 0.237 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.987      ;
; 0.530 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.281      ;
; 0.532 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.282      ;
; 0.545 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.296      ;
; 0.547 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.297      ;
; 0.652 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.403      ;
; 0.654 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.404      ;
; 0.667 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.418      ;
; 0.669 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.419      ;
; 0.689 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.708 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.718 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.760 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.010      ;
; 0.767 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.018      ;
; 0.774 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.525      ;
; 0.776 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.526      ;
; 0.789 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.540      ;
; 0.791 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.541      ;
; 1.009 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.019 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.024 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.027 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.283      ;
; 1.049 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.300      ;
; 1.106 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.108 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.376      ;
; 1.110 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.112 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.113 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.380      ;
; 1.116 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.384      ;
; 1.131 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.398      ;
; 1.133 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.134 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.390      ;
; 1.141 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.146 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.150 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.155 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.405      ;
; 1.156 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.407      ;
; 1.171 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.422      ;
; 1.228 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.496      ;
; 1.230 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.498      ;
; 1.234 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.255 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.256 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.524      ;
; 1.257 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.259 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.526      ;
; 1.262 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.512      ;
; 1.272 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.277 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.527      ;
; 1.278 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.529      ;
; 1.293 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.544      ;
; 1.384 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.225      ; 1.634      ;
; 1.400 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.226      ; 1.651      ;
; 1.833 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.100      ;
; 1.833 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.100      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'QD:inst14|inst2'                                                                         ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; 0.472 ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.739      ;
; 0.608 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.875      ;
; 0.614 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.881      ;
; 0.645 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.912      ;
; 0.649 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.916      ;
; 0.668 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.935      ;
; 0.670 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.072      ; 0.937      ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'QD:inst4|inst2'                                                                        ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.492 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.072      ; 0.760      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                  ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.497 ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.052      ; 0.744      ;
; 0.674 ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.052      ; 0.921      ;
; 1.314 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.275      ; 5.034      ;
; 1.353 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.275      ; 4.573      ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                               ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.497 ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.052      ; 0.744      ;
; 0.675 ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.052      ; 0.922      ;
; 1.198 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.274      ; 4.417      ;
; 1.510 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.274      ; 5.229      ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; -1.196 ; -16.723       ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -1.022 ; -1.022        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -0.885 ; -0.885        ;
; QD:inst14|inst2                                                                                        ; 0.497  ; 0.000         ;
; QD:inst4|inst2                                                                                         ; 0.564  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 0.191 ; 0.000         ;
; QD:inst14|inst2                                                                                        ; 0.196 ; 0.000         ;
; QD:inst4|inst2                                                                                         ; 0.205 ; 0.000         ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.210 ; 0.000         ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 0.210 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                   ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+
; QD:inst14|inst2                                                                                        ; -1.000    ; -8.000        ;
; QD:inst4|inst2                                                                                         ; -1.000    ; -8.000        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.000    ; -4.616        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -1.000    ; -4.608        ;
; inclk                                                                                                  ; 9.594     ; 0.000         ;
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 49999.776 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.196    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.247     ; 1.501      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -1.193    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.248     ; 1.497      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.717    ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.247     ; 1.522      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; -0.716    ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.248     ; 1.520      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.544      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.408 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.543      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.410 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.541      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.433 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.518      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.468 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.482      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.476 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.475      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.496 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.497 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.454      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.501 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 1.450      ;
; 99998.532 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.418      ;
; 99998.532 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.418      ;
+-----------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                  ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.022 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.031      ; 2.655      ;
; -0.167 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.031      ; 2.300      ;
; 0.131  ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.431     ; 0.445      ;
; 0.198  ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.431     ; 0.378      ;
+--------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                               ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.885 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.031      ; 2.518      ;
; -0.112 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.031      ; 2.245      ;
; 0.132  ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.429     ; 0.446      ;
; 0.200  ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.429     ; 0.378      ;
+--------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'QD:inst14|inst2'                                                                        ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; 0.497 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.454      ;
; 0.498 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.453      ;
; 0.498 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.453      ;
; 0.501 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.450      ;
; 0.509 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.442      ;
; 0.514 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.437      ;
; 0.576 ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 1.000        ; -0.036     ; 0.375      ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'QD:inst4|inst2'                                                                       ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.564 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.387      ;
; 0.567 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
; 0.567 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
; 0.567 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
; 0.567 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
; 0.567 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
; 0.567 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 1.000        ; -0.036     ; 0.384      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                                                           ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.191 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.428      ;
; 0.195 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.430      ;
; 0.296 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.340 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.577      ;
; 0.342 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.577      ;
; 0.343 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.580      ;
; 0.345 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.580      ;
; 0.406 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.643      ;
; 0.408 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.643      ;
; 0.409 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.646      ;
; 0.411 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.646      ;
; 0.445 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.472 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.709      ;
; 0.474 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.709      ;
; 0.475 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.042     ; 0.712      ;
; 0.477 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.044     ; 0.712      ;
; 0.508 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.521 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.574 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.577 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.698      ;
; 0.578 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.698      ;
; 0.587 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.590 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[6]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.738 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; -0.044     ; 0.473      ;
; 0.742 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; -0.042     ; 0.479      ;
; 0.820 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.940      ;
; 0.820 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.940      ;
; 0.821 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.941      ;
; 0.821 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.941      ;
; 0.821 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[2]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.941      ;
; 0.821 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.821 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[4]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.941      ;
; 0.837 ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]         ; FPQ:inst23|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]         ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.957      ;
; 0.837 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.957      ;
; 0.837 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[1]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.957      ;
; 0.837 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[5]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[3]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.957      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'QD:inst14|inst2'                                                                         ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+
; 0.196 ; 74194:inst9|41 ; 74194:inst9|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.316      ;
; 0.258 ; 74194:inst9|40 ; 74194:inst9|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.378      ;
; 0.263 ; 74194:inst8|41 ; 74194:inst8|40 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; 74194:inst8|38 ; 74194:inst9|41 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.386      ;
; 0.270 ; 74194:inst8|39 ; 74194:inst8|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.390      ;
; 0.279 ; 74194:inst9|39 ; 74194:inst9|38 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; 74194:inst8|40 ; 74194:inst8|39 ; QD:inst14|inst2 ; QD:inst14|inst2 ; 0.000        ; 0.036      ; 0.401      ;
+-------+----------------+----------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'QD:inst4|inst2'                                                                        ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+
; 0.205 ; 74194:inst1|39 ; 74194:inst1|38 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; 74194:inst|40  ; 74194:inst|39  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; 74194:inst1|40 ; 74194:inst1|39 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; 74194:inst|38  ; 74194:inst1|41 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; 74194:inst1|41 ; 74194:inst1|40 ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; 74194:inst|41  ; 74194:inst|40  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; 74194:inst|39  ; 74194:inst|38  ; QD:inst4|inst2 ; QD:inst4|inst2 ; 0.000        ; 0.036      ; 0.327      ;
+-------+----------------+----------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                  ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                                                           ; Latch Clock                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.210 ; QD:inst14|inst3 ; QD:inst14|inst4 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.318      ;
; 0.283 ; QD:inst14|inst4 ; QD:inst14|inst5 ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.391      ;
; 0.540 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.469      ; 2.208      ;
; 1.374 ; QD:inst14|inst2 ; QD:inst14|inst3 ; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.469      ; 2.542      ;
+-------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]'                                                                                                                                                               ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                                                          ; Latch Clock                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.210 ; QD:inst4|inst3 ; QD:inst4|inst4 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.318      ;
; 0.284 ; QD:inst4|inst4 ; QD:inst4|inst5 ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.392      ;
; 0.489 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.467      ; 2.155      ;
; 1.244 ; QD:inst4|inst2 ; QD:inst4|inst3 ; QD:inst4|inst2                                                                                        ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.467      ; 2.410      ;
+-------+----------------+----------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                        ; -3.100  ; 0.191 ; N/A      ; N/A     ; -1.487              ;
;  QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -2.016  ; 0.210 ; N/A      ; N/A     ; -1.487              ;
;  QD:inst14|inst2                                                                                        ; -0.200  ; 0.196 ; N/A      ; N/A     ; -1.487              ;
;  QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -1.847  ; 0.210 ; N/A      ; N/A     ; -1.487              ;
;  QD:inst4|inst2                                                                                         ; 0.011   ; 0.205 ; N/A      ; N/A     ; -1.487              ;
;  inclk                                                                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; -3.100  ; 0.191 ; N/A      ; N/A     ; 49999.671           ;
; Design-wide TNS                                                                                         ; -52.113 ; 0.0   ; 0.0      ; 0.0     ; -50.84              ;
;  QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; -3.962  ; 0.000 ; N/A      ; N/A     ; -13.519             ;
;  QD:inst14|inst2                                                                                        ; -1.025  ; 0.000 ; N/A      ; N/A     ; -11.896             ;
;  QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; -3.796  ; 0.000 ; N/A      ; N/A     ; -13.529             ;
;  QD:inst4|inst2                                                                                         ; 0.000   ; 0.000 ; N/A      ; N/A     ; -12.168             ;
;  inclk                                                                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; -43.330 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BUZ           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrong         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; right         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pin_name3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SND                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLRN1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLRN2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRSI1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRSI2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZ           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; wrong         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; right         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZ           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; wrong         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; right         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZ           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wrong         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; right         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                             ; To Clock                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 336      ; 0        ; 0        ; 0        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 21       ; 21       ; 0        ; 0        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 21       ; 21       ; 0        ; 0        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 2        ; 0        ; 0        ; 0        ;
; QD:inst4|inst2                                                                                         ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 1        ; 1        ; 0        ; 0        ;
; QD:inst4|inst2                                                                                         ; QD:inst4|inst2                                                                                         ; 0        ; 0        ; 0        ; 7        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 2        ; 0        ; 0        ; 0        ;
; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; QD:inst14|inst2                                                                                        ; QD:inst14|inst2                                                                                        ; 0        ; 0        ; 0        ; 7        ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                             ; To Clock                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 336      ; 0        ; 0        ; 0        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 21       ; 21       ; 0        ; 0        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; 21       ; 21       ; 0        ; 0        ;
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 2        ; 0        ; 0        ; 0        ;
; QD:inst4|inst2                                                                                         ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; 1        ; 1        ; 0        ; 0        ;
; QD:inst4|inst2                                                                                         ; QD:inst4|inst2                                                                                         ; 0        ; 0        ; 0        ; 7        ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 2        ; 0        ; 0        ; 0        ;
; QD:inst14|inst2                                                                                        ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; QD:inst14|inst2                                                                                        ; QD:inst14|inst2                                                                                        ; 0        ; 0        ; 0        ; 7        ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                 ; Clock                                                                                                  ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+-------------+
; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]  ; Base      ; Constrained ;
; QD:inst4|inst2                                                                                         ; QD:inst4|inst2                                                                                         ; Base      ; Constrained ;
; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] ; Base      ; Constrained ;
; QD:inst14|inst2                                                                                        ; QD:inst14|inst2                                                                                        ; Base      ; Constrained ;
; inclk                                                                                                  ; inclk                                                                                                  ; Base      ; Constrained ;
; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]                                          ; Generated ; Constrained ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLRN1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLRN2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SND        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRSI1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRSI2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BUZ         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; right       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrong       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLRN1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLRN2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SND        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRSI1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRSI2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BUZ         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; right       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrong       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jun 11 17:28:14 2019
Info: Command: quartus_sta TNBECL -c TNBECL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TNBECL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk inclk
    Info (332110): create_generated_clock -source {inst14|inst|inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]} {inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name QD:inst4|inst2 QD:inst4|inst2
    Info (332105): create_clock -period 1.000 -name QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name QD:inst14|inst2 QD:inst14|inst2
    Info (332105): create_clock -period 1.000 -name QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.100             -43.330 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.016              -3.962 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.847              -3.796 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.200              -1.025 QD:inst14|inst2 
    Info (332119):     0.011               0.000 QD:inst4|inst2 
Info (332146): Worst-case hold slack is 0.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.372               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.503               0.000 QD:inst14|inst2 
    Info (332119):     0.526               0.000 QD:inst4|inst2 
    Info (332119):     0.534               0.000 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.535               0.000 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -13.529 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487             -13.519 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487             -11.896 QD:inst14|inst2 
    Info (332119):    -1.487             -11.896 QD:inst4|inst2 
    Info (332119):     9.934               0.000 inclk 
    Info (332119): 49999.671               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.618             -36.575 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.821              -3.349 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.643              -3.169 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.098              -0.446 QD:inst14|inst2 
    Info (332119):     0.111               0.000 QD:inst4|inst2 
Info (332146): Worst-case hold slack is 0.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.232               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.472               0.000 QD:inst14|inst2 
    Info (332119):     0.492               0.000 QD:inst4|inst2 
    Info (332119):     0.497               0.000 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.497               0.000 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -12.168 QD:inst4|inst2 
    Info (332119):    -1.487             -11.896 QD:inst14|inst2 
    Info (332119):    -1.487             -11.558 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487             -11.557 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     9.943               0.000 inclk 
    Info (332119): 49999.676               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.196             -16.723 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.022              -1.022 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.885              -0.885 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.497               0.000 QD:inst14|inst2 
    Info (332119):     0.564               0.000 QD:inst4|inst2 
Info (332146): Worst-case hold slack is 0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.191               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.196               0.000 QD:inst14|inst2 
    Info (332119):     0.205               0.000 QD:inst4|inst2 
    Info (332119):     0.210               0.000 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.210               0.000 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -8.000 QD:inst14|inst2 
    Info (332119):    -1.000              -8.000 QD:inst4|inst2 
    Info (332119):    -1.000              -4.616 QD:inst4|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -4.608 QD:inst14|FPQ:inst|H:inst|lpm_counter:LPM_COUNTER_component|cntr_0lj:auto_generated|counter_reg_bit[0] 
    Info (332119):     9.594               0.000 inclk 
    Info (332119): 49999.776               0.000 inst14|inst|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Tue Jun 11 17:28:17 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


