Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 25 10:28:57 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_timing_summary_init.rpt -pb fir_timing_summary_init.pb -rpx fir_timing_summary_init.rpx
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                  374        0.140        0.000                      0                  374        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.061        0.000                      0                  281        0.140        0.000                      0                  281        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.929        0.000                      0                   93        1.971        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 val_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 4.275ns (50.614%)  route 4.172ns (49.386%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=4 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  val_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  val_count_reg[1]/Q
                         net (fo=8, unplaced)         1.003     3.937    val_count[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  sm_state_i_2/O
                         net (fo=9, unplaced)         0.490     4.722    sm_state_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.846 r  last_count[9]_i_2/O
                         net (fo=7, unplaced)         0.484     5.330    last_count[9]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.446 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.895    rdata_OBUF[1]_inst_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.019 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.019    rdata_OBUF[1]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.399 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         0.946     7.345    rdata_OBUF[1]_inst_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.269    rdata_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.904 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.904    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 val_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 4.267ns (50.567%)  route 4.172ns (49.433%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=3 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  val_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  val_count_reg[1]/Q
                         net (fo=8, unplaced)         1.003     3.937    val_count[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  sm_state_i_2/O
                         net (fo=9, unplaced)         0.490     4.722    sm_state_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.846 r  last_count[9]_i_2/O
                         net (fo=7, unplaced)         0.484     5.330    last_count[9]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.446 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.895    rdata_OBUF[1]_inst_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.019 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.019    rdata_OBUF[1]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.399 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         0.946     7.345    rdata_OBUF[1]_inst_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.116     7.461 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.261    sm_tlast_OBUF
                         OBUF (Prop_obuf_I_O)         2.634    10.896 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    10.896    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 4.188ns (53.274%)  route 3.674ns (46.726%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.969     6.760    p_0_in
                         LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.684    data_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634    10.319 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.319    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 4.188ns (53.274%)  route 3.674ns (46.726%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.969     6.760    p_0_in
                         LUT5 (Prop_lut5_I1_O)        0.124     6.884 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.684    data_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634    10.319 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.319    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 4.188ns (54.929%)  route 3.437ns (45.071%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.732     6.523    p_0_in
                         LUT6 (Prop_lut6_I1_O)        0.124     6.647 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.447    data_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634    10.082 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.082    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.188ns (56.531%)  route 3.221ns (43.469%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     6.307    p_0_in
                         LUT5 (Prop_lut5_I1_O)        0.124     6.431 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.231    data_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.866 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.866    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.188ns (56.531%)  route 3.221ns (43.469%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     6.307    p_0_in
                         LUT3 (Prop_lut3_I0_O)        0.124     6.431 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.231    rdata_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.866 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.866    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.188ns (56.531%)  route 3.221ns (43.469%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     6.307    p_0_in
                         LUT4 (Prop_lut4_I3_O)        0.124     6.431 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.231    tap_A_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     9.866 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.866    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.188ns (56.531%)  route 3.221ns (43.469%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     6.307    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     6.431 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.231    tap_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.866 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.866    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.188ns (56.531%)  route 3.221ns (43.469%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  init_cnt[3]_i_6/O
                         net (fo=1, unplaced)         0.000     4.205    init_cnt[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 f  init_cnt_reg[3]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929     5.667    next_ap_state11_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     6.307    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     6.431 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.231    tap_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.866 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.866    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ss_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_state_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ss_state
                         LUT3 (Prop_lut3_I2_O)        0.101     1.061 r  ss_state_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    nxt_ss_state
                         FDCE                                         r  ss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_state_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ss_state_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  init_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_cnt_reg_n_0_[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  init_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    init_cnt_tmp[0]
                         FDCE                                         r  init_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    init_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  init_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_cnt_reg_n_0_[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  init_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    init_cnt_tmp[1]
                         FDCE                                         r  init_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    init_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  init_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_cnt_reg_n_0_[2]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  init_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    init_cnt_tmp[3]
                         FDCE                                         r  init_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    init_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 init_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  init_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_cnt_reg_n_0_[1]
                         LUT4 (Prop_lut4_I3_O)        0.101     1.070 r  init_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    init_cnt_tmp[2]
                         FDCE                                         r  init_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  init_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    init_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  y[11]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    y[11]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[11]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_tmp[10]
                         FDCE                                         r  y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  y[15]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    y[15]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_tmp[14]
                         FDCE                                         r  y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  y[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    y[3]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_tmp[2]
                         FDCE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[6]
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  y[7]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    y[7]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_tmp[6]
                         FDCE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[13]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[13]
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  y[15]_i_4/O
                         net (fo=1, unplaced)         0.000     1.023    y[15]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  y_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    y_tmp[13]
                         FDCE                                         r  y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                m_tmp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                m_tmp__1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000                count_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000                count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000                count_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000                count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000                data_length_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                count_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500                count_reg[0]/C
Low Pulse Width   Slow    FDPE/C       n/a            0.500         5.000       4.500                count_reg[1]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         5.000       4.500                count_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                count_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500                count_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500                count_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                count_reg[0]/C
High Pulse Width  Slow    FDPE/C       n/a            0.500         5.000       4.500                count_reg[1]/C
High Pulse Width  Fast    FDPE/C       n/a            0.500         5.000       4.500                count_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500                count_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                count_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_count_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  val_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  val_count_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    val_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_count_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  val_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  val_count_reg[4]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    val_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_count_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  val_count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  val_count_reg[5]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    val_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.096ns (39.564%)  route 1.674ns (60.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.874     4.769    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    data_length_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_length_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.811%)  route 0.706ns (74.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=93, unplaced)        0.368     2.951    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_length_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_length_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.971    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.102ns (54.207%)  route 3.465ns (45.793%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.969     6.009    p_0_in
                         LUT6 (Prop_lut6_I1_O)        0.124     6.133 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.933    data_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.568 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.568    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.102ns (54.207%)  route 3.465ns (45.793%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.969     6.009    p_0_in
                         LUT5 (Prop_lut5_I1_O)        0.124     6.133 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.933    data_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.568 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.568    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 4.102ns (55.959%)  route 3.228ns (44.041%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.732     5.772    p_0_in
                         LUT6 (Prop_lut6_I1_O)        0.124     5.896 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.696    data_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.331 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.331    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT5 (Prop_lut5_I1_O)        0.124     5.680 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    data_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.115    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT3 (Prop_lut3_I0_O)        0.124     5.680 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    rdata_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.115    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT4 (Prop_lut4_I3_O)        0.124     5.680 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    tap_A_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.115    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.680 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    tap_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.115    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.680 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    tap_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.115    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.680 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    tap_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.115    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.102ns (57.658%)  route 3.012ns (42.342%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[3]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    awaddr_IBUF[3]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[10]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[10]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.437     4.916    tap_WE_OBUF[3]_inst_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  init_cnt[3]_i_1/O
                         net (fo=27, unplaced)        0.516     5.556    p_0_in
                         LUT5 (Prop_lut5_I3_O)        0.124     5.680 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.480    tap_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.115 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.115    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[0]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[10]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[11]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[12]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[13]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[14]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[15]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[16]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[16]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[17]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[17]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[18]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    data_Di_OBUF[18]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





