{"BRK", &cpu::BRK, &cpu::IMPL, 7, false}, {"ORA", &cpu::ORA, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ORA", &cpu::ORA, &cpu::ZPG, 3, false}, {"ASL", &cpu::ASL, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"PHP", &cpu::PHP, &cpu::IMPL, 3, false}, {"ORA", &cpu::ORA, &cpu::IMM, 2, false}, {"ASL", &cpu::ASL, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ORA", &cpu::ORA, &cpu::ABS, 4, false}, {"ASL", &cpu::ASL, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BPL", &cpu::BPL, &cpu::REL, 2, false}, {"ORA", &cpu::ORA, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ORA", &cpu::ORA, &cpu::ZPGX, 4, false}, {"ASL", &cpu::ASL, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CLC", &cpu::CLC, &cpu::IMPL, 2, false}, {"ORA", &cpu::ORA, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ORA", &cpu::ORA, &cpu::ABSX, 4, true}, {"ASL", &cpu::ASL, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"JSR", &cpu::JSR, &cpu::ABS, 6, false}, {"AND", &cpu::AND, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"BIT", &cpu::BIT, &cpu::ZPG, 3, false}, {"AND", &cpu::AND, &cpu::ZPG, 3, false}, {"ROL", &cpu::ROL, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"PLP", &cpu::PLP, &cpu::IMPL, 4, false}, {"AND", &cpu::AND, &cpu::IMM, 2, false}, {"ROL", &cpu::ROL, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"BIT", &cpu::BIT, &cpu::ABS, 4, false}, {"AND", &cpu::AND, &cpu::ABS, 4, false}, {"ROL", &cpu::ROL, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BMI", &cpu::BMI, &cpu::REL, 2, false}, {"AND", &cpu::AND, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"AND", &cpu::AND, &cpu::ZPGX, 4, false}, {"ROL", &cpu::ROL, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"SEC", &cpu::SEC, &cpu::IMPL, 2, false}, {"AND", &cpu::AND, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"AND", &cpu::AND, &cpu::ABSX, 4, true}, {"ROL", &cpu::ROL, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"RTI", &cpu::RTI, &cpu::IMPL, 6, false}, {"EOR", &cpu::EOR, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"EOR", &cpu::EOR, &cpu::ZPG, 3, false}, {"LSR", &cpu::LSR, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"PHA", &cpu::PHA, &cpu::IMPL, 3, false}, {"EOR", &cpu::EOR, &cpu::IMM, 2, false}, {"LSR", &cpu::LSR, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"JMP", &cpu::JMP, &cpu::ABS, 3, false}, {"EOR", &cpu::EOR, &cpu::ABS, 4, false}, {"LSR", &cpu::LSR, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BVC", &cpu::BVC, &cpu::REL, 2, false}, {"EOR", &cpu::EOR, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"EOR", &cpu::EOR, &cpu::ZPGX, 4, false}, {"LSR", &cpu::LSR, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CLI", &cpu::CLI, &cpu::IMPL, 2, false}, {"EOR", &cpu::EOR, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"EOR", &cpu::EOR, &cpu::ABSX, 4, true}, {"LSR", &cpu::LSR, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"RTS", &cpu::RTS, &cpu::IMPL, 6, false}, {"ADC", &cpu::ADC, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ADC", &cpu::ADC, &cpu::ZPG, 3, false}, {"ROR", &cpu::ROR, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"PLA", &cpu::PLA, &cpu::IMPL, 4, false}, {"ADC", &cpu::ADC, &cpu::IMM, 2, false}, {"ROR", &cpu::ROR, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"JMP", &cpu::JMP, &cpu::IND, 5, false}, {"ADC", &cpu::ADC, &cpu::ABS, 4, false}, {"ROR", &cpu::ROR, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BVS", &cpu::BVS, &cpu::REL, 2, false}, {"ADC", &cpu::ADC, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ADC", &cpu::ADC, &cpu::ZPGX, 4, false}, {"ROR", &cpu::ROR, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"SEI", &cpu::SEI, &cpu::IMPL, 2, false}, {"ADC", &cpu::ADC, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"ADC", &cpu::ADC, &cpu::ABSX, 4, true}, {"ROR", &cpu::ROR, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"STA", &cpu::STA, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"STY", &cpu::STY, &cpu::ZPG, 3, false}, {"STA", &cpu::STA, &cpu::ZPG, 3, false}, {"STX", &cpu::STX, &cpu::ZPG, 3, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"DEY", &cpu::DEY, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"TXA", &cpu::TXA, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"STY", &cpu::STY, &cpu::ABS, 4, false}, {"STA", &cpu::STA, &cpu::ABS, 4, false}, {"STX", &cpu::STX, &cpu::ABS, 4, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BCC", &cpu::BCC, &cpu::REL, 2, false}, {"STA", &cpu::STA, &cpu::INDY, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"STY", &cpu::STY, &cpu::ZPGX, 4, false}, {"STA", &cpu::STA, &cpu::ZPGX, 4, false}, {"STX", &cpu::STX, &cpu::ZPGY, 4, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"TYA", &cpu::TYA, &cpu::IMPL, 2, false}, {"STA", &cpu::STA, &cpu::ABSY, 5, false}, {"TXS", &cpu::TXS, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"STA", &cpu::STA, &cpu::ABSX, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"LDY", &cpu::LDY, &cpu::IMM, 2, false}, {"LDA", &cpu::LDA, &cpu::INDX, 6, false}, {"LDX", &cpu::LDX, &cpu::IMM, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"LDY", &cpu::LDY, &cpu::ZPG, 3, false}, {"LDA", &cpu::LDA, &cpu::ZPG, 3, false}, {"LDX", &cpu::LDX, &cpu::ZPG, 3, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"TAY", &cpu::TAY, &cpu::IMPL, 2, false}, {"LDA", &cpu::LDA, &cpu::IMM, 2, false}, {"TAX", &cpu::TAX, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"LDY", &cpu::LDY, &cpu::ABS, 4, false}, {"LDA", &cpu::LDA, &cpu::ABS, 4, false}, {"LDX", &cpu::LDX, &cpu::ABS, 4, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BCS", &cpu::BCS, &cpu::REL, 2, false}, {"LDA", &cpu::LDA, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"LDY", &cpu::LDY, &cpu::ZPGX, 4, false}, {"LDA", &cpu::LDA, &cpu::ZPGX, 4, false}, {"LDX", &cpu::LDX, &cpu::ZPGY, 4, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CLV", &cpu::CLV, &cpu::IMPL, 2, false}, {"LDA", &cpu::LDA, &cpu::ABSY, 4, true}, {"TSX", &cpu::TSX, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"LDY", &cpu::LDY, &cpu::ABSX, 4, true}, {"LDA", &cpu::LDA, &cpu::ABSX, 4, true}, {"LDX", &cpu::LDX, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"CPY", &cpu::CPY, &cpu::IMM, 2, false}, {"CMP", &cpu::CMP, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CPY", &cpu::CPY, &cpu::ZPG, 3, false}, {"CMP", &cpu::CMP, &cpu::ZPG, 3, false}, {"DEC", &cpu::DEC, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"INY", &cpu::INY, &cpu::IMPL, 2, false}, {"CMP", &cpu::CMP, &cpu::IMM, 2, false}, {"DEX", &cpu::DEX, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CPY", &cpu::CPY, &cpu::ABS, 4, false}, {"CMP", &cpu::CMP, &cpu::ABS, 4, false}, {"DEC", &cpu::DEC, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BNE", &cpu::BNE, &cpu::REL, 2, false}, {"CMP", &cpu::CMP, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CMP", &cpu::CMP, &cpu::ZPGX, 4, false}, {"DEC", &cpu::DEC, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CLD", &cpu::CLD, &cpu::IMPL, 2, false}, {"CMP", &cpu::CMP, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CMP", &cpu::CMP, &cpu::ABSX, 4, true}, {"DEC", &cpu::DEC, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"CPX", &cpu::CPX, &cpu::IMM, 2, false}, {"SBC", &cpu::SBC, &cpu::INDX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CPX", &cpu::CPX, &cpu::ZPG, 3, false}, {"SBC", &cpu::SBC, &cpu::ZPG, 3, false}, {"INC", &cpu::INC, &cpu::ZPG, 5, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"INX", &cpu::INX, &cpu::IMPL, 2, false}, {"SBC", &cpu::SBC, &cpu::IMM, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"CPX", &cpu::CPX, &cpu::ABS, 4, false}, {"SBC", &cpu::SBC, &cpu::ABS, 4, false}, {"INC", &cpu::INC, &cpu::ABS, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
{"BEQ", &cpu::BEQ, &cpu::REL, 2, false}, {"SBC", &cpu::SBC, &cpu::INDY, 5, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"SBC", &cpu::SBC, &cpu::ZPGX, 4, false}, {"INC", &cpu::INC, &cpu::ZPGX, 6, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"SED", &cpu::SED, &cpu::IMPL, 2, false}, {"SBC", &cpu::SBC, &cpu::ABSY, 4, true}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, {"SBC", &cpu::SBC, &cpu::ABSX, 4, true}, {"INC", &cpu::INC, &cpu::ABSX, 7, false}, {"NOP", &cpu::NOP, &cpu::IMPL, 2, false}, 
