==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type complete kp_502_7 D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
WARNING: [HLS 207-5525] 'factor' in '#pragma HLS array_partition' is ignored (./source/kp_502_7.cpp:5:65)
WARNING: [HLS 207-5525] 'factor' in '#pragma HLS array_partition' is ignored (./source/kp_502_7.cpp:5:66)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.896 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:26:27)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'A_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'B_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'C_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X1_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'X2_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P' on 'D_7', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 57, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 8492 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.201 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 78.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 32.744 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 35.025 seconds; peak allocated memory: 1.255 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type complete kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
WARNING: [HLS 207-5525] 'factor' in '#pragma HLS array_reshape' is ignored (./source/kp_502_7.cpp:5:63)
WARNING: [HLS 207-5525] 'factor' in '#pragma HLS array_reshape' is ignored (./source/kp_502_7.cpp:5:64)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.598 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 4 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'A': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'B': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X1': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X2': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'D': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./source/kp_502_7.cpp:9: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'A', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'B', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'C', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'X1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'X2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P' on 'D', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.166 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.595 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.149 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 78.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 44.682 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 2 seconds. Total elapsed time: 46.98 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 2 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.256 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 4 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'A': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'B': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X1': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X2': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'D': Cyclic reshaping with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-237] The INTERFACE pragma actions in object field. If on struct field, disaggregate pragma is required; If on array element, array_partition pragma is required. If no, this interface pragma will be viewed as invalid and ignored. In function 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.009 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 78.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 34.819 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 37.099 seconds; peak allocated memory: 1.255 GB.
