--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
button_FirstFloor |    6.371(R)|      SLOW  |   -1.329(R)|      FAST  |clk_BUFGP         |   0.000|
button_FourthFloor|    5.940(R)|      SLOW  |   -1.404(R)|      FAST  |clk_BUFGP         |   0.000|
button_SecondFloor|    7.075(R)|      SLOW  |   -1.782(R)|      FAST  |clk_BUFGP         |   0.000|
button_ThirdFloor |    6.233(R)|      SLOW  |   -1.394(R)|      FAST  |clk_BUFGP         |   0.000|
reset             |    1.661(R)|      SLOW  |   -0.226(R)|      SLOW  |clk_BUFGP         |   0.000|
switch_Down_Fourth|    5.795(R)|      SLOW  |   -1.779(R)|      FAST  |clk_BUFGP         |   0.000|
switch_Down_Second|    6.880(R)|      SLOW  |   -1.851(R)|      FAST  |clk_BUFGP         |   0.000|
switch_Down_Third |    6.689(R)|      SLOW  |   -1.875(R)|      FAST  |clk_BUFGP         |   0.000|
switch_Up_First   |    6.154(R)|      SLOW  |   -1.998(R)|      FAST  |clk_BUFGP         |   0.000|
switch_Up_Second  |    7.026(R)|      SLOW  |   -1.786(R)|      FAST  |clk_BUFGP         |   0.000|
switch_Up_Third   |    6.903(R)|      SLOW  |   -1.923(R)|      FAST  |clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        12.865(R)|      SLOW  |         5.478(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |         9.860(R)|      SLOW  |         5.451(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         9.811(R)|      SLOW  |         5.428(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         9.506(R)|      SLOW  |         5.337(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         9.306(R)|      SLOW  |         5.192(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        12.587(R)|      SLOW  |         5.648(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        13.262(R)|      SLOW  |         5.575(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        12.980(R)|      SLOW  |         5.690(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        12.971(R)|      SLOW  |         5.499(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        11.967(R)|      SLOW  |         5.686(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        13.015(R)|      SLOW  |         5.575(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.342|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 04 14:50:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



