# Physical-Layout-for-a-Two-Bit-Comparator-using-L-EDIT-IC
A physical layout of two bit comparator using L-EDIT IC as the final project for AVLSI course at the University of Guilan, Department of Computer Engineering, presented in Winter 2024 by Dr. Mahdi Aminian.

# Gate Level Schematic of a Two Bit Comparator
![image](https://github.com/user-attachments/assets/134208da-2d41-4175-a077-f5a884119725)


# Physical Layout of Circuit Implemented in L-EDIT IC
![Screenshot 2024-10-25 110016](https://github.com/user-attachments/assets/7d746c57-15a8-4919-afbc-0e6098394cfc)
![Screenshot 2024-10-25 110005](https://github.com/user-attachments/assets/7856c2bb-b245-454a-9786-d2b5b8b47924)
![Screenshot 2024-10-25 105946](https://github.com/user-attachments/assets/55102eb7-2b86-4bd8-a639-a1bce1828f0d)

# The Output Results

![image](https://github.com/user-attachments/assets/1d959966-f4de-4501-bb5b-f9b6788251ff)
