C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/lab7b_2/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLE
                    -VEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio/v5_workspace/
                    -lab7b_2/inc;/home/onachman/SimplicityStudio/v5_workspace/lab7b_2/inc/config;/home/onachman/SimplicityStudio5/SimplicityS
                    -tudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/home/onachman/SimplicityStudio5/Simplicity
                    -Studio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/graphics;/home/onachman/SimplicityStudio5/
                    -SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/config;/home/onachman/Simplicity
                    -Studio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/onachman/SimplicityStudio5/SimplicityStudi
                    -o_v5/developer/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/dev
                    -eloper/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/80
                    -51/v4.3.1//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/comm
                    -on/drivers/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/dr
                    -ivers/efm8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/perip
                    -heral_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_0_enter_DefaultMode_from_RESET ();
  30   1        PCACH_1_enter_DefaultMode_from_RESET ();
  31   1        PCACH_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_0_enter_DefaultMode_from_RESET ();
  33   1        PORTS_1_enter_DefaultMode_from_RESET ();
  34   1        PORTS_2_enter_DefaultMode_from_RESET ();
  35   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  36   1        VREF_0_enter_DefaultMode_from_RESET ();
  37   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  38   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  39   1        TIMER16_3_enter_DefaultMode_from_RESET ();
  40   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  41   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  42   1        // Restore the SFRPAGE
  43   1        SFRPAGE = SFRPAGE_save;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 2   

  44   1        // [Config Calls]$
  45   1      
  46   1      }
  47          
  48          //================================================================================
  49          // PCA_0_enter_DefaultMode_from_RESET
  50          //================================================================================
  51          extern void
  52          PCA_0_enter_DefaultMode_from_RESET (void)
  53          {
  54   1        // $[PCA0MD - PCA Mode]
  55   1        /***********************************************************************
  56   1         - Disable Watchdog Timer
  57   1         - System clock divided by 12
  58   1         - PCA continues to function normally while the system controller is in
  59   1         Idle Mode
  60   1         - Disable the CF interrupt
  61   1         - Disable Watchdog Timer
  62   1         - Watchdog Timer Enable unlocked
  63   1         ***********************************************************************/
  64   1        SFRPAGE = 0x00;
  65   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  66   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  67   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  68   1            | PCA0MD_WDLCK__UNLOCKED;
  69   1        // [PCA0MD - PCA Mode]$
  70   1      
  71   1        // $[PCA0H - PCA Counter/Timer High Byte]
  72   1        // [PCA0H - PCA Counter/Timer High Byte]$
  73   1      
  74   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  75   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  76   1      
  77   1        // $[PCA0CN0 - PCA Control 0]
  78   1        /***********************************************************************
  79   1         - Start the PCA Counter/Timer running
  80   1         ***********************************************************************/
  81   1        PCA0CN0 |= PCA0CN0_CR__RUN;
  82   1        // [PCA0CN0 - PCA Control 0]$
  83   1      
  84   1      }
  85          
  86          //================================================================================
  87          // PCACH_0_enter_DefaultMode_from_RESET
  88          //================================================================================
  89          extern void
  90          PCACH_0_enter_DefaultMode_from_RESET (void)
  91          {
  92   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  93   1        PCA0CN0 |= PCA0CN0_CR_save;
  94   1      
  95   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  96   1        /***********************************************************************
  97   1         - Disable negative edge capture
  98   1         - Disable CCF0 interrupts
  99   1         - Disable match function
 100   1         - 16-bit PWM selected
 101   1         - Disable positive edge capture
 102   1         - Disable comparator function
 103   1         - Disable PWM function
 104   1         - Disable toggle function
 105   1         ***********************************************************************/
 106   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 3   

 107   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__16_BIT
 108   1            | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__DISABLED
 109   1            | PCA0CPM0_PWM__DISABLED | PCA0CPM0_TOG__DISABLED;
 110   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 111   1      
 112   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 113   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 114   1      
 115   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 116   1        PCA0CPH0 = 0x00;
 117   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 118   1      
 119   1        // $[PCA0 Start/Run restore]
 120   1        // [PCA0 Start/Run restore]$
 121   1      
 122   1      }
 123          
 124          //================================================================================
 125          // PCACH_1_enter_DefaultMode_from_RESET
 126          //================================================================================
 127          extern void
 128          PCACH_1_enter_DefaultMode_from_RESET (void)
 129          {
 130   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 131   1        PCA0CN0 |= PCA0CN0_CR_save;
 132   1      
 133   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 134   1        /***********************************************************************
 135   1         - Disable negative edge capture
 136   1         - Disable CCF1 interrupts
 137   1         - Disable match function
 138   1         - 8-bit PWM selected
 139   1         - Disable positive edge capture
 140   1         - Enable comparator function
 141   1         - Enable PWM function
 142   1         - Disable toggle function
 143   1         ***********************************************************************/
 144   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 145   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 146   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 147   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 148   1      
 149   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 150   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 151   1      
 152   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 153   1        PCA0CPH1 = 0x00;
 154   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 155   1      
 156   1        // $[PCA0 Start/Run restore]
 157   1        // [PCA0 Start/Run restore]$
 158   1      
 159   1      }
 160          
 161          //================================================================================
 162          // PCACH_2_enter_DefaultMode_from_RESET
 163          //================================================================================
 164          extern void
 165          PCACH_2_enter_DefaultMode_from_RESET (void)
 166          {
 167   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 168   1        PCA0CN0 |= PCA0CN0_CR_save;
 169   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 4   

 170   1        // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 171   1        /***********************************************************************
 172   1         - Disable negative edge capture
 173   1         - Disable CCF2 interrupts
 174   1         - Disable match function
 175   1         - 8-bit PWM selected
 176   1         - Disable positive edge capture
 177   1         - Enable comparator function
 178   1         - Enable PWM function
 179   1         - Disable toggle function
 180   1         ***********************************************************************/
 181   1        PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 182   1            | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT | PCA0CPM2_CAPP__DISABLED
 183   1            | PCA0CPM2_ECOM__ENABLED | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 184   1        // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 185   1      
 186   1        // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 187   1        // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 188   1      
 189   1        // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 190   1        PCA0CPH2 = 0x00;
 191   1        // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 192   1      
 193   1        // $[PCA0 Start/Run restore]
 194   1        // [PCA0 Start/Run restore]$
 195   1      
 196   1      }
 197          
 198          //================================================================================
 199          // PORTS_0_enter_DefaultMode_from_RESET
 200          //================================================================================
 201          extern void
 202          PORTS_0_enter_DefaultMode_from_RESET (void)
 203          {
 204   1        // $[P0 - Port 0 Pin Latch]
 205   1        // [P0 - Port 0 Pin Latch]$
 206   1      
 207   1        // $[P0MDOUT - Port 0 Output Mode]
 208   1        /***********************************************************************
 209   1         - P0.0 output is push-pull
 210   1         - P0.1 output is push-pull
 211   1         - P0.2 output is open-drain
 212   1         - P0.3 output is open-drain
 213   1         - P0.4 output is push-pull
 214   1         - P0.5 output is push-pull
 215   1         - P0.6 output is push-pull
 216   1         - P0.7 output is open-drain
 217   1         ***********************************************************************/
 218   1        P0MDOUT = P0MDOUT_B0__PUSH_PULL | P0MDOUT_B1__PUSH_PULL
 219   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 220   1            | P0MDOUT_B5__PUSH_PULL | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__OPEN_DRAIN;
 221   1        // [P0MDOUT - Port 0 Output Mode]$
 222   1      
 223   1        // $[P0MDIN - Port 0 Input Mode]
 224   1        // [P0MDIN - Port 0 Input Mode]$
 225   1      
 226   1        // $[P0SKIP - Port 0 Skip]
 227   1        /***********************************************************************
 228   1         - P0.0 pin is skipped by the crossbar
 229   1         - P0.1 pin is skipped by the crossbar
 230   1         - P0.2 pin is skipped by the crossbar
 231   1         - P0.3 pin is skipped by the crossbar
 232   1         - P0.4 pin is not skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 5   

 233   1         - P0.5 pin is skipped by the crossbar
 234   1         - P0.6 pin is not skipped by the crossbar
 235   1         - P0.7 pin is not skipped by the crossbar
 236   1         ***********************************************************************/
 237   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 238   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__SKIPPED
 239   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 240   1        // [P0SKIP - Port 0 Skip]$
 241   1      
 242   1      }
 243          
 244          //================================================================================
 245          // PORTS_1_enter_DefaultMode_from_RESET
 246          //================================================================================
 247          extern void
 248          PORTS_1_enter_DefaultMode_from_RESET (void)
 249          {
 250   1        // $[P1 - Port 1 Pin Latch]
 251   1        // [P1 - Port 1 Pin Latch]$
 252   1      
 253   1        // $[P1MDOUT - Port 1 Output Mode]
 254   1        /***********************************************************************
 255   1         - P1.0 output is push-pull
 256   1         - P1.1 output is open-drain
 257   1         - P1.2 output is open-drain
 258   1         - P1.3 output is open-drain
 259   1         - P1.4 output is push-pull
 260   1         - P1.5 output is open-drain
 261   1         - P1.6 output is open-drain
 262   1         - P1.7 output is open-drain
 263   1         ***********************************************************************/
 264   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 265   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 266   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 267   1            | P1MDOUT_B7__OPEN_DRAIN;
 268   1        // [P1MDOUT - Port 1 Output Mode]$
 269   1      
 270   1        // $[P1MDIN - Port 1 Input Mode]
 271   1        /***********************************************************************
 272   1         - P1.0 pin is configured for digital mode
 273   1         - P1.1 pin is configured for digital mode
 274   1         - P1.2 pin is configured for digital mode
 275   1         - P1.3 pin is configured for digital mode
 276   1         - P1.4 pin is configured for digital mode
 277   1         - P1.5 pin is configured for analog mode
 278   1         - P1.6 pin is configured for digital mode
 279   1         - P1.7 pin is configured for digital mode
 280   1         ***********************************************************************/
 281   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 282   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 283   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 284   1        // [P1MDIN - Port 1 Input Mode]$
 285   1      
 286   1        // $[P1SKIP - Port 1 Skip]
 287   1        /***********************************************************************
 288   1         - P1.0 pin is not skipped by the crossbar
 289   1         - P1.1 pin is skipped by the crossbar
 290   1         - P1.2 pin is skipped by the crossbar
 291   1         - P1.3 pin is skipped by the crossbar
 292   1         - P1.4 pin is skipped by the crossbar
 293   1         - P1.5 pin is skipped by the crossbar
 294   1         - P1.6 pin is skipped by the crossbar
 295   1         - P1.7 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 6   

 296   1         ***********************************************************************/
 297   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 298   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 299   1            | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
 300   1        // [P1SKIP - Port 1 Skip]$
 301   1      
 302   1      }
 303          
 304          //================================================================================
 305          // PORTS_2_enter_DefaultMode_from_RESET
 306          //================================================================================
 307          extern void
 308          PORTS_2_enter_DefaultMode_from_RESET (void)
 309          {
 310   1        // $[P2 - Port 2 Pin Latch]
 311   1        // [P2 - Port 2 Pin Latch]$
 312   1      
 313   1        // $[P2MDOUT - Port 2 Output Mode]
 314   1        /***********************************************************************
 315   1         - P2.0 output is open-drain
 316   1         - P2.1 output is open-drain
 317   1         - P2.2 output is open-drain
 318   1         - P2.3 output is open-drain
 319   1         - P2.4 output is open-drain
 320   1         - P2.5 output is open-drain
 321   1         - P2.6 output is push-pull
 322   1         - P2.7 output is open-drain
 323   1         ***********************************************************************/
 324   1        P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
 325   1            | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__OPEN_DRAIN | P2MDOUT_B4__OPEN_DRAIN
 326   1            | P2MDOUT_B5__OPEN_DRAIN | P2MDOUT_B6__PUSH_PULL | P2MDOUT_B7__OPEN_DRAIN;
 327   1        // [P2MDOUT - Port 2 Output Mode]$
 328   1      
 329   1        // $[P2MDIN - Port 2 Input Mode]
 330   1        /***********************************************************************
 331   1         - P2.0 pin is configured for digital mode
 332   1         - P2.1 pin is configured for digital mode
 333   1         - P2.2 pin is configured for digital mode
 334   1         - P2.3 pin is configured for digital mode
 335   1         - P2.4 pin is configured for digital mode
 336   1         - P2.5 pin is configured for analog mode
 337   1         - P2.6 pin is configured for digital mode
 338   1         - P2.7 pin is configured for digital mode
 339   1         ***********************************************************************/
 340   1        P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 341   1            | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 342   1            | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 343   1        // [P2MDIN - Port 2 Input Mode]$
 344   1      
 345   1        // $[P2SKIP - Port 2 Skip]
 346   1        /***********************************************************************
 347   1         - P2.0 pin is skipped by the crossbar
 348   1         - P2.1 pin is skipped by the crossbar
 349   1         - P2.2 pin is skipped by the crossbar
 350   1         - P2.3 pin is skipped by the crossbar
 351   1         - P2.4 pin is skipped by the crossbar
 352   1         - P2.5 pin is skipped by the crossbar
 353   1         - P2.6 pin is not skipped by the crossbar
 354   1         - P2.7 pin is skipped by the crossbar
 355   1         ***********************************************************************/
 356   1        P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__SKIPPED | P2SKIP_B2__SKIPPED
 357   1            | P2SKIP_B3__SKIPPED | P2SKIP_B4__SKIPPED | P2SKIP_B5__SKIPPED
 358   1            | P2SKIP_B6__NOT_SKIPPED | P2SKIP_B7__SKIPPED;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 7   

 359   1        // [P2SKIP - Port 2 Skip]$
 360   1      
 361   1      }
 362          
 363          //================================================================================
 364          // PBCFG_0_enter_DefaultMode_from_RESET
 365          //================================================================================
 366          extern void
 367          PBCFG_0_enter_DefaultMode_from_RESET (void)
 368          {
 369   1        // $[XBR1 - Port I/O Crossbar 1]
 370   1        /***********************************************************************
 371   1         - Weak Pullups enabled 
 372   1         - Crossbar enabled
 373   1         - CEX0 routed to Port pin
 374   1         - ECI unavailable at Port pin
 375   1         - T0 unavailable at Port pin
 376   1         - T1 unavailable at Port pin
 377   1         ***********************************************************************/
 378   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 379   1            | XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 380   1            | XBR1_T1E__DISABLED;
 381   1        // [XBR1 - Port I/O Crossbar 1]$
 382   1      
 383   1        // $[XBR0 - Port I/O Crossbar 0]
 384   1        // [XBR0 - Port I/O Crossbar 0]$
 385   1      
 386   1        // $[XBR2 - Port I/O Crossbar 2]
 387   1        // [XBR2 - Port I/O Crossbar 2]$
 388   1      
 389   1      }
 390          
 391          //================================================================================
 392          // HFOSC_0_enter_DefaultMode_from_RESET
 393          //================================================================================
 394          extern void
 395          HFOSC_0_enter_DefaultMode_from_RESET (void)
 396          {
 397   1        // $[HFO0CN - High Frequency Oscillator Control]
 398   1        /***********************************************************************
 399   1         - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 400   1         ***********************************************************************/
 401   1        HFO0CN &= ~HFO0CN_IFCN__FMASK;
 402   1        HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 403   1        // [HFO0CN - High Frequency Oscillator Control]$
 404   1      
 405   1      }
 406          
 407          //================================================================================
 408          // CLOCK_0_enter_DefaultMode_from_RESET
 409          //================================================================================
 410          extern void
 411          CLOCK_0_enter_DefaultMode_from_RESET (void)
 412          {
 413   1        // $[CLKSEL - Clock Select]
 414   1        /***********************************************************************
 415   1         - Clock 
 416   1         - USB clock 
 417   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 418   1         ***********************************************************************/
 419   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 420   1        // [CLKSEL - Clock Select]$
 421   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 8   

 422   1      }
 423          /*
 424           //================================================================================
 425           // TIMER01_0_enter_DefaultMode_from_RESET
 426           //================================================================================
 427           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 428           // $[Timer Initialization]
 429           //Save Timer Configuration
 430           uint8_t TCON_save;
 431           TCON_save = TCON;
 432           //Stop Timers
 433           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 434          
 435           // [Timer Initialization]$
 436          
 437           // $[TH0 - Timer 0 High Byte]
 438           // [TH0 - Timer 0 High Byte]$
 439          
 440           // $[TL0 - Timer 0 Low Byte]
 441           /***********************************************************************
 442           - Timer 0 Low Byte = 0x06
 443           ***********************************************************************/
 444          /*
 445           TL0 = (0x06 << TL0_TL0__SHIFT);
 446           // [TL0 - Timer 0 Low Byte]$
 447          
 448           // $[TH1 - Timer 1 High Byte]
 449           // [TH1 - Timer 1 High Byte]$
 450          
 451           // $[TL1 - Timer 1 Low Byte]
 452           // [TL1 - Timer 1 Low Byte]$
 453          
 454           // $[Timer Restoration]
 455           //Restore Timer Configuration
 456           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 457          
 458           // [Timer Restoration]$
 459          
 460           }
 461           */
 462          //================================================================================
 463          // TIMER16_3_enter_DefaultMode_from_RESET
 464          //================================================================================
 465          extern void
 466          TIMER16_3_enter_DefaultMode_from_RESET (void)
 467          {
 468   1        // $[Timer Initialization]
 469   1        // Save Timer Configuration
 470   1        uint8_t TMR3CN0_TR3_save;
 471   1        TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 472   1        // Stop Timer
 473   1        TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 474   1        // [Timer Initialization]$
 475   1      
 476   1        // $[TMR3CN0 - Timer 3 Control]
 477   1        // [TMR3CN0 - Timer 3 Control]$
 478   1      
 479   1        // $[TMR3H - Timer 3 High Byte]
 480   1        /***********************************************************************
 481   1         - Timer 3 High Byte = 0xF8
 482   1         ***********************************************************************/
 483   1        TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 484   1        // [TMR3H - Timer 3 High Byte]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 9   

 485   1      
 486   1        // $[TMR3L - Timer 3 Low Byte]
 487   1        /***********************************************************************
 488   1         - Timer 3 Low Byte = 0x30
 489   1         ***********************************************************************/
 490   1        TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 491   1        // [TMR3L - Timer 3 Low Byte]$
 492   1      
 493   1        // $[TMR3RLH - Timer 3 Reload High Byte]
 494   1        /***********************************************************************
 495   1         - Timer 3 Reload High Byte = 0xF0
 496   1         ***********************************************************************/
 497   1        TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 498   1        // [TMR3RLH - Timer 3 Reload High Byte]$
 499   1      
 500   1        // $[TMR3RLL - Timer 3 Reload Low Byte]
 501   1        /***********************************************************************
 502   1         - Timer 3 Reload Low Byte = 0x60
 503   1         ***********************************************************************/
 504   1        TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 505   1        // [TMR3RLL - Timer 3 Reload Low Byte]$
 506   1      
 507   1        // $[TMR3CN0]
 508   1        /***********************************************************************
 509   1         - Start Timer 3 running
 510   1         ***********************************************************************/
 511   1        TMR3CN0 |= TMR3CN0_TR3__RUN;
 512   1        // [TMR3CN0]$
 513   1      
 514   1        // $[Timer Restoration]
 515   1        // Restore Timer Configuration
 516   1        TMR3CN0 |= TMR3CN0_TR3_save;
 517   1        // [Timer Restoration]$
 518   1      
 519   1      }
 520          
 521          //================================================================================
 522          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 523          //================================================================================
 524          extern void
 525          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 526          {
 527   1        // $[CKCON0 - Clock Control 0]
 528   1        // [CKCON0 - Clock Control 0]$
 529   1      
 530   1        // $[CKCON1 - Clock Control 1]
 531   1        // [CKCON1 - Clock Control 1]$
 532   1      
 533   1        // $[TMOD - Timer 0/1 Mode]
 534   1        /***********************************************************************
 535   1         - Mode 1, 16-bit Counter/Timer
 536   1         - Mode 0, 13-bit Counter/Timer
 537   1         - Counter Mode
 538   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 539   1         - Timer Mode
 540   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 541   1         ***********************************************************************/
 542   1        TMOD = TMOD_T0M__MODE1 | TMOD_T1M__MODE0 | TMOD_CT0__COUNTER
 543   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 544   1        // [TMOD - Timer 0/1 Mode]$
 545   1      
 546   1        // $[TCON - Timer 0/1 Control]
 547   1        // [TCON - Timer 0/1 Control]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 10  

 548   1      
 549   1      }
 550          
 551          //================================================================================
 552          // SPI_0_enter_DefaultMode_from_RESET
 553          //================================================================================
 554          extern void
 555          SPI_0_enter_DefaultMode_from_RESET (void)
 556          {
 557   1        // $[SPI0CKR - SPI0 Clock Rate]
 558   1        /***********************************************************************
 559   1         - SPI0 Clock Rate = 0x17
 560   1         ***********************************************************************/
 561   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 562   1        // [SPI0CKR - SPI0 Clock Rate]$
 563   1      
 564   1        // $[SPI0CFG - SPI0 Configuration]
 565   1        /***********************************************************************
 566   1         - Enable master mode. Operate as a master
 567   1         ***********************************************************************/
 568   1        SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 569   1        // [SPI0CFG - SPI0 Configuration]$
 570   1      
 571   1        // $[SPI0CN0 - SPI0 Control]
 572   1        /***********************************************************************
 573   1         - Enable the SPI module
 574   1         - 3-Wire Slave or 3-Wire Master Mode
 575   1         ***********************************************************************/
 576   1        SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 577   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 578   1        // [SPI0CN0 - SPI0 Control]$
 579   1      
 580   1      }
 581          
 582          //================================================================================
 583          // INTERRUPT_0_enter_DefaultMode_from_RESET
 584          //================================================================================
 585          extern void
 586          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 587          {
 588   1        // $[EIE1 - Extended Interrupt Enable 1]
 589   1        /***********************************************************************
 590   1         - Disable ADC0 Conversion Complete interrupt
 591   1         - Disable ADC0 Window Comparison interrupt
 592   1         - Disable CP0 interrupts
 593   1         - Disable CP1 interrupts
 594   1         - Disable all PCA0 interrupts
 595   1         - Disable all SMB0 interrupts
 596   1         - Enable interrupt requests generated by the TF3L or TF3H flags
 597   1         - Disable all USB0 interrupts
 598   1         ***********************************************************************/
 599   1        EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 600   1            | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 601   1            | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 602   1        // [EIE1 - Extended Interrupt Enable 1]$
 603   1      
 604   1        // $[EIP1 - Extended Interrupt Priority 1]
 605   1        // [EIP1 - Extended Interrupt Priority 1]$
 606   1      
 607   1        // $[IE - Interrupt Enable]
 608   1        /***********************************************************************
 609   1         - Disable all interrupt sources
 610   1         - Disable external interrupt 0
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 11  

 611   1         - Disable external interrupt 1
 612   1         - Enable interrupt requests generated by SPI0
 613   1         - Enable interrupt requests generated by the TF0 flag
 614   1         - Disable all Timer 1 interrupt
 615   1         - Enable interrupt requests generated by the TF2L or TF2H flags
 616   1         - Disable UART0 interrupt
 617   1         ***********************************************************************/
 618   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 619   1            | IE_ET0__ENABLED | IE_ET1__DISABLED | IE_ET2__ENABLED | IE_ES0__DISABLED;
 620   1        // [IE - Interrupt Enable]$
 621   1      
 622   1        // $[IP - Interrupt Priority]
 623   1        // [IP - Interrupt Priority]$
 624   1      
 625   1        // $[EIE2 - Extended Interrupt Enable 2]
 626   1        // [EIE2 - Extended Interrupt Enable 2]$
 627   1      
 628   1        // $[EIP2 - Extended Interrupt Priority 2]
 629   1        // [EIP2 - Extended Interrupt Priority 2]$
 630   1      
 631   1      }
 632          
 633          extern void
 634          CIP51_0_enter_DefaultMode_from_RESET (void)
 635          {
 636   1      
 637   1      }
 638          
 639          extern void
 640          TIMER01_0_enter_DefaultMode_from_RESET (void)
 641          {
 642   1        // $[Timer Initialization]
 643   1        //Save Timer Configuration
 644   1        uint8_t TCON_save;
 645   1        TCON_save = TCON;
 646   1        //Stop Timers
 647   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 648   1      
 649   1        // [Timer Initialization]$
 650   1      
 651   1        // $[TH0 - Timer 0 High Byte]
 652   1        // [TH0 - Timer 0 High Byte]$
 653   1      
 654   1        // $[TL0 - Timer 0 Low Byte]
 655   1        // [TL0 - Timer 0 Low Byte]$
 656   1      
 657   1        // $[TH1 - Timer 1 High Byte]
 658   1        // [TH1 - Timer 1 High Byte]$
 659   1      
 660   1        // $[TL1 - Timer 1 Low Byte]
 661   1        // [TL1 - Timer 1 Low Byte]$
 662   1      
 663   1        // $[Timer Restoration]
 664   1        //Restore Timer Configuration
 665   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 666   1      
 667   1        // [Timer Restoration]$
 668   1      
 669   1      }
 670          
 671          extern void
 672          ADC_0_enter_DefaultMode_from_RESET (void)
 673          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 12  

 674   1        // $[ADC0CF - ADC0 Configuration]
 675   1        /***********************************************************************
 676   1         - Data in the ADC0H:ADC0L registers is right-justified
 677   1         - SAR Clock Divider = 0x07
 678   1         ***********************************************************************/
 679   1        ADC0CF = ADC0CF_ADLJST__RIGHT_JUSTIFIED | (0x07 << ADC0CF_ADSC__SHIFT);
 680   1        // [ADC0CF - ADC0 Configuration]$
 681   1      
 682   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 683   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 684   1      
 685   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 686   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 687   1      
 688   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 689   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 690   1      
 691   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 692   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 693   1      
 694   1        // $[AMX0N - AMUX0 Negative Multiplexer Selection]
 695   1        /***********************************************************************
 696   1         - Ground 
 697   1         ***********************************************************************/
 698   1        AMX0N = AMX0N_AMX0N__GND;
 699   1        // [AMX0N - AMUX0 Negative Multiplexer Selection]$
 700   1      
 701   1        // $[AMX0P - AMUX0 Positive Multiplexer Selection]
 702   1        /***********************************************************************
 703   1         - Select ADC0P.4
 704   1         ***********************************************************************/
 705   1        AMX0P = AMX0P_AMX0P__ADC0P4;
 706   1        // [AMX0P - AMUX0 Positive Multiplexer Selection]$
 707   1      
 708   1        // $[ADC0CN0 - ADC0 Control]
 709   1        /***********************************************************************
 710   1         - ADC0 Enabled 
 711   1         ***********************************************************************/
 712   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 713   1        // [ADC0CN0 - ADC0 Control]$
 714   1      
 715   1      }
 716          
 717          extern void
 718          VREF_0_enter_DefaultMode_from_RESET (void)
 719          {
 720   1        // $[REF0CN - Voltage Reference Control]
 721   1        /***********************************************************************
 722   1         - Disable the internal Temperature Sensor
 723   1         - Disable the internal reference buffer
 724   1         - The on-chip voltage reference buffer gain is 2
 725   1         - The REFSL bit selects the voltage reference source
 726   1         - Use VDD as the voltage reference
 727   1         ***********************************************************************/
 728   1        REF0CN = REF0CN_TEMPE__DISABLED | REF0CN_REFBE__DISABLED
 729   1            | REF0CN_REFBGS__GAIN_2 | REF0CN_REGOVR__REFSL | REF0CN_REFSL__VDD;
 730   1        // [REF0CN - Voltage Reference Control]$
 731   1      
 732   1      }
 733          


MODULE INFORMATION:   STATIC OVERLAYABLE
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/10/2026 19:38:49 PAGE 13  

   CODE SIZE        =    225    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
