#
ALU_4_Bit NAND_gen layout
|I0|I2
|I1|I2
|I2|I2
|I3|I2
#
ALU_4_Bit inverter_gen layout
|I0|I1
|I1|I1
|I2|I1
|I3|I1
#ISCELL
tsmc18 M1_POLY1 symbolic
I47
I46
I27
I26
I25
#ISCELL
tsmc18 M2_M1 symbolic
I49
I48
I44
I43
I41
I40
I39
I38
I37
I36
I35
I34
I33
I32
I31
I30
I29
I28
#ISCELL
tsmc18 M3_M2 symbolic
I45
I42
