{
  "Top": "conv",
  "RtlTop": "conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2083334",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv",
    "Version": "1.0",
    "DisplayName": "Conv",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/HLS\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Array2Mat.vhd",
      "impl\/vhdl\/AXIM2Mat.vhd",
      "impl\/vhdl\/Block_proc19.vhd",
      "impl\/vhdl\/conv_CRTL_BUS_m_axi.vhd",
      "impl\/vhdl\/conv_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/conv_mux_32_8_1_1.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w12_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/Filter2D_k_buf_0_bkb.vhd",
      "impl\/vhdl\/Mat2Array.vhd",
      "impl\/vhdl\/Mat2AXIM.vhd",
      "impl\/vhdl\/start_for_Filter2fYi.vhd",
      "impl\/vhdl\/start_for_Mat2AXIeOg.vhd",
      "impl\/vhdl\/conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Array2Mat.v",
      "impl\/verilog\/AXIM2Mat.v",
      "impl\/verilog\/Block_proc19.v",
      "impl\/verilog\/conv_CRTL_BUS_m_axi.v",
      "impl\/verilog\/conv_CRTL_BUS_s_axi.v",
      "impl\/verilog\/conv_mux_32_8_1_1.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w12_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/Filter2D_k_buf_0_bkb.v",
      "impl\/verilog\/Mat2Array.v",
      "impl\/verilog\/Mat2AXIM.v",
      "impl\/verilog\/start_for_Filter2fYi.v",
      "impl\/verilog\/start_for_Mat2AXIeOg.v",
      "impl\/verilog\/conv.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_v1_0\/data\/conv.mdd",
      "impl\/misc\/drivers\/conv_v1_0\/data\/conv.tcl",
      "impl\/misc\/drivers\/conv_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_v1_0\/src\/xconv.c",
      "impl\/misc\/drivers\/conv_v1_0\/src\/xconv.h",
      "impl\/misc\/drivers\/conv_v1_0\/src\/xconv_hw.h",
      "impl\/misc\/drivers\/conv_v1_0\/src\/xconv_linux.c",
      "impl\/misc\/drivers\/conv_v1_0\/src\/xconv_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/vivado_proj\/Embedded_Lab\/tuan_anh_test\/fpga_test\/solution1\/.autopilot\/db\/conv.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTL_BUS m_axi_CRTL_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_CRTL_BUS": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_CRTL_BUS",
      "data_width": "32",
      "param_prefix": "C_M_AXI_CRTL_BUS",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CRTL_BUS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of image_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of image_in"
            }]
        },
        {
          "offset": "0x18",
          "name": "image_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of image_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of image_out"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_CRTL_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_CRTL_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CRTL_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CRTL_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CRTL_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CRTL_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_CRTL_BUS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_CRTL_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_CRTL_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CRTL_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CRTL_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_CRTL_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_CRTL_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_CRTL_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_CRTL_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_CRTL_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_CRTL_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_CRTL_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_CRTL_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_CRTL_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "image_in": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS",
      "aximmInterfaceRef": "m_axi_CRTL_BUS",
      "dataWidth": "32"
    },
    "image_out": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS",
      "aximmInterfaceRef": "m_axi_CRTL_BUS",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "CRTL_BUS": {
      "interfaceRef": "m_axi_CRTL_BUS",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv",
      "Instances": [
        {
          "ModuleName": "Filter2D",
          "InstanceName": "Filter2D_U0"
        },
        {
          "ModuleName": "AXIM2Mat",
          "InstanceName": "AXIM2Mat_U0",
          "Instances": [{
              "ModuleName": "Array2Mat",
              "InstanceName": "grp_Array2Mat_fu_140"
            }]
        },
        {
          "ModuleName": "Mat2AXIM",
          "InstanceName": "Mat2AXIM_U0",
          "Instances": [{
              "ModuleName": "Mat2Array",
              "InstanceName": "grp_Mat2Array_fu_60"
            }]
        },
        {
          "ModuleName": "Block_proc19",
          "InstanceName": "Block_proc19_U0"
        }
      ]
    },
    "Metrics": {
      "Block_proc19": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Array2Mat": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2085481",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2085481",
          "PipelineII": "1 ~ 2085481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "loop_pixel",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2085480",
            "Latency": "0 ~ 2085480",
            "PipelineII": "",
            "PipelineDepthMin": "10",
            "PipelineDepthMax": "1931",
            "PipelineDepth": "10 ~ 1931",
            "Loops": [{
                "Name": "loop_pixel.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "250",
          "LUT": "318",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIM2Mat": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "2085482",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2085482",
          "PipelineII": "2 ~ 2085482",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "311",
          "LUT": "425",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "",
          "LatencyWorst": "2088025",
          "PipelineIIMin": "145",
          "PipelineIIMax": "2088025",
          "PipelineII": "145 ~ 2088025",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.551"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "144",
            "LatencyMax": "2088024",
            "Latency": "144 ~ 2088024",
            "PipelineII": "",
            "PipelineDepthMin": "16",
            "PipelineDepthMax": "1928",
            "PipelineDepth": "16 ~ 1928",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "13",
                "LatencyMax": "1925",
                "Latency": "13 ~ 1925",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "606",
          "LUT": "1398",
          "DSP48E": "0"
        }
      },
      "Mat2Array": {
        "Latency": {
          "LatencyBest": "2083321",
          "LatencyAvg": "2083321",
          "LatencyWorst": "2083321",
          "PipelineII": "2083321",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "loop_pixel",
            "TripCount": "1080",
            "Latency": "2083320",
            "PipelineII": "",
            "PipelineDepth": "1929",
            "Loops": [{
                "Name": "loop_pixel.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "122",
          "LUT": "270",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIM": {
        "Latency": {
          "LatencyBest": "2083322",
          "LatencyAvg": "2083322",
          "LatencyWorst": "2083322",
          "PipelineII": "2083322",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "FF": "158",
          "LUT": "341",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "conv": {
        "Latency": {
          "LatencyBest": "2083334",
          "LatencyAvg": "",
          "LatencyWorst": "2088034",
          "PipelineIIMin": "2083323",
          "PipelineIIMax": "2088026",
          "PipelineII": "2083323 ~ 2088026",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "5",
          "FF": "1784",
          "LUT": "3380",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-25 16:43:17 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
