scchart Assignment2 {
 	input signal VSense, LRITO, VRPTO;
 	output signal VPase;

 	region main:
 	
 	initial state top {
 	  
 	   	signal LRI_start, LRI_ex, LRI_stop;
 		signal VRP_start, VRP_ex, VRP_stop;
 		
 		region VRP_timer: 		
 		initial state idle
		--> timer with VRP_start;
		state timer
		--> idle with VRPTO / VRP_ex;
		
		region VRP: 		
 		initial state idle
 		--> connectorOne with VSense
 		//--> connectorOne with VPase
 		connector state connectorOne
 		--> waitVRP immediate
 			with / VRP_start;
 		state waitVRP
 		
	}
	o-> Error with VPase;
	
	state Error;
	//	region VRP:
 	//	initial state idle
 	//	--> G with VSense;
 	//	--> G with VPase;
 	//	connector state connectorOne ""
}
