<?xml version="1.0"?>
<technology>
  <library>
    <name>STD_FU</name>
    <cell>
      <name>__builtin_bambu_time_start</name>
      <operation operation_name="__builtin_bambu_time_start" execution_time="0.0000001"/>
      <circuit>
        <component_o id="__builtin_bambu_time_start">
          <description>This component is part of the BAMBU/PANDA IP LIBRARY</description>
          <copyright>Copyright (C) 2014-2023 Politecnico di Milano</copyright>  
          <authors>Fabrizio Ferrandi &lt;fabrizio.ferrandi@polimi.it&gt;</authors> 
          <license>PANDA_LGPLv3</license>
          <structural_type_descriptor id_type="__builtin_bambu_time_start"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="__builtin_bambu_time_start" VERILOG_PROVIDED="reg done_port;\n// synthesis translate_off\ninteger res_file;\nalways @(posedge clock)\n  if(start_port == 1&apos;b1)\n  begin\n    res_file = $fopen(&quot;profiling_results.txt&quot;,&quot;a&quot;);\n    /*$display(&quot;__builtin_bambu_time_start %d&quot;, $time);*/\n    $fwrite(res_file, &quot;2\\t&quot;);\n    $fwrite(res_file, &quot;%d\\n&quot;, $time);\n    $fclose(res_file);\n  end\n// synthesis translate_on\nalways @(posedge clock) done_port &lt;= start_port;"/>
        </component_o>
      </circuit>
    </cell>
    <cell>
      <name>__builtin_bambu_time_stop</name>
      <operation operation_name="__builtin_bambu_time_stop" execution_time="0.0000001"/>
      <circuit>
        <component_o id="__builtin_bambu_time_stop">
          <description>This component is part of the BAMBU/PANDA IP LIBRARY</description>
          <copyright>Copyright (C) 2014-2023 Politecnico di Milano</copyright>  
          <authors>Fabrizio Ferrandi &lt;fabrizio.ferrandi@polimi.it&gt;</authors> 
          <license>PANDA_LGPLv3</license>
          <structural_type_descriptor id_type="__builtin_bambu_time_stop"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="__builtin_bambu_time_stop" VERILOG_PROVIDED="reg done_port;\n// synthesis translate_off\ninteger res_file;\nalways @(posedge clock)\n  if(start_port == 1&apos;b1)\n  begin\n    res_file = $fopen(&quot;profiling_results.txt&quot;,&quot;a&quot;);\n    /*$display(&quot;__builtin_bambu_time_stop %d&quot;, $time);*/\n    $fwrite(res_file, &quot;3\\t&quot;);\n    $fwrite(res_file, &quot;%d\\n&quot;, $time);\n    $fclose(res_file);\n  end\n// synthesis translate_on\nalways @(posedge clock) done_port &lt;= start_port;"/>
        </component_o>
      </circuit>
    </cell>
  </library>
</technology>
