Classic Timing Analyzer report for test
Tue Nov 22 00:05:25 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'CLK15'
  8. Clock Hold: 'CLK'
  9. Clock Hold: 'CLK15'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 23.735 ns                                      ; 2xdec:inst10|inst  ; K                  ; CLK15      ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'CLK15'         ; N/A                                      ; None          ; 352.11 MHz ( period = 2.840 ns )               ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; CLK15      ; CLK15    ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK        ; CLK      ; 1            ;
; Clock Hold: 'CLK15'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK15      ; CLK15    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                    ;                    ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK15           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst   ; CLK        ; CLK      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst4 ; CLK        ; CLK      ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst5 ; 25xdec:inst2|inst4 ; CLK        ; CLK      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst5 ; CLK        ; CLK      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst1 ; 25xdec:inst2|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst1 ; CLK        ; CLK      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst13|inst1 ; 3xdec:inst13|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst13|inst  ; 3xdec:inst13|inst1 ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 2xdec:inst10|inst  ; 2xdec:inst10|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst1  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst13|inst1 ; 3xdec:inst13|inst1 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst6 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst5 ; 25xdec:inst2|inst5 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst|inst4   ; 4xdec:inst|inst4   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst1 ; 25xdec:inst2|inst1 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst|inst    ; 4xdec:inst|inst    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst   ; 5xdec:inst9|inst2  ; CLK        ; CLK      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst  ; 25xdec:inst2|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK        ; CLK      ; None                        ; None                      ; 1.115 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK15'                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 352.11 MHz ( period = 2.840 ns )               ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; CLK15      ; CLK15    ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst   ; CLK15      ; CLK15    ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst4 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst5 ; 25xdec:inst2|inst4 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst5 ; CLK15      ; CLK15    ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst1 ; 25xdec:inst2|inst  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst1 ; CLK15      ; CLK15    ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 3xdec:inst13|inst1 ; 3xdec:inst13|inst  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst1  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 3xdec:inst13|inst  ; 3xdec:inst13|inst1 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 2xdec:inst10|inst  ; 2xdec:inst10|inst  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst1  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst2  ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 3xdec:inst13|inst1 ; 3xdec:inst13|inst1 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst6 ; 25xdec:inst2|inst6 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst5 ; 25xdec:inst2|inst5 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 4xdec:inst|inst4   ; 4xdec:inst|inst4   ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst2 ; 25xdec:inst2|inst2 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst1 ; 25xdec:inst2|inst1 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 4xdec:inst|inst    ; 4xdec:inst|inst    ; CLK15      ; CLK15    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 5xdec:inst9|inst   ; 5xdec:inst9|inst2  ; CLK15      ; CLK15    ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst  ; 25xdec:inst2|inst2 ; CLK15      ; CLK15    ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK15      ; CLK15    ; None                        ; None                      ; 1.115 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                               ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK        ; CLK      ; None                       ; None                       ; 1.115 ns                 ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK15'                                                                                                                                                                             ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 25xdec:inst2|inst4 ; 25xdec:inst2|inst6 ; CLK15      ; CLK15    ; None                       ; None                       ; 1.115 ns                 ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+-------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From              ; To ; From Clock ;
+-------+--------------+------------+-------------------+----+------------+
; N/A   ; None         ; 23.735 ns  ; 2xdec:inst10|inst ; K  ; CLK15      ;
; N/A   ; None         ; 22.863 ns  ; 2xdec:inst10|inst ; K  ; CLK        ;
+-------+--------------+------------+-------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 22 00:05:25 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "CLK15" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst14" as buffer
    Info: Detected ripple clock "4xdec:inst|inst" as buffer
    Info: Detected ripple clock "4xdec:inst|inst4" as buffer
    Info: Detected ripple clock "3xdec:inst13|inst1" as buffer
    Info: Detected ripple clock "25xdec:inst2|inst" as buffer
    Info: Detected ripple clock "25xdec:inst2|inst4" as buffer
    Info: Detected ripple clock "5xdec:inst9|inst" as buffer
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "5xdec:inst9|inst1" and destination register "5xdec:inst9|inst"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.532 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9|inst1'
            Info: 2: + IC(1.058 ns) + CELL(0.366 ns) = 1.424 ns; Loc. = LCCOMB_X31_Y5_N20; Fanout = 1; COMB Node = '5xdec:inst9|inst3'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.532 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9|inst'
            Info: Total cell delay = 0.474 ns ( 30.94 % )
            Info: Total interconnect delay = 1.058 ns ( 69.06 % )
        Info: - Smallest clock skew is -1.044 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 16.574 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
                Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
                Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
                Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
                Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
                Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 13.762 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
                Info: 8: + IC(2.146 ns) + CELL(0.666 ns) = 16.574 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9|inst'
                Info: Total cell delay = 6.872 ns ( 41.46 % )
                Info: Total interconnect delay = 9.702 ns ( 58.54 % )
            Info: - Longest clock path from clock "CLK" to source register is 17.618 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
                Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
                Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
                Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
                Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
                Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 13.762 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
                Info: 8: + IC(2.263 ns) + CELL(0.000 ns) = 16.025 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst2|inst4~clkctrl'
                Info: 9: + IC(0.927 ns) + CELL(0.666 ns) = 17.618 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9|inst1'
                Info: Total cell delay = 6.872 ns ( 39.01 % )
                Info: Total interconnect delay = 10.746 ns ( 60.99 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CLK15" has Internal fmax of 352.11 MHz between source register "5xdec:inst9|inst1" and destination register "5xdec:inst9|inst" (period= 2.84 ns)
    Info: + Longest register to register delay is 1.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9|inst1'
        Info: 2: + IC(1.058 ns) + CELL(0.366 ns) = 1.424 ns; Loc. = LCCOMB_X31_Y5_N20; Fanout = 1; COMB Node = '5xdec:inst9|inst3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.532 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9|inst'
        Info: Total cell delay = 0.474 ns ( 30.94 % )
        Info: Total interconnect delay = 1.058 ns ( 69.06 % )
    Info: - Smallest clock skew is -1.044 ns
        Info: + Shortest clock path from clock "CLK15" to destination register is 17.446 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'
            Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
            Info: 8: + IC(2.146 ns) + CELL(0.666 ns) = 17.446 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9|inst'
            Info: Total cell delay = 6.867 ns ( 39.36 % )
            Info: Total interconnect delay = 10.579 ns ( 60.64 % )
        Info: - Longest clock path from clock "CLK15" to source register is 18.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'
            Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
            Info: 8: + IC(2.263 ns) + CELL(0.000 ns) = 16.897 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst2|inst4~clkctrl'
            Info: 9: + IC(0.927 ns) + CELL(0.666 ns) = 18.490 ns; Loc. = LCFF_X30_Y4_N1; Fanout = 2; REG Node = '5xdec:inst9|inst1'
            Info: Total cell delay = 6.867 ns ( 37.14 % )
            Info: Total interconnect delay = 11.623 ns ( 62.86 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "25xdec:inst2|inst4" and destination pin or register "25xdec:inst2|inst6" for clock "CLK" (Hold time is 81 ps)
    Info: + Largest clock skew is 1.194 ns
        Info: + Longest clock path from clock "CLK" to destination register is 14.652 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.583 ns) + CELL(0.000 ns) = 13.053 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2|inst~clkctrl'
            Info: 8: + IC(0.933 ns) + CELL(0.666 ns) = 14.652 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2|inst6'
            Info: Total cell delay = 5.902 ns ( 40.28 % )
            Info: Total interconnect delay = 8.750 ns ( 59.72 % )
        Info: - Shortest clock path from clock "CLK" to source register is 13.458 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.943 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.011 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.367 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.322 ns) + CELL(0.666 ns) = 13.458 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
            Info: Total cell delay = 5.902 ns ( 43.85 % )
            Info: Total interconnect delay = 7.556 ns ( 56.15 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
        Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 1; COMB Node = '25xdec:inst2|inst21'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.115 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2|inst6'
        Info: Total cell delay = 0.642 ns ( 57.58 % )
        Info: Total interconnect delay = 0.473 ns ( 42.42 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLK15" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "25xdec:inst2|inst4" and destination pin or register "25xdec:inst2|inst6" for clock "CLK15" (Hold time is 81 ps)
    Info: + Largest clock skew is 1.194 ns
        Info: + Longest clock path from clock "CLK15" to destination register is 15.524 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'
            Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.583 ns) + CELL(0.000 ns) = 13.925 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2|inst~clkctrl'
            Info: 8: + IC(0.933 ns) + CELL(0.666 ns) = 15.524 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2|inst6'
            Info: Total cell delay = 5.897 ns ( 37.99 % )
            Info: Total interconnect delay = 9.627 ns ( 62.01 % )
        Info: - Shortest clock path from clock "CLK15" to source register is 14.330 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'
            Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
            Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
            Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
            Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
            Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
            Info: 7: + IC(2.322 ns) + CELL(0.666 ns) = 14.330 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
            Info: Total cell delay = 5.897 ns ( 41.15 % )
            Info: Total interconnect delay = 8.433 ns ( 58.85 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
        Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 1; COMB Node = '25xdec:inst2|inst21'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.115 ns; Loc. = LCFF_X14_Y4_N17; Fanout = 3; REG Node = '25xdec:inst2|inst6'
        Info: Total cell delay = 0.642 ns ( 57.58 % )
        Info: Total interconnect delay = 0.473 ns ( 42.42 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "CLK15" to destination pin "K" through register "2xdec:inst10|inst" is 23.735 ns
    Info: + Longest clock path from clock "CLK15" to source register is 18.809 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'CLK15'
        Info: 2: + IC(2.178 ns) + CELL(0.366 ns) = 3.529 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 1; COMB Node = 'inst14'
        Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.815 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 2; REG Node = '4xdec:inst|inst'
        Info: 4: + IC(1.098 ns) + CELL(0.970 ns) = 6.883 ns; Loc. = LCFF_X32_Y14_N9; Fanout = 3; REG Node = '4xdec:inst|inst4'
        Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 8.239 ns; Loc. = LCFF_X32_Y14_N23; Fanout = 4; REG Node = '3xdec:inst13|inst1'
        Info: 6: + IC(2.133 ns) + CELL(0.970 ns) = 11.342 ns; Loc. = LCFF_X12_Y15_N23; Fanout = 3; REG Node = '25xdec:inst2|inst'
        Info: 7: + IC(2.322 ns) + CELL(0.970 ns) = 14.634 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 3; REG Node = '25xdec:inst2|inst4'
        Info: 8: + IC(2.146 ns) + CELL(0.970 ns) = 17.750 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 2; REG Node = '5xdec:inst9|inst'
        Info: 9: + IC(0.393 ns) + CELL(0.666 ns) = 18.809 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 2; REG Node = '2xdec:inst10|inst'
        Info: Total cell delay = 7.837 ns ( 41.67 % )
        Info: Total interconnect delay = 10.972 ns ( 58.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y5_N17; Fanout = 2; REG Node = '2xdec:inst10|inst'
        Info: 2: + IC(1.326 ns) + CELL(3.296 ns) = 4.622 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'K'
        Info: Total cell delay = 3.296 ns ( 71.31 % )
        Info: Total interconnect delay = 1.326 ns ( 28.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Tue Nov 22 00:05:25 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


