
node2_lab8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011a  00800200  000016f0  00001784  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  0080031a  0080031a  0000189e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000189e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000018fc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000248  00000000  00000000  0000193c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000025a5  00000000  00000000  00001b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001751  00000000  00000000  00004129  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000136e  00000000  00000000  0000587a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000568  00000000  00000000  00006be8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ac4  00000000  00000000  00007150  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000106e  00000000  00000000  00007c14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00008c82  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a3 c1       	rjmp	.+838    	; 0x354 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7f c4       	rjmp	.+2302   	; 0x99c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ec 04       	cpc	r14, r12
      e6:	3e 05       	cpc	r19, r14
      e8:	3e 05       	cpc	r19, r14
      ea:	3e 05       	cpc	r19, r14
      ec:	3e 05       	cpc	r19, r14
      ee:	3e 05       	cpc	r19, r14
      f0:	3e 05       	cpc	r19, r14
      f2:	3e 05       	cpc	r19, r14
      f4:	ec 04       	cpc	r14, r12
      f6:	3e 05       	cpc	r19, r14
      f8:	3e 05       	cpc	r19, r14
      fa:	3e 05       	cpc	r19, r14
      fc:	3e 05       	cpc	r19, r14
      fe:	3e 05       	cpc	r19, r14
     100:	3e 05       	cpc	r19, r14
     102:	3e 05       	cpc	r19, r14
     104:	ee 04       	cpc	r14, r14
     106:	3e 05       	cpc	r19, r14
     108:	3e 05       	cpc	r19, r14
     10a:	3e 05       	cpc	r19, r14
     10c:	3e 05       	cpc	r19, r14
     10e:	3e 05       	cpc	r19, r14
     110:	3e 05       	cpc	r19, r14
     112:	3e 05       	cpc	r19, r14
     114:	3e 05       	cpc	r19, r14
     116:	3e 05       	cpc	r19, r14
     118:	3e 05       	cpc	r19, r14
     11a:	3e 05       	cpc	r19, r14
     11c:	3e 05       	cpc	r19, r14
     11e:	3e 05       	cpc	r19, r14
     120:	3e 05       	cpc	r19, r14
     122:	3e 05       	cpc	r19, r14
     124:	ee 04       	cpc	r14, r14
     126:	3e 05       	cpc	r19, r14
     128:	3e 05       	cpc	r19, r14
     12a:	3e 05       	cpc	r19, r14
     12c:	3e 05       	cpc	r19, r14
     12e:	3e 05       	cpc	r19, r14
     130:	3e 05       	cpc	r19, r14
     132:	3e 05       	cpc	r19, r14
     134:	3e 05       	cpc	r19, r14
     136:	3e 05       	cpc	r19, r14
     138:	3e 05       	cpc	r19, r14
     13a:	3e 05       	cpc	r19, r14
     13c:	3e 05       	cpc	r19, r14
     13e:	3e 05       	cpc	r19, r14
     140:	3e 05       	cpc	r19, r14
     142:	3e 05       	cpc	r19, r14
     144:	3a 05       	cpc	r19, r10
     146:	3e 05       	cpc	r19, r14
     148:	3e 05       	cpc	r19, r14
     14a:	3e 05       	cpc	r19, r14
     14c:	3e 05       	cpc	r19, r14
     14e:	3e 05       	cpc	r19, r14
     150:	3e 05       	cpc	r19, r14
     152:	3e 05       	cpc	r19, r14
     154:	17 05       	cpc	r17, r7
     156:	3e 05       	cpc	r19, r14
     158:	3e 05       	cpc	r19, r14
     15a:	3e 05       	cpc	r19, r14
     15c:	3e 05       	cpc	r19, r14
     15e:	3e 05       	cpc	r19, r14
     160:	3e 05       	cpc	r19, r14
     162:	3e 05       	cpc	r19, r14
     164:	3e 05       	cpc	r19, r14
     166:	3e 05       	cpc	r19, r14
     168:	3e 05       	cpc	r19, r14
     16a:	3e 05       	cpc	r19, r14
     16c:	3e 05       	cpc	r19, r14
     16e:	3e 05       	cpc	r19, r14
     170:	3e 05       	cpc	r19, r14
     172:	3e 05       	cpc	r19, r14
     174:	0b 05       	cpc	r16, r11
     176:	3e 05       	cpc	r19, r14
     178:	3e 05       	cpc	r19, r14
     17a:	3e 05       	cpc	r19, r14
     17c:	3e 05       	cpc	r19, r14
     17e:	3e 05       	cpc	r19, r14
     180:	3e 05       	cpc	r19, r14
     182:	3e 05       	cpc	r19, r14
     184:	29 05       	cpc	r18, r9

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ef       	ldi	r30, 0xF0	; 240
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 31       	cpi	r26, 0x1A	; 26
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	aa e1       	ldi	r26, 0x1A	; 26
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 32       	cpi	r26, 0x2E	; 46
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	93 d4       	rcall	.+2342   	; 0xae8 <main>
     1c2:	0c 94 76 0b 	jmp	0x16ec	; 0x16ec <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
#include <stddef.h>
#include "uart.h"
#include <avr/interrupt.h>


void CAN_init(uint8_t mode) {
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
	MCP_init();
     1cc:	7e d1       	rcall	.+764    	; 0x4ca <MCP_init>
	
	// Enable receive and transmit interrupts
	MCP_write(MCP_CANINTE, 0b00000101); // HVORFOR MÅ VI GJØRE DETTE TO GANGER?
     1ce:	65 e0       	ldi	r22, 0x05	; 5
     1d0:	8b e2       	ldi	r24, 0x2B	; 43
     1d2:	89 d1       	rcall	.+786    	; 0x4e6 <MCP_write>
	MCP_bitModify(MCP_CANINTE, 0b00000101, 0b10000101);
     1d4:	45 e8       	ldi	r20, 0x85	; 133
     1d6:	65 e0       	ldi	r22, 0x05	; 5
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
	printf("interrupts for mcp = %#X \n\r", MCP_read(MCP_CANINTE));
     1da:	a9 d1       	rcall	.+850    	; 0x52e <MCP_bitModify>
     1dc:	8b e2       	ldi	r24, 0x2B	; 43
     1de:	78 d1       	rcall	.+752    	; 0x4d0 <MCP_read>
     1e0:	1f 92       	push	r1
     1e2:	8f 93       	push	r24
     1e4:	87 e0       	ldi	r24, 0x07	; 7
     1e6:	92 e0       	ldi	r25, 0x02	; 2
     1e8:	9f 93       	push	r25
     1ea:	8f 93       	push	r24
	
	MCP_bitModify(MCP_CANCTRL, MODE_MASK, mode);	//enter specified mode
     1ec:	7d d6       	rcall	.+3322   	; 0xee8 <printf>
     1ee:	4c 2f       	mov	r20, r28
     1f0:	60 ee       	ldi	r22, 0xE0	; 224
     1f2:	8f e0       	ldi	r24, 0x0F	; 15
	MCP_bitModify(MCP_RXB0CTRL, 0b01100000, 0b01100000); // Turn mask/filters off, recieve any message
     1f4:	9c d1       	rcall	.+824    	; 0x52e <MCP_bitModify>
     1f6:	40 e6       	ldi	r20, 0x60	; 96
     1f8:	60 e6       	ldi	r22, 0x60	; 96
     1fa:	80 e6       	ldi	r24, 0x60	; 96
     1fc:	98 d1       	rcall	.+816    	; 0x52e <MCP_bitModify>
	
	if (MCP_read(MCP_CANCTRL) & MODE_LOOPBACK) {
     1fe:	8f e0       	ldi	r24, 0x0F	; 15
     200:	67 d1       	rcall	.+718    	; 0x4d0 <MCP_read>
     202:	0f 90       	pop	r0
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	0f 90       	pop	r0
     20a:	86 ff       	sbrs	r24, 6
     20c:	07 c0       	rjmp	.+14     	; 0x21c <CAN_init+0x54>
		printf("CAN controller in loopback mode\n\r");
     20e:	83 e2       	ldi	r24, 0x23	; 35
     210:	92 e0       	ldi	r25, 0x02	; 2
     212:	9f 93       	push	r25
     214:	8f 93       	push	r24
     216:	68 d6       	rcall	.+3280   	; 0xee8 <printf>
     218:	0f 90       	pop	r0
     21a:	0f 90       	pop	r0
     21c:	cf 91       	pop	r28
	}
}
     21e:	08 95       	ret

00000220 <CAN_message_send>:
     220:	ef 92       	push	r14

void CAN_message_send(msg_ptr msgPtr) {
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	7c 01       	movw	r14, r24
	cli();
     22c:	f8 94       	cli
	// Set TXB0SIDH (higher ID-register)
	MCP_write(MCP_TXB0CTRL + 1, (msgPtr->id));
     22e:	fc 01       	movw	r30, r24
     230:	60 81       	ld	r22, Z
     232:	81 e3       	ldi	r24, 0x31	; 49
     234:	58 d1       	rcall	.+688    	; 0x4e6 <MCP_write>
	
	// Set TXB0DLC (length register)
	MCP_write(MCP_TXB0CTRL + 5, (msgPtr->length));
     236:	f7 01       	movw	r30, r14
     238:	61 81       	ldd	r22, Z+1	; 0x01
     23a:	85 e3       	ldi	r24, 0x35	; 53
     23c:	54 d1       	rcall	.+680    	; 0x4e6 <MCP_write>
	
	int dataIterator = 0;
	for (uint8_t i = MCP_TXB0CTRL + 6; i <= MCP_TXB0CTRL + 6 + msgPtr->length; i++) {
     23e:	f7 01       	movw	r30, r14
     240:	81 81       	ldd	r24, Z+1	; 0x01
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	c6 96       	adiw	r24, 0x36	; 54
     246:	c6 97       	sbiw	r24, 0x36	; 54
     248:	9c f0       	brlt	.+38     	; 0x270 <CAN_message_send+0x50>
     24a:	87 01       	movw	r16, r14
     24c:	0e 5f       	subi	r16, 0xFE	; 254
     24e:	1f 4f       	sbci	r17, 0xFF	; 255
     250:	c6 e3       	ldi	r28, 0x36	; 54
		MCP_write(i, msgPtr->data[dataIterator]);
     252:	f8 01       	movw	r30, r16
     254:	61 91       	ld	r22, Z+
     256:	8f 01       	movw	r16, r30
     258:	8c 2f       	mov	r24, r28
     25a:	45 d1       	rcall	.+650    	; 0x4e6 <MCP_write>
	
	// Set TXB0DLC (length register)
	MCP_write(MCP_TXB0CTRL + 5, (msgPtr->length));
	
	int dataIterator = 0;
	for (uint8_t i = MCP_TXB0CTRL + 6; i <= MCP_TXB0CTRL + 6 + msgPtr->length; i++) {
     25c:	cf 5f       	subi	r28, 0xFF	; 255
     25e:	2c 2f       	mov	r18, r28
     260:	30 e0       	ldi	r19, 0x00	; 0
     262:	f7 01       	movw	r30, r14
     264:	81 81       	ldd	r24, Z+1	; 0x01
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	c6 96       	adiw	r24, 0x36	; 54
     26a:	82 17       	cp	r24, r18
     26c:	93 07       	cpc	r25, r19
		MCP_write(i, msgPtr->data[dataIterator]);
		dataIterator++;
	}
	MCP_requestToSend(0);
     26e:	8c f7       	brge	.-30     	; 0x252 <CAN_message_send+0x32>
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	47 d1       	rcall	.+654    	; 0x504 <MCP_requestToSend>
	// Transmission of CAN msg will start when the device detects that the bus is available...
	sei();
     276:	78 94       	sei
}
     278:	cf 91       	pop	r28
     27a:	1f 91       	pop	r17
     27c:	0f 91       	pop	r16
     27e:	ff 90       	pop	r15
     280:	ef 90       	pop	r14
     282:	08 95       	ret

00000284 <CAN_message_recieve>:

msg_t CAN_message_recieve(void) {
     284:	7f 92       	push	r7
     286:	8f 92       	push	r8
     288:	9f 92       	push	r9
     28a:	af 92       	push	r10
     28c:	bf 92       	push	r11
     28e:	cf 92       	push	r12
     290:	df 92       	push	r13
     292:	ef 92       	push	r14
     294:	ff 92       	push	r15
     296:	0f 93       	push	r16
     298:	1f 93       	push	r17
     29a:	cf 93       	push	r28
     29c:	df 93       	push	r29
     29e:	cd b7       	in	r28, 0x3d	; 61
     2a0:	de b7       	in	r29, 0x3e	; 62
     2a2:	2a 97       	sbiw	r28, 0x0a	; 10
     2a4:	0f b6       	in	r0, 0x3f	; 63
     2a6:	f8 94       	cli
     2a8:	de bf       	out	0x3e, r29	; 62
     2aa:	0f be       	out	0x3f, r0	; 63
     2ac:	cd bf       	out	0x3d, r28	; 61
     2ae:	5c 01       	movw	r10, r24
	msg_t msg;
	
	// Read ID from RXB0SIDH and RXB0SIDL
	uint8_t upperId = MCP_read(MCP_RXB0CTRL + 1);
     2b0:	81 e6       	ldi	r24, 0x61	; 97
     2b2:	0e d1       	rcall	.+540    	; 0x4d0 <MCP_read>
     2b4:	78 2e       	mov	r7, r24
	
	msg.id = upperId ;
	
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
     2b6:	85 e6       	ldi	r24, 0x65	; 101
     2b8:	0b d1       	rcall	.+534    	; 0x4d0 <MCP_read>
     2ba:	08 2f       	mov	r16, r24
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     2bc:	c8 2e       	mov	r12, r24
     2be:	d1 2c       	mov	r13, r1
     2c0:	26 e6       	ldi	r18, 0x66	; 102
     2c2:	c2 0e       	add	r12, r18
     2c4:	d1 1c       	adc	r13, r1
     2c6:	36 e6       	ldi	r19, 0x66	; 102
     2c8:	c3 16       	cp	r12, r19
     2ca:	d1 04       	cpc	r13, r1
     2cc:	c4 f0       	brlt	.+48     	; 0x2fe <CAN_message_recieve+0x7a>
     2ce:	7e 01       	movw	r14, r28
     2d0:	83 e0       	ldi	r24, 0x03	; 3
     2d2:	e8 0e       	add	r14, r24
     2d4:	f1 1c       	adc	r15, r1
     2d6:	16 e6       	ldi	r17, 0x66	; 102
     2d8:	ce 01       	movw	r24, r28
     2da:	80 95       	com	r24
     2dc:	90 95       	com	r25
     2de:	fc 01       	movw	r30, r24
     2e0:	ec 59       	subi	r30, 0x9C	; 156
     2e2:	ff 4f       	sbci	r31, 0xFF	; 255
		msg.data[dataIterator] = MCP_read(i);
     2e4:	4f 01       	movw	r8, r30
     2e6:	81 2f       	mov	r24, r17
     2e8:	f3 d0       	rcall	.+486    	; 0x4d0 <MCP_read>
     2ea:	f7 01       	movw	r30, r14
     2ec:	81 93       	st	Z+, r24
     2ee:	7f 01       	movw	r14, r30
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     2f0:	1f 5f       	subi	r17, 0xFF	; 255
     2f2:	c4 01       	movw	r24, r8
     2f4:	8e 0f       	add	r24, r30
     2f6:	9f 1f       	adc	r25, r31
     2f8:	c8 16       	cp	r12, r24
     2fa:	d9 06       	cpc	r13, r25
     2fc:	a4 f7       	brge	.-24     	; 0x2e6 <CAN_message_recieve+0x62>
		msg.data[dataIterator] = MCP_read(i);
		dataIterator++;
	}
	return msg;
     2fe:	79 82       	std	Y+1, r7	; 0x01
     300:	0a 83       	std	Y+2, r16	; 0x02
     302:	8a e0       	ldi	r24, 0x0A	; 10
     304:	fe 01       	movw	r30, r28
     306:	31 96       	adiw	r30, 0x01	; 1
     308:	d5 01       	movw	r26, r10
     30a:	01 90       	ld	r0, Z+
     30c:	0d 92       	st	X+, r0
     30e:	8a 95       	dec	r24
     310:	e1 f7       	brne	.-8      	; 0x30a <CAN_message_recieve+0x86>
} 
     312:	c5 01       	movw	r24, r10
     314:	2a 96       	adiw	r28, 0x0a	; 10
     316:	0f b6       	in	r0, 0x3f	; 63
     318:	f8 94       	cli
     31a:	de bf       	out	0x3e, r29	; 62
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	cd bf       	out	0x3d, r28	; 61
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	1f 91       	pop	r17
     326:	0f 91       	pop	r16
     328:	ff 90       	pop	r15
     32a:	ef 90       	pop	r14
     32c:	df 90       	pop	r13
     32e:	cf 90       	pop	r12
     330:	bf 90       	pop	r11
     332:	af 90       	pop	r10
     334:	9f 90       	pop	r9
     336:	8f 90       	pop	r8
     338:	7f 90       	pop	r7
     33a:	08 95       	ret

0000033c <INTERRUPT_init>:
volatile int GAME_START = 0;
//volatile int SPI_TRANSMISSION_COMPLETE = 0;

void INTERRUPT_init() {
	// disable global interrupts (set SREG register)
	cli();
     33c:	f8 94       	cli
	
	// The falling edge of INT2 generates an interrupt request
	EICRA &= ~(1 << ISC20);
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	8f 7e       	andi	r24, 0xEF	; 239
     346:	80 83       	st	Z, r24
	EICRA |= (1 << ISC21); 
     348:	80 81       	ld	r24, Z
     34a:	80 62       	ori	r24, 0x20	; 32
     34c:	80 83       	st	Z, r24
	
	// Enable interrupt on INT2
	EIMSK |= (1 << INT2);
     34e:	ea 9a       	sbi	0x1d, 2	; 29
		
	// Enable global interrupts (set SREG register)
	
	sei();
     350:	78 94       	sei
     352:	08 95       	ret

00000354 <__vector_3>:
}


// CAN interrupts
ISR(INT2_vect) {
     354:	1f 92       	push	r1
     356:	0f 92       	push	r0
     358:	0f b6       	in	r0, 0x3f	; 63
     35a:	0f 92       	push	r0
     35c:	11 24       	eor	r1, r1
     35e:	0b b6       	in	r0, 0x3b	; 59
     360:	0f 92       	push	r0
     362:	2f 93       	push	r18
     364:	3f 93       	push	r19
     366:	4f 93       	push	r20
     368:	5f 93       	push	r21
     36a:	6f 93       	push	r22
     36c:	7f 93       	push	r23
     36e:	8f 93       	push	r24
     370:	9f 93       	push	r25
     372:	af 93       	push	r26
     374:	bf 93       	push	r27
     376:	ef 93       	push	r30
     378:	ff 93       	push	r31
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	de bf       	out	0x3e, r29	; 62
     386:	cd bf       	out	0x3d, r28	; 61
	//printf("can interrupt");
	if (MCP_read(MCP_CANINTF) & MCP_TX0IF) {
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	a2 d0       	rcall	.+324    	; 0x4d0 <MCP_read>
     38c:	82 ff       	sbrs	r24, 2
     38e:	04 c0       	rjmp	.+8      	; 0x398 <__vector_3+0x44>
		//printf("Message sendt succesfully\n\r");
		
		// Reset transmit flag
		MCP_bitModify(MCP_CANINTF, MCP_TX0IF, 0);
     390:	40 e0       	ldi	r20, 0x00	; 0
     392:	64 e0       	ldi	r22, 0x04	; 4
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	cb d0       	rcall	.+406    	; 0x52e <MCP_bitModify>
	}
	// Message received at receive buffer 0	
	if (MCP_read(MCP_CANINTF) & MCP_RX0IF) {
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	9a d0       	rcall	.+308    	; 0x4d0 <MCP_read>
     39c:	80 ff       	sbrs	r24, 0
     39e:	54 c0       	rjmp	.+168    	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
		struct CAN_message msg = CAN_message_recieve();
     3a0:	ce 01       	movw	r24, r28
     3a2:	01 96       	adiw	r24, 0x01	; 1
     3a4:	6f df       	rcall	.-290    	; 0x284 <CAN_message_recieve>
     3a6:	99 81       	ldd	r25, Y+1	; 0x01
     3a8:	8b 81       	ldd	r24, Y+3	; 0x03
     3aa:	91 30       	cpi	r25, 0x01	; 1
		//printf("Message recieved with ID: %#X\n\r", msg.id);
		if (msg.id == JOYSTICK_DIR_ID) {
     3ac:	61 f4       	brne	.+24     	; 0x3c6 <__vector_3+0x72>
     3ae:	1f 92       	push	r1
			printf("JOYSTICK: %d\n\r", msg.data[0]);
     3b0:	8f 93       	push	r24
     3b2:	85 e4       	ldi	r24, 0x45	; 69
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	9f 93       	push	r25
     3b8:	8f 93       	push	r24
     3ba:	96 d5       	rcall	.+2860   	; 0xee8 <printf>
     3bc:	0f 90       	pop	r0
     3be:	0f 90       	pop	r0
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	3d c0       	rjmp	.+122    	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3c6:	92 30       	cpi	r25, 0x02	; 2
		}
		else if (msg.id == JOYSTICK_POS_ID){
     3c8:	a9 f4       	brne	.+42     	; 0x3f4 <__vector_3+0xa0>
     3ca:	83 33       	cpi	r24, 0x33	; 51
			//printf("Joystick x pos = %d\n\r", msg.data[0]);
			//PWM_set_duty_cycle(msg.data[0]);
			//sei();
			if (msg.data[0] > 50) {
     3cc:	50 f0       	brcs	.+20     	; 0x3e2 <__vector_3+0x8e>
     3ce:	90 e0       	ldi	r25, 0x00	; 0
				MOTOR_set((msg.data[0]-50)*5, 0);
     3d0:	c2 97       	sbiw	r24, 0x32	; 50
     3d2:	98 2f       	mov	r25, r24
     3d4:	99 0f       	add	r25, r25
     3d6:	99 0f       	add	r25, r25
     3d8:	60 e0       	ldi	r22, 0x00	; 0
     3da:	70 e0       	ldi	r23, 0x00	; 0
     3dc:	89 0f       	add	r24, r25
     3de:	fe d0       	rcall	.+508    	; 0x5dc <MOTOR_set>
     3e0:	2f c0       	rjmp	.+94     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3e2:	98 2f       	mov	r25, r24
			} else {
				MOTOR_set(255-(5*msg.data[0]), 1);
     3e4:	99 0f       	add	r25, r25
     3e6:	99 0f       	add	r25, r25
     3e8:	89 0f       	add	r24, r25
     3ea:	61 e0       	ldi	r22, 0x01	; 1
     3ec:	70 e0       	ldi	r23, 0x00	; 0
     3ee:	80 95       	com	r24
     3f0:	f5 d0       	rcall	.+490    	; 0x5dc <MOTOR_set>
     3f2:	26 c0       	rjmp	.+76     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3f4:	93 30       	cpi	r25, 0x03	; 3
			}
		}
		else if (msg.id == JOYSTICK_SLIDER_BUTTON_ID) {
     3f6:	a1 f4       	brne	.+40     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
     3f8:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <SLIDER_POS>
			
			SLIDER_POS = (int8_t)msg.data[0]; // Position of (right) slider
     3fc:	8c 81       	ldd	r24, Y+4	; 0x04
			PWM_set_duty_cycle(msg.data[1]);  // Set servo position
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	4d d2       	rcall	.+1178   	; 0x89c <PWM_set_duty_cycle>
     402:	8d 81       	ldd	r24, Y+5	; 0x05
     404:	82 30       	cpi	r24, 0x02	; 2
			if (msg.data[2] == 2) { // If button is pressed
     406:	31 f4       	brne	.+12     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     408:	eb e0       	ldi	r30, 0x0B	; 11
     40a:	f1 e0       	ldi	r31, 0x01	; 1
				//printf("Trigger!\n\r");
				PORTL &= ~(1 << PL6);  // Trigger solenoid
     40c:	80 81       	ld	r24, Z
     40e:	8f 7b       	andi	r24, 0xBF	; 191
     410:	80 83       	st	Z, r24
     412:	16 c0       	rjmp	.+44     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     414:	eb e0       	ldi	r30, 0x0B	; 11
     416:	f1 e0       	ldi	r31, 0x01	; 1
			}
			else {
				PORTL |= (1 << PL6);
     418:	80 81       	ld	r24, Z
     41a:	80 64       	ori	r24, 0x40	; 64
     41c:	80 83       	st	Z, r24
     41e:	10 c0       	rjmp	.+32     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     420:	94 30       	cpi	r25, 0x04	; 4
     422:	39 f4       	brne	.+14     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
			}
			
		}
		else if (msg.id == START_GAME){
     424:	81 e0       	ldi	r24, 0x01	; 1
     426:	90 e0       	ldi	r25, 0x00	; 0
			GAME_START = 1;
     428:	90 93 1b 03 	sts	0x031B, r25	; 0x80031b <__data_end+0x1>
     42c:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <__data_end>
     430:	07 c0       	rjmp	.+14     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     432:	84 e5       	ldi	r24, 0x54	; 84
		}
		else {
			printf("CANNOT IDENTIFY MESSAGE");
     434:	92 e0       	ldi	r25, 0x02	; 2
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	56 d5       	rcall	.+2732   	; 0xee8 <printf>
     43c:	0f 90       	pop	r0
     43e:	0f 90       	pop	r0
		}
	
		// Reset recieve flag
		MCP_bitModify(MCP_CANINTF, MCP_RX0IF, 0);
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	61 e0       	ldi	r22, 0x01	; 1
     444:	8c e2       	ldi	r24, 0x2C	; 44
     446:	73 d0       	rcall	.+230    	; 0x52e <MCP_bitModify>
	}
	
	if (MCP_read(MCP_CANINTF) & MCP_MERRF) {
     448:	8c e2       	ldi	r24, 0x2C	; 44
     44a:	42 d0       	rcall	.+132    	; 0x4d0 <MCP_read>
     44c:	88 23       	and	r24, r24
     44e:	5c f4       	brge	.+22     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
		printf("CBE!");
     450:	8c e6       	ldi	r24, 0x6C	; 108
     452:	92 e0       	ldi	r25, 0x02	; 2
     454:	9f 93       	push	r25
     456:	8f 93       	push	r24
     458:	47 d5       	rcall	.+2702   	; 0xee8 <printf>
     45a:	40 e0       	ldi	r20, 0x00	; 0
		// Reset error flag
		MCP_bitModify(MCP_CANINTF, MCP_MERRF, 0);
     45c:	60 e8       	ldi	r22, 0x80	; 128
     45e:	8c e2       	ldi	r24, 0x2C	; 44
     460:	66 d0       	rcall	.+204    	; 0x52e <MCP_bitModify>
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
     466:	2a 96       	adiw	r28, 0x0a	; 10
     468:	0f b6       	in	r0, 0x3f	; 63
	} 
}
     46a:	f8 94       	cli
     46c:	de bf       	out	0x3e, r29	; 62
     46e:	0f be       	out	0x3f, r0	; 63
     470:	cd bf       	out	0x3d, r28	; 61
     472:	df 91       	pop	r29
     474:	cf 91       	pop	r28
     476:	ff 91       	pop	r31
     478:	ef 91       	pop	r30
     47a:	bf 91       	pop	r27
     47c:	af 91       	pop	r26
     47e:	9f 91       	pop	r25
     480:	8f 91       	pop	r24
     482:	7f 91       	pop	r23
     484:	6f 91       	pop	r22
     486:	5f 91       	pop	r21
     488:	4f 91       	pop	r20
     48a:	3f 91       	pop	r19
     48c:	2f 91       	pop	r18
     48e:	0f 90       	pop	r0
     490:	0b be       	out	0x3b, r0	; 59
     492:	0f 90       	pop	r0
     494:	0f be       	out	0x3f, r0	; 63
     496:	0f 90       	pop	r0
     498:	1f 90       	pop	r1
     49a:	18 95       	reti

0000049c <IR_init>:
     49c:	80 98       	cbi	0x10, 0	; 16
     49e:	ec e7       	ldi	r30, 0x7C	; 124
     4a0:	f0 e0       	ldi	r31, 0x00	; 0
     4a2:	80 81       	ld	r24, Z
     4a4:	80 6e       	ori	r24, 0xE0	; 224
     4a6:	80 83       	st	Z, r24
     4a8:	ea e7       	ldi	r30, 0x7A	; 122
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	80 81       	ld	r24, Z
     4ae:	85 62       	ori	r24, 0x25	; 37
     4b0:	80 83       	st	Z, r24
     4b2:	80 81       	ld	r24, Z
     4b4:	80 6c       	ori	r24, 0xC0	; 192
     4b6:	80 83       	st	Z, r24
     4b8:	08 95       	ret

000004ba <IR_read>:
     4ba:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     4be:	08 95       	ret

000004c0 <MCP_reset>:
     4c0:	2f 98       	cbi	0x05, 7	; 5
     4c2:	80 ec       	ldi	r24, 0xC0	; 192
     4c4:	23 d2       	rcall	.+1094   	; 0x90c <SPI_transmit>
     4c6:	2f 9a       	sbi	0x05, 7	; 5
     4c8:	08 95       	ret

000004ca <MCP_init>:
     4ca:	0c d2       	rcall	.+1048   	; 0x8e4 <SPI_MasterInit>
     4cc:	f9 cf       	rjmp	.-14     	; 0x4c0 <MCP_reset>
     4ce:	08 95       	ret

000004d0 <MCP_read>:
     4d0:	cf 93       	push	r28
     4d2:	c8 2f       	mov	r28, r24
     4d4:	2f 98       	cbi	0x05, 7	; 5
     4d6:	83 e0       	ldi	r24, 0x03	; 3
     4d8:	19 d2       	rcall	.+1074   	; 0x90c <SPI_transmit>
     4da:	8c 2f       	mov	r24, r28
     4dc:	17 d2       	rcall	.+1070   	; 0x90c <SPI_transmit>
     4de:	1b d2       	rcall	.+1078   	; 0x916 <SPI_read>
     4e0:	2f 9a       	sbi	0x05, 7	; 5
     4e2:	cf 91       	pop	r28
     4e4:	08 95       	ret

000004e6 <MCP_write>:
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	d8 2f       	mov	r29, r24
     4ec:	c6 2f       	mov	r28, r22
     4ee:	2f 98       	cbi	0x05, 7	; 5
     4f0:	82 e0       	ldi	r24, 0x02	; 2
     4f2:	0c d2       	rcall	.+1048   	; 0x90c <SPI_transmit>
     4f4:	8d 2f       	mov	r24, r29
     4f6:	0a d2       	rcall	.+1044   	; 0x90c <SPI_transmit>
     4f8:	8c 2f       	mov	r24, r28
     4fa:	08 d2       	rcall	.+1040   	; 0x90c <SPI_transmit>
     4fc:	2f 9a       	sbi	0x05, 7	; 5
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	08 95       	ret

00000504 <MCP_requestToSend>:
     504:	2f 98       	cbi	0x05, 7	; 5
     506:	00 97       	sbiw	r24, 0x00	; 0
     508:	19 f4       	brne	.+6      	; 0x510 <MCP_requestToSend+0xc>
     50a:	81 e8       	ldi	r24, 0x81	; 129
     50c:	ff d1       	rcall	.+1022   	; 0x90c <SPI_transmit>
     50e:	0d c0       	rjmp	.+26     	; 0x52a <MCP_requestToSend+0x26>
     510:	81 30       	cpi	r24, 0x01	; 1
     512:	91 05       	cpc	r25, r1
     514:	19 f4       	brne	.+6      	; 0x51c <MCP_requestToSend+0x18>
     516:	82 e8       	ldi	r24, 0x82	; 130
     518:	f9 d1       	rcall	.+1010   	; 0x90c <SPI_transmit>
     51a:	07 c0       	rjmp	.+14     	; 0x52a <MCP_requestToSend+0x26>
     51c:	02 97       	sbiw	r24, 0x02	; 2
     51e:	19 f4       	brne	.+6      	; 0x526 <MCP_requestToSend+0x22>
     520:	84 e8       	ldi	r24, 0x84	; 132
     522:	f4 d1       	rcall	.+1000   	; 0x90c <SPI_transmit>
     524:	02 c0       	rjmp	.+4      	; 0x52a <MCP_requestToSend+0x26>
     526:	87 e8       	ldi	r24, 0x87	; 135
     528:	f1 d1       	rcall	.+994    	; 0x90c <SPI_transmit>
     52a:	2f 9a       	sbi	0x05, 7	; 5
     52c:	08 95       	ret

0000052e <MCP_bitModify>:
     52e:	1f 93       	push	r17
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	18 2f       	mov	r17, r24
     536:	d6 2f       	mov	r29, r22
     538:	c4 2f       	mov	r28, r20
     53a:	2f 98       	cbi	0x05, 7	; 5
     53c:	85 e0       	ldi	r24, 0x05	; 5
     53e:	e6 d1       	rcall	.+972    	; 0x90c <SPI_transmit>
     540:	81 2f       	mov	r24, r17
     542:	e4 d1       	rcall	.+968    	; 0x90c <SPI_transmit>
     544:	8d 2f       	mov	r24, r29
     546:	e2 d1       	rcall	.+964    	; 0x90c <SPI_transmit>
     548:	8c 2f       	mov	r24, r28
     54a:	e0 d1       	rcall	.+960    	; 0x90c <SPI_transmit>
     54c:	2f 9a       	sbi	0x05, 7	; 5
     54e:	df 91       	pop	r29
     550:	cf 91       	pop	r28
     552:	1f 91       	pop	r17
     554:	08 95       	ret

00000556 <MOTOR_DAC_write>:
	// Initialize PL6 as output to trigger the solenoid
	DDRL |= (1 << PL6);
	PORTL |= (1 << PL6);
}

void MOTOR_DAC_write(uint8_t d) {
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
     55a:	00 d0       	rcall	.+0      	; 0x55c <MOTOR_DAC_write+0x6>
     55c:	cd b7       	in	r28, 0x3d	; 61
     55e:	de b7       	in	r29, 0x3e	; 62
	// Send address byte, which DAC to use and data
						   /*Address    DAC0    data  */
	unsigned char msg[3] =  {0b01010000, 0b0, d};	
     560:	90 e5       	ldi	r25, 0x50	; 80
     562:	99 83       	std	Y+1, r25	; 0x01
     564:	1a 82       	std	Y+2, r1	; 0x02
     566:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(&msg, 3);
     568:	63 e0       	ldi	r22, 0x03	; 3
     56a:	ce 01       	movw	r24, r28
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	f4 d1       	rcall	.+1000   	; 0x958 <TWI_Start_Transceiver_With_Data>
}
     570:	0f 90       	pop	r0
     572:	0f 90       	pop	r0
     574:	0f 90       	pop	r0
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	08 95       	ret

0000057c <MOTOR_reset_encoder>:

void MOTOR_reset_encoder(void) {
	PORTH &= ~(1 << _RST);
     57c:	e2 e0       	ldi	r30, 0x02	; 2
     57e:	f1 e0       	ldi	r31, 0x01	; 1
     580:	80 81       	ld	r24, Z
     582:	8f 7b       	andi	r24, 0xBF	; 191
     584:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     586:	8f e8       	ldi	r24, 0x8F	; 143
     588:	91 e0       	ldi	r25, 0x01	; 1
     58a:	01 97       	sbiw	r24, 0x01	; 1
     58c:	f1 f7       	brne	.-4      	; 0x58a <MOTOR_reset_encoder+0xe>
     58e:	00 c0       	rjmp	.+0      	; 0x590 <MOTOR_reset_encoder+0x14>
     590:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     592:	80 81       	ld	r24, Z
     594:	80 64       	ori	r24, 0x40	; 64
     596:	80 83       	st	Z, r24
     598:	08 95       	ret

0000059a <MOTOR_init>:
#define DO5 PK5
#define DO6 PK6
#define DO7 PK7

void MOTOR_init(void) {
	TWI_Master_Initialise();
     59a:	d4 d1       	rcall	.+936    	; 0x944 <TWI_Master_Initialise>
	
	// Initialize output pins for input to motorbox
	DDRH |= (1 << EN) | (1 << DIR) | (1 << _RST) | (1 << SEL) | (1 << _OE);
     59c:	e1 e0       	ldi	r30, 0x01	; 1
     59e:	f1 e0       	ldi	r31, 0x01	; 1
     5a0:	80 81       	ld	r24, Z
     5a2:	8a 67       	ori	r24, 0x7A	; 122
     5a4:	80 83       	st	Z, r24
	
	// Initialize input pins for output from motorbox (encoder value)
	DDRK &= ~(1 << DO0) | ~(1 << DO1) | ~(1 << DO2) | ~(1 << DO3) | ~(1 << DO4) | ~(1 << DO5) | ~(1 << DO6) | ~(1 << DO7);
     5a6:	e7 e0       	ldi	r30, 0x07	; 7
     5a8:	f1 e0       	ldi	r31, 0x01	; 1
     5aa:	80 81       	ld	r24, Z
     5ac:	80 83       	st	Z, r24
	
	PORTH |= (1 << EN);
     5ae:	e2 e0       	ldi	r30, 0x02	; 2
     5b0:	f1 e0       	ldi	r31, 0x01	; 1
     5b2:	80 81       	ld	r24, Z
     5b4:	80 61       	ori	r24, 0x10	; 16
     5b6:	80 83       	st	Z, r24
	PORTH |= (1 << _OE);
     5b8:	80 81       	ld	r24, Z
     5ba:	80 62       	ori	r24, 0x20	; 32
     5bc:	80 83       	st	Z, r24
	PORTH |= (1 << _RST);
     5be:	80 81       	ld	r24, Z
     5c0:	80 64       	ori	r24, 0x40	; 64

	MOTOR_reset_encoder();
     5c2:	80 83       	st	Z, r24
     5c4:	db df       	rcall	.-74     	; 0x57c <MOTOR_reset_encoder>
	
	// Initialize PL6 as output to trigger the solenoid
	DDRL |= (1 << PL6);
     5c6:	ea e0       	ldi	r30, 0x0A	; 10
     5c8:	f1 e0       	ldi	r31, 0x01	; 1
     5ca:	80 81       	ld	r24, Z
     5cc:	80 64       	ori	r24, 0x40	; 64
     5ce:	80 83       	st	Z, r24
	PORTL |= (1 << PL6);
     5d0:	eb e0       	ldi	r30, 0x0B	; 11
     5d2:	f1 e0       	ldi	r31, 0x01	; 1
     5d4:	80 81       	ld	r24, Z
     5d6:	80 64       	ori	r24, 0x40	; 64
     5d8:	80 83       	st	Z, r24
     5da:	08 95       	ret

000005dc <MOTOR_set>:
	_delay_us(100);
	PORTH |= (1 << _RST);
}

// Speed = [0, 255], dir = (0 = left) / (1 = right)
void MOTOR_set(uint8_t speed, int dir) {
     5dc:	cf 93       	push	r28
     5de:	df 93       	push	r29
     5e0:	eb 01       	movw	r28, r22
	// Enable motor
	PORTH |= (1 << PH4);
     5e2:	e2 e0       	ldi	r30, 0x02	; 2
     5e4:	f1 e0       	ldi	r31, 0x01	; 1
     5e6:	90 81       	ld	r25, Z
     5e8:	90 61       	ori	r25, 0x10	; 16
     5ea:	90 83       	st	Z, r25
	
	// Set speed of motor
	MOTOR_DAC_write(speed);
     5ec:	b4 df       	rcall	.-152    	; 0x556 <MOTOR_DAC_write>
	
	// Set direction of motor
	if (dir == 1) {
     5ee:	21 97       	sbiw	r28, 0x01	; 1
     5f0:	31 f4       	brne	.+12     	; 0x5fe <MOTOR_set+0x22>
		PORTH |= (1 << DIR);
     5f2:	e2 e0       	ldi	r30, 0x02	; 2
     5f4:	f1 e0       	ldi	r31, 0x01	; 1
     5f6:	80 81       	ld	r24, Z
     5f8:	82 60       	ori	r24, 0x02	; 2
     5fa:	80 83       	st	Z, r24
     5fc:	05 c0       	rjmp	.+10     	; 0x608 <MOTOR_set+0x2c>
	}
	else {
		PORTH &= ~(1 << DIR);
     5fe:	e2 e0       	ldi	r30, 0x02	; 2
     600:	f1 e0       	ldi	r31, 0x01	; 1
     602:	80 81       	ld	r24, Z
     604:	8d 7f       	andi	r24, 0xFD	; 253
     606:	80 83       	st	Z, r24
	}
}
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	08 95       	ret

0000060e <MOTOR_encoder_read>:


int16_t MOTOR_encoder_read(void) {

	// Enable output of encoder
	PORTH &= ~(1 << _OE);
     60e:	e2 e0       	ldi	r30, 0x02	; 2
     610:	f1 e0       	ldi	r31, 0x01	; 1
     612:	80 81       	ld	r24, Z
     614:	8f 7d       	andi	r24, 0xDF	; 223
     616:	80 83       	st	Z, r24
	
	// Get high byte
	PORTH &= ~(1 << SEL);
     618:	80 81       	ld	r24, Z
     61a:	87 7f       	andi	r24, 0xF7	; 247
     61c:	80 83       	st	Z, r24
     61e:	8a e6       	ldi	r24, 0x6A	; 106
     620:	8a 95       	dec	r24
     622:	f1 f7       	brne	.-4      	; 0x620 <MOTOR_encoder_read+0x12>
     624:	00 c0       	rjmp	.+0      	; 0x626 <MOTOR_encoder_read+0x18>
	_delay_us(20);	//denne må også være her hvis vi skal få bruke litt tid
	
	// Read high byte
	uint8_t MSB = PINK;
     626:	a6 e0       	ldi	r26, 0x06	; 6
     628:	b1 e0       	ldi	r27, 0x01	; 1
     62a:	2c 91       	ld	r18, X

	//_delay_us(20); // DEN MÅ VÆRE HER!!!!
	//_delay_ms(1); //OBS slett denna?
	
	// Get LOW byte
	PORTH |= (1 << SEL);
     62c:	80 81       	ld	r24, Z
     62e:	88 60       	ori	r24, 0x08	; 8
     630:	80 83       	st	Z, r24
     632:	8a e6       	ldi	r24, 0x6A	; 106
     634:	8a 95       	dec	r24
     636:	f1 f7       	brne	.-4      	; 0x634 <MOTOR_encoder_read+0x26>
     638:	00 c0       	rjmp	.+0      	; 0x63a <MOTOR_encoder_read+0x2c>
	_delay_us(20);
	
	// Read low byte
	uint8_t LSB = PINK;
     63a:	8c 91       	ld	r24, X
	
	int16_t encoder_value = (MSB << 8) | LSB;
	
	//printf("encoder value = %6d\r", encoder_value);
	
	return encoder_value;
     63c:	90 e0       	ldi	r25, 0x00	; 0
}
     63e:	92 2b       	or	r25, r18
     640:	08 95       	ret

00000642 <MOTOR_autocalibrate>:

void MOTOR_autocalibrate(void) {
     642:	ef 92       	push	r14
     644:	ff 92       	push	r15
     646:	0f 93       	push	r16
     648:	1f 93       	push	r17
     64a:	cf 93       	push	r28
     64c:	df 93       	push	r29
	printf("Calibrating\n\r");
     64e:	81 e7       	ldi	r24, 0x71	; 113
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	9f 93       	push	r25
     654:	8f 93       	push	r24
     656:	48 d4       	rcall	.+2192   	; 0xee8 <printf>
	MOTOR_set(90, 1);
     658:	61 e0       	ldi	r22, 0x01	; 1
     65a:	70 e0       	ldi	r23, 0x00	; 0
     65c:	8a e5       	ldi	r24, 0x5A	; 90
	int last_encoder_val = MOTOR_encoder_read();
     65e:	be df       	rcall	.-132    	; 0x5dc <MOTOR_set>
     660:	d6 df       	rcall	.-84     	; 0x60e <MOTOR_encoder_read>
     662:	8c 01       	movw	r16, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     664:	2f ef       	ldi	r18, 0xFF	; 255
     666:	80 e7       	ldi	r24, 0x70	; 112
     668:	92 e0       	ldi	r25, 0x02	; 2
     66a:	21 50       	subi	r18, 0x01	; 1
     66c:	80 40       	sbci	r24, 0x00	; 0
     66e:	90 40       	sbci	r25, 0x00	; 0
     670:	e1 f7       	brne	.-8      	; 0x66a <MOTOR_autocalibrate+0x28>
     672:	00 c0       	rjmp	.+0      	; 0x674 <MOTOR_autocalibrate+0x32>
     674:	00 00       	nop
     676:	0f 90       	pop	r0
     678:	0f 90       	pop	r0
	int current_encoder_val = last_encoder_val;
	_delay_ms(50);
	do {
		last_encoder_val = current_encoder_val;
		current_encoder_val = MOTOR_encoder_read();
		printf("change in encoder value = %6d\r", current_encoder_val - last_encoder_val);
     67a:	0f 2e       	mov	r0, r31
     67c:	ff e7       	ldi	r31, 0x7F	; 127
     67e:	ef 2e       	mov	r14, r31
     680:	f2 e0       	ldi	r31, 0x02	; 2
     682:	ff 2e       	mov	r15, r31
     684:	f0 2d       	mov	r31, r0
	int last_encoder_val = MOTOR_encoder_read();
	int current_encoder_val = last_encoder_val;
	_delay_ms(50);
	do {
		last_encoder_val = current_encoder_val;
		current_encoder_val = MOTOR_encoder_read();
     686:	01 c0       	rjmp	.+2      	; 0x68a <MOTOR_autocalibrate+0x48>
     688:	8e 01       	movw	r16, r28
     68a:	c1 df       	rcall	.-126    	; 0x60e <MOTOR_encoder_read>
     68c:	ec 01       	movw	r28, r24
		printf("change in encoder value = %6d\r", current_encoder_val - last_encoder_val);
     68e:	80 1b       	sub	r24, r16
     690:	91 0b       	sbc	r25, r17
     692:	9f 93       	push	r25
     694:	8f 93       	push	r24
     696:	ff 92       	push	r15
     698:	ef 92       	push	r14
     69a:	26 d4       	rcall	.+2124   	; 0xee8 <printf>
     69c:	2f ef       	ldi	r18, 0xFF	; 255
     69e:	80 e7       	ldi	r24, 0x70	; 112
     6a0:	92 e0       	ldi	r25, 0x02	; 2
     6a2:	21 50       	subi	r18, 0x01	; 1
     6a4:	80 40       	sbci	r24, 0x00	; 0
     6a6:	90 40       	sbci	r25, 0x00	; 0
     6a8:	e1 f7       	brne	.-8      	; 0x6a2 <MOTOR_autocalibrate+0x60>
     6aa:	00 c0       	rjmp	.+0      	; 0x6ac <MOTOR_autocalibrate+0x6a>
     6ac:	00 00       	nop
		_delay_ms(50);
	}
	while(current_encoder_val != last_encoder_val);
     6ae:	0f 90       	pop	r0
     6b0:	0f 90       	pop	r0
     6b2:	0f 90       	pop	r0
     6b4:	0f 90       	pop	r0
     6b6:	0c 17       	cp	r16, r28
     6b8:	1d 07       	cpc	r17, r29
	MOTOR_reset_encoder();
     6ba:	31 f7       	brne	.-52     	; 0x688 <MOTOR_autocalibrate+0x46>
     6bc:	5f df       	rcall	.-322    	; 0x57c <MOTOR_reset_encoder>
	MOTOR_set(0, 1);
     6be:	61 e0       	ldi	r22, 0x01	; 1
     6c0:	70 e0       	ldi	r23, 0x00	; 0
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	8b df       	rcall	.-234    	; 0x5dc <MOTOR_set>
	printf("\nFinished calibrating\n\r");
     6c6:	8e e9       	ldi	r24, 0x9E	; 158
     6c8:	92 e0       	ldi	r25, 0x02	; 2
     6ca:	9f 93       	push	r25
     6cc:	8f 93       	push	r24
     6ce:	0c d4       	rcall	.+2072   	; 0xee8 <printf>
     6d0:	0f 90       	pop	r0
}
     6d2:	0f 90       	pop	r0
     6d4:	df 91       	pop	r29
     6d6:	cf 91       	pop	r28
     6d8:	1f 91       	pop	r17
     6da:	0f 91       	pop	r16
     6dc:	ff 90       	pop	r15
     6de:	ef 90       	pop	r14
     6e0:	08 95       	ret

000006e2 <MOTOR_control>:
     6e2:	4f 92       	push	r4

void MOTOR_control() {
     6e4:	5f 92       	push	r5
     6e6:	6f 92       	push	r6
     6e8:	7f 92       	push	r7
     6ea:	9f 92       	push	r9
     6ec:	af 92       	push	r10
     6ee:	bf 92       	push	r11
     6f0:	cf 92       	push	r12
     6f2:	df 92       	push	r13
     6f4:	ef 92       	push	r14
     6f6:	ff 92       	push	r15
     6f8:	0f 93       	push	r16
     6fa:	1f 93       	push	r17
     6fc:	cf 93       	push	r28
     6fe:	df 93       	push	r29
     700:	cd b7       	in	r28, 0x3d	; 61
     702:	de b7       	in	r29, 0x3e	; 62
     704:	2a 97       	sbiw	r28, 0x0a	; 10
     706:	0f b6       	in	r0, 0x3f	; 63
     708:	f8 94       	cli
     70a:	de bf       	out	0x3e, r29	; 62
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	cd bf       	out	0x3d, r28	; 61
	int maxIntegral = (int)(70 / Ki);


	int16_t output = 0;
	int16_t error = 0;
	int16_t value = MOTOR_encoder_read();
     710:	7e df       	rcall	.-260    	; 0x60e <MOTOR_encoder_read>
     712:	6c 01       	movw	r12, r24
	int16_t lastValue = value;
	
	msg_t msg;
	msg.id = 0xFF;
     714:	8f ef       	ldi	r24, 0xFF	; 255
     716:	89 83       	std	Y+1, r24	; 0x01
	msg.length = 1;
     718:	81 e0       	ldi	r24, 0x01	; 1
	msg_ptr gameOverPtr = &msg;
	
	// Reset encoder value right after we start
	MOTOR_autocalibrate();
     71a:	8a 83       	std	Y+2, r24	; 0x02
     71c:	92 df       	rcall	.-220    	; 0x642 <MOTOR_autocalibrate>
	
	while(1){
		
		MOTOR_set(0, 0);
     71e:	60 e0       	ldi	r22, 0x00	; 0
     720:	70 e0       	ldi	r23, 0x00	; 0
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	5b df       	rcall	.-330    	; 0x5dc <MOTOR_set>
	
		//timer_3division256Init();	//start the score timer
	
		uint16_t reference = (255 - SLIDER_POS) * 35;
     726:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <SLIDER_POS>
	MOTOR_set(0, 1);
	printf("\nFinished calibrating\n\r");
}

void MOTOR_control() {
	int integral_error = 0;
     72a:	e1 2c       	mov	r14, r1
     72c:	f1 2c       	mov	r15, r1
		while (1) {
			TIM8_WriteTCNT0(0);
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
			reference = (255 - SLIDER_POS) * 35;	
			error = reference - value;
     72e:	aa 24       	eor	r10, r10
     730:	aa 94       	dec	r10
     732:	b1 2c       	mov	r11, r1
     734:	0f 2e       	mov	r0, r31
     736:	f3 e2       	ldi	r31, 0x23	; 35
     738:	9f 2e       	mov	r9, r31
		//timer_3division256Init();	//start the score timer
	
		uint16_t reference = (255 - SLIDER_POS) * 35;
		//printf("reference = %6d\r", reference);
		while (1) {
			TIM8_WriteTCNT0(0);
     73a:	f0 2d       	mov	r31, r0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	f5 d0       	rcall	.+490    	; 0x92a <TIM8_WriteTCNT0>
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
     740:	66 df       	rcall	.-308    	; 0x60e <MOTOR_encoder_read>
     742:	8c 01       	movw	r16, r24
     744:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <SLIDER_POS>
			reference = (255 - SLIDER_POS) * 35;	
     748:	95 01       	movw	r18, r10
			error = reference - value;
     74a:	28 1b       	sub	r18, r24
     74c:	31 09       	sbc	r19, r1
     74e:	92 9e       	mul	r9, r18
     750:	b0 01       	movw	r22, r0
     752:	93 9e       	mul	r9, r19
     754:	70 0d       	add	r23, r0
     756:	11 24       	eor	r1, r1
     758:	60 1b       	sub	r22, r16
     75a:	71 0b       	sbc	r23, r17
     75c:	cb 01       	movw	r24, r22

			// Limit integral error to +- maxIntegral, and set integral error to zero when close enough to reference
			if (error < 80  && error > -80){
     75e:	81 5b       	subi	r24, 0xB1	; 177
     760:	9f 4f       	sbci	r25, 0xFF	; 255
     762:	8f 39       	cpi	r24, 0x9F	; 159
     764:	91 05       	cpc	r25, r1
     766:	48 f0       	brcs	.+18     	; 0x77a <MOTOR_control+0x98>
     768:	c7 01       	movw	r24, r14
				integral_error = 0;
			}
			else if (integral_error < maxIntegral && integral_error > -maxIntegral){
     76a:	84 5a       	subi	r24, 0xA4	; 164
     76c:	96 4e       	sbci	r25, 0xE6	; 230
     76e:	89 3b       	cpi	r24, 0xB9	; 185
     770:	92 43       	sbci	r25, 0x32	; 50
     772:	28 f4       	brcc	.+10     	; 0x77e <MOTOR_control+0x9c>
     774:	e6 0e       	add	r14, r22
				integral_error += error;
     776:	f7 1e       	adc	r15, r23
     778:	02 c0       	rjmp	.+4      	; 0x77e <MOTOR_control+0x9c>
     77a:	e1 2c       	mov	r14, r1
			reference = (255 - SLIDER_POS) * 35;	
			error = reference - value;

			// Limit integral error to +- maxIntegral, and set integral error to zero when close enough to reference
			if (error < 80  && error > -80){
				integral_error = 0;
     77c:	f1 2c       	mov	r15, r1
			}
			else if (integral_error < maxIntegral && integral_error > -maxIntegral){
				integral_error += error;
			}
			output = (Kp * error) + (Ki * integral_error) - (K_d * (value - lastValue));
     77e:	07 2e       	mov	r0, r23
     780:	00 0c       	add	r0, r0
     782:	88 0b       	sbc	r24, r24
     784:	99 0b       	sbc	r25, r25
     786:	6f d2       	rcall	.+1246   	; 0xc66 <__floatsisf>
     788:	25 e2       	ldi	r18, 0x25	; 37
     78a:	36 e0       	ldi	r19, 0x06	; 6
     78c:	41 e0       	ldi	r20, 0x01	; 1
     78e:	5d e3       	ldi	r21, 0x3D	; 61
     790:	f6 d2       	rcall	.+1516   	; 0xd7e <__mulsf3>
     792:	2b 01       	movw	r4, r22
     794:	3c 01       	movw	r6, r24
     796:	b7 01       	movw	r22, r14
     798:	0f 2c       	mov	r0, r15
     79a:	00 0c       	add	r0, r0
     79c:	88 0b       	sbc	r24, r24
     79e:	99 0b       	sbc	r25, r25
     7a0:	62 d2       	rcall	.+1220   	; 0xc66 <__floatsisf>
     7a2:	29 e9       	ldi	r18, 0x99	; 153
     7a4:	3e e9       	ldi	r19, 0x9E	; 158
     7a6:	40 e3       	ldi	r20, 0x30	; 48
     7a8:	5c e3       	ldi	r21, 0x3C	; 60
     7aa:	e9 d2       	rcall	.+1490   	; 0xd7e <__mulsf3>
     7ac:	9b 01       	movw	r18, r22
     7ae:	ac 01       	movw	r20, r24
     7b0:	c3 01       	movw	r24, r6
     7b2:	b2 01       	movw	r22, r4
     7b4:	c1 d1       	rcall	.+898    	; 0xb38 <__addsf3>
     7b6:	2b 01       	movw	r4, r22
     7b8:	3c 01       	movw	r6, r24
     7ba:	b8 01       	movw	r22, r16
     7bc:	6c 19       	sub	r22, r12
     7be:	7d 09       	sbc	r23, r13
     7c0:	07 2e       	mov	r0, r23
     7c2:	00 0c       	add	r0, r0
     7c4:	88 0b       	sbc	r24, r24
     7c6:	99 0b       	sbc	r25, r25
     7c8:	4e d2       	rcall	.+1180   	; 0xc66 <__floatsisf>
     7ca:	28 e0       	ldi	r18, 0x08	; 8
     7cc:	3c ea       	ldi	r19, 0xAC	; 172
     7ce:	4c e1       	ldi	r20, 0x1C	; 28
     7d0:	5e e3       	ldi	r21, 0x3E	; 62
     7d2:	d5 d2       	rcall	.+1450   	; 0xd7e <__mulsf3>
     7d4:	9b 01       	movw	r18, r22
     7d6:	ac 01       	movw	r20, r24
     7d8:	c3 01       	movw	r24, r6
     7da:	b2 01       	movw	r22, r4
     7dc:	ac d1       	rcall	.+856    	; 0xb36 <__subsf3>
     7de:	10 d2       	rcall	.+1056   	; 0xc00 <__fixsfsi>
     7e0:	dc 01       	movw	r26, r24
     7e2:	cb 01       	movw	r24, r22
     7e4:	ac 01       	movw	r20, r24
     7e6:	9c 01       	movw	r18, r24
			//printf("reference=%4d,value=%5d,controller output=%4d,integral_error=%6d\r", reference, value, output, integral_error);

			// Set correct direction whilst limiting the output of the controller
			///*
			if (abs(output) == output){
     7e8:	99 23       	and	r25, r25
     7ea:	24 f4       	brge	.+8      	; 0x7f4 <MOTOR_control+0x112>
     7ec:	22 27       	eor	r18, r18
     7ee:	33 27       	eor	r19, r19
     7f0:	28 1b       	sub	r18, r24
     7f2:	39 0b       	sbc	r19, r25
     7f4:	42 17       	cp	r20, r18
     7f6:	53 07       	cpc	r21, r19
				if (output > 255){
     7f8:	69 f4       	brne	.+26     	; 0x814 <MOTOR_control+0x132>
     7fa:	4f 3f       	cpi	r20, 0xFF	; 255
     7fc:	51 05       	cpc	r21, r1
     7fe:	31 f0       	breq	.+12     	; 0x80c <MOTOR_control+0x12a>
					MOTOR_set(255, 0);
     800:	2c f0       	brlt	.+10     	; 0x80c <MOTOR_control+0x12a>
     802:	60 e0       	ldi	r22, 0x00	; 0
     804:	70 e0       	ldi	r23, 0x00	; 0
     806:	8f ef       	ldi	r24, 0xFF	; 255
     808:	e9 de       	rcall	.-558    	; 0x5dc <MOTOR_set>
				}
				else{
					MOTOR_set(output, 0);				
     80a:	10 c0       	rjmp	.+32     	; 0x82c <MOTOR_control+0x14a>
     80c:	60 e0       	ldi	r22, 0x00	; 0
     80e:	70 e0       	ldi	r23, 0x00	; 0
				}
			}
			else{
				if (output < (-255)){
     810:	e5 de       	rcall	.-566    	; 0x5dc <MOTOR_set>
     812:	0c c0       	rjmp	.+24     	; 0x82c <MOTOR_control+0x14a>
					MOTOR_set(255, 1);
     814:	41 30       	cpi	r20, 0x01	; 1
     816:	5f 4f       	sbci	r21, 0xFF	; 255
     818:	2c f4       	brge	.+10     	; 0x824 <MOTOR_control+0x142>
     81a:	61 e0       	ldi	r22, 0x01	; 1
     81c:	70 e0       	ldi	r23, 0x00	; 0
				}
				else{
					MOTOR_set(abs(output), 1);
     81e:	8f ef       	ldi	r24, 0xFF	; 255
     820:	dd de       	rcall	.-582    	; 0x5dc <MOTOR_set>
     822:	04 c0       	rjmp	.+8      	; 0x82c <MOTOR_control+0x14a>
     824:	61 e0       	ldi	r22, 0x01	; 1
     826:	70 e0       	ldi	r23, 0x00	; 0
			//*/
			
			// Check for game over
			//printf("IR=%5d\r", IR_read());
			
			if (IR_read() < 50){
     828:	82 2f       	mov	r24, r18
     82a:	d8 de       	rcall	.-592    	; 0x5dc <MOTOR_set>
     82c:	46 de       	rcall	.-884    	; 0x4ba <IR_read>
     82e:	82 33       	cpi	r24, 0x32	; 50
				CAN_message_send(gameOverPtr);
     830:	40 f4       	brcc	.+16     	; 0x842 <MOTOR_control+0x160>
     832:	ce 01       	movw	r24, r28
     834:	01 96       	adiw	r24, 0x01	; 1
     836:	f4 dc       	rcall	.-1560   	; 0x220 <CAN_message_send>
				GAME_START = 0;
     838:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <__data_end+0x1>
     83c:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <__data_end>
				return;
     840:	05 c0       	rjmp	.+10     	; 0x84c <MOTOR_control+0x16a>
			}
			//printf("Timer value = %d\n\r", TIM8_ReadTCNT0());
			while(TIM8_ReadTCNT0() < 50);	//Algorithm measured to take no longer than 162 counts (0.01s), we wait until 200 to give leeway for interrupts (0.0128)
     842:	79 d0       	rcall	.+242    	; 0x936 <TIM8_ReadTCNT0>
     844:	c2 97       	sbiw	r24, 0x32	; 50
     846:	e8 f3       	brcs	.-6      	; 0x842 <MOTOR_control+0x160>
     848:	68 01       	movw	r12, r16
		uint16_t reference = (255 - SLIDER_POS) * 35;
		//printf("reference = %6d\r", reference);
		while (1) {
			TIM8_WriteTCNT0(0);
			int16_t lastValue = value;
			value = MOTOR_encoder_read();
     84a:	78 cf       	rjmp	.-272    	; 0x73c <MOTOR_control+0x5a>
     84c:	2a 96       	adiw	r28, 0x0a	; 10
			while(TIM8_ReadTCNT0() < 50);	//Algorithm measured to take no longer than 162 counts (0.01s), we wait until 200 to give leeway for interrupts (0.0128)
			
		}
	}
	
}
     84e:	0f b6       	in	r0, 0x3f	; 63
     850:	f8 94       	cli
     852:	de bf       	out	0x3e, r29	; 62
     854:	0f be       	out	0x3f, r0	; 63
     856:	cd bf       	out	0x3d, r28	; 61
     858:	df 91       	pop	r29
     85a:	cf 91       	pop	r28
     85c:	1f 91       	pop	r17
     85e:	0f 91       	pop	r16
     860:	ff 90       	pop	r15
     862:	ef 90       	pop	r14
     864:	df 90       	pop	r13
     866:	cf 90       	pop	r12
     868:	bf 90       	pop	r11
     86a:	af 90       	pop	r10
     86c:	9f 90       	pop	r9
     86e:	7f 90       	pop	r7
     870:	6f 90       	pop	r6
     872:	5f 90       	pop	r5
     874:	4f 90       	pop	r4
     876:	08 95       	ret

00000878 <PWM_init>:
     878:	26 9a       	sbi	0x04, 6	; 4
     87a:	e0 e8       	ldi	r30, 0x80	; 128
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	80 81       	ld	r24, Z
     880:	82 62       	ori	r24, 0x22	; 34
     882:	80 83       	st	Z, r24
     884:	e1 e8       	ldi	r30, 0x81	; 129
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	80 81       	ld	r24, Z
     88a:	8a 61       	ori	r24, 0x1A	; 26
     88c:	80 83       	st	Z, r24
     88e:	80 e4       	ldi	r24, 0x40	; 64
     890:	9c e9       	ldi	r25, 0x9C	; 156
     892:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     896:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
     89a:	08 95       	ret

0000089c <PWM_set_duty_cycle>:
     89c:	84 36       	cpi	r24, 0x64	; 100
     89e:	91 05       	cpc	r25, r1
     8a0:	c8 f4       	brcc	.+50     	; 0x8d4 <PWM_set_duty_cycle+0x38>
     8a2:	bc 01       	movw	r22, r24
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	dc d1       	rcall	.+952    	; 0xc62 <__floatunsisf>
     8aa:	26 ea       	ldi	r18, 0xA6	; 166
     8ac:	3b e9       	ldi	r19, 0x9B	; 155
     8ae:	44 e4       	ldi	r20, 0x44	; 68
     8b0:	5c e3       	ldi	r21, 0x3C	; 60
     8b2:	65 d2       	rcall	.+1226   	; 0xd7e <__mulsf3>
     8b4:	26 e6       	ldi	r18, 0x66	; 102
     8b6:	36 e6       	ldi	r19, 0x66	; 102
     8b8:	46 e6       	ldi	r20, 0x66	; 102
     8ba:	5f e3       	ldi	r21, 0x3F	; 63
     8bc:	3d d1       	rcall	.+634    	; 0xb38 <__addsf3>
     8be:	20 e0       	ldi	r18, 0x00	; 0
     8c0:	30 e0       	ldi	r19, 0x00	; 0
     8c2:	4a ef       	ldi	r20, 0xFA	; 250
     8c4:	54 e4       	ldi	r21, 0x44	; 68
     8c6:	5b d2       	rcall	.+1206   	; 0xd7e <__mulsf3>
     8c8:	a0 d1       	rcall	.+832    	; 0xc0a <__fixunssfsi>
     8ca:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     8ce:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     8d2:	08 95       	ret
     8d4:	86 eb       	ldi	r24, 0xB6	; 182
     8d6:	92 e0       	ldi	r25, 0x02	; 2
     8d8:	9f 93       	push	r25
     8da:	8f 93       	push	r24
     8dc:	05 d3       	rcall	.+1546   	; 0xee8 <printf>
     8de:	0f 90       	pop	r0
     8e0:	0f 90       	pop	r0
     8e2:	08 95       	ret

000008e4 <SPI_MasterInit>:
#include "interrupt.h"
#include <avr/io.h>

void SPI_MasterInit(void) {
	// Set PB7 (/SS), PB2 (MOSI) and PB1 (SCK) as output
	DDRB |= (1 << DDB7) | (1 << DDB2) | (1 << DDB1) | (1 << DDB0);
     8e4:	84 b1       	in	r24, 0x04	; 4
     8e6:	87 68       	ori	r24, 0x87	; 135
     8e8:	84 b9       	out	0x04, r24	; 4
	
	// Set PB3 (MISO) as input
	DDRB &= ~(1 << DDB3);
     8ea:	23 98       	cbi	0x04, 3	; 4
	
	// Select Master SPI mode, SPI enable
	SPCR |= (1 << MSTR) | (1 << SPE);
     8ec:	8c b5       	in	r24, 0x2c	; 44
     8ee:	80 65       	ori	r24, 0x50	; 80
     8f0:	8c bd       	out	0x2c, r24	; 44
	
	// Transmit MSB of the data word first
	SPCR &= ~(1 << DORD);
     8f2:	8c b5       	in	r24, 0x2c	; 44
     8f4:	8f 7d       	andi	r24, 0xDF	; 223
     8f6:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock polarity (SCK is low when idle)
	SPCR &= ~(1 << CPOL);
     8f8:	8c b5       	in	r24, 0x2c	; 44
     8fa:	87 7f       	andi	r24, 0xF7	; 247
     8fc:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock phase (data is sampled on leading edge)
	SPCR &= ~(1 << CPHA);
     8fe:	8c b5       	in	r24, 0x2c	; 44
     900:	8b 7f       	andi	r24, 0xFB	; 251
     902:	8c bd       	out	0x2c, r24	; 44
	
	// Configure SCK rate (f_osc/16)
	SPCR |= (1 << SPR0);
     904:	8c b5       	in	r24, 0x2c	; 44
     906:	81 60       	ori	r24, 0x01	; 1
     908:	8c bd       	out	0x2c, r24	; 44
     90a:	08 95       	ret

0000090c <SPI_transmit>:
}

void SPI_transmit(uint8_t data) {
	// Initiate data transmission
	SPDR = data;
     90c:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     90e:	0d b4       	in	r0, 0x2d	; 45
     910:	07 fe       	sbrs	r0, 7
     912:	fd cf       	rjmp	.-6      	; 0x90e <SPI_transmit+0x2>
}	
     914:	08 95       	ret

00000916 <SPI_read>:

uint8_t SPI_read(void) {
	SPDR = 0xFF; // Send dummy byte
     916:	8f ef       	ldi	r24, 0xFF	; 255
     918:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     91a:	0d b4       	in	r0, 0x2d	; 45
     91c:	07 fe       	sbrs	r0, 7
     91e:	fd cf       	rjmp	.-6      	; 0x91a <SPI_read+0x4>
	
	return SPDR;
     920:	8e b5       	in	r24, 0x2e	; 46
	// SPIF bit in SPSR register is reset when accessing SPDR
}
     922:	08 95       	ret

00000924 <timer_0division1024Init>:
     924:	85 e0       	ldi	r24, 0x05	; 5
     926:	85 bd       	out	0x25, r24	; 37
     928:	08 95       	ret

0000092a <TIM8_WriteTCNT0>:
     92a:	9f b7       	in	r25, 0x3f	; 63
     92c:	f8 94       	cli
     92e:	86 bd       	out	0x26, r24	; 38
     930:	9f bf       	out	0x3f, r25	; 63
     932:	78 94       	sei
     934:	08 95       	ret

00000936 <TIM8_ReadTCNT0>:
     936:	9f b7       	in	r25, 0x3f	; 63
     938:	f8 94       	cli
     93a:	86 b5       	in	r24, 0x26	; 38
     93c:	9f bf       	out	0x3f, r25	; 63
     93e:	78 94       	sei
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	08 95       	ret

00000944 <TWI_Master_Initialise>:
     944:	8c e0       	ldi	r24, 0x0C	; 12
     946:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     94a:	8f ef       	ldi	r24, 0xFF	; 255
     94c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     950:	84 e0       	ldi	r24, 0x04	; 4
     952:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     956:	08 95       	ret

00000958 <TWI_Start_Transceiver_With_Data>:
     958:	dc 01       	movw	r26, r24
     95a:	ec eb       	ldi	r30, 0xBC	; 188
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	90 81       	ld	r25, Z
     960:	90 fd       	sbrc	r25, 0
     962:	fd cf       	rjmp	.-6      	; 0x95e <TWI_Start_Transceiver_With_Data+0x6>
     964:	60 93 1e 03 	sts	0x031E, r22	; 0x80031e <TWI_msgSize>
     968:	8c 91       	ld	r24, X
     96a:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <TWI_buf>
     96e:	80 fd       	sbrc	r24, 0
     970:	0c c0       	rjmp	.+24     	; 0x98a <TWI_Start_Transceiver_With_Data+0x32>
     972:	62 30       	cpi	r22, 0x02	; 2
     974:	50 f0       	brcs	.+20     	; 0x98a <TWI_Start_Transceiver_With_Data+0x32>
     976:	fd 01       	movw	r30, r26
     978:	31 96       	adiw	r30, 0x01	; 1
     97a:	a0 e2       	ldi	r26, 0x20	; 32
     97c:	b3 e0       	ldi	r27, 0x03	; 3
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	91 91       	ld	r25, Z+
     982:	9d 93       	st	X+, r25
     984:	8f 5f       	subi	r24, 0xFF	; 255
     986:	68 13       	cpse	r22, r24
     988:	fb cf       	rjmp	.-10     	; 0x980 <TWI_Start_Transceiver_With_Data+0x28>
     98a:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <TWI_statusReg>
     98e:	88 ef       	ldi	r24, 0xF8	; 248
     990:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     994:	85 ea       	ldi	r24, 0xA5	; 165
     996:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     99a:	08 95       	ret

0000099c <__vector_39>:
     99c:	1f 92       	push	r1
     99e:	0f 92       	push	r0
     9a0:	0f b6       	in	r0, 0x3f	; 63
     9a2:	0f 92       	push	r0
     9a4:	11 24       	eor	r1, r1
     9a6:	0b b6       	in	r0, 0x3b	; 59
     9a8:	0f 92       	push	r0
     9aa:	2f 93       	push	r18
     9ac:	3f 93       	push	r19
     9ae:	8f 93       	push	r24
     9b0:	9f 93       	push	r25
     9b2:	af 93       	push	r26
     9b4:	bf 93       	push	r27
     9b6:	ef 93       	push	r30
     9b8:	ff 93       	push	r31
     9ba:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     9be:	8e 2f       	mov	r24, r30
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	fc 01       	movw	r30, r24
     9c4:	38 97       	sbiw	r30, 0x08	; 8
     9c6:	e1 35       	cpi	r30, 0x51	; 81
     9c8:	f1 05       	cpc	r31, r1
     9ca:	08 f0       	brcs	.+2      	; 0x9ce <__vector_39+0x32>
     9cc:	57 c0       	rjmp	.+174    	; 0xa7c <__vector_39+0xe0>
     9ce:	88 27       	eor	r24, r24
     9d0:	ee 58       	subi	r30, 0x8E	; 142
     9d2:	ff 4f       	sbci	r31, 0xFF	; 255
     9d4:	8f 4f       	sbci	r24, 0xFF	; 255
     9d6:	36 c2       	rjmp	.+1132   	; 0xe44 <__tablejump2__>
     9d8:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <TWI_bufPtr.1678>
     9dc:	e0 91 1c 03 	lds	r30, 0x031C	; 0x80031c <TWI_bufPtr.1678>
     9e0:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <TWI_msgSize>
     9e4:	e8 17       	cp	r30, r24
     9e6:	70 f4       	brcc	.+28     	; 0xa04 <__vector_39+0x68>
     9e8:	81 e0       	ldi	r24, 0x01	; 1
     9ea:	8e 0f       	add	r24, r30
     9ec:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <TWI_bufPtr.1678>
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	e1 5e       	subi	r30, 0xE1	; 225
     9f4:	fc 4f       	sbci	r31, 0xFC	; 252
     9f6:	80 81       	ld	r24, Z
     9f8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9fc:	85 e8       	ldi	r24, 0x85	; 133
     9fe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a02:	43 c0       	rjmp	.+134    	; 0xa8a <__vector_39+0xee>
     a04:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <TWI_statusReg>
     a08:	81 60       	ori	r24, 0x01	; 1
     a0a:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <TWI_statusReg>
     a0e:	84 e9       	ldi	r24, 0x94	; 148
     a10:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a14:	3a c0       	rjmp	.+116    	; 0xa8a <__vector_39+0xee>
     a16:	e0 91 1c 03 	lds	r30, 0x031C	; 0x80031c <TWI_bufPtr.1678>
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	8e 0f       	add	r24, r30
     a1e:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <TWI_bufPtr.1678>
     a22:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a26:	f0 e0       	ldi	r31, 0x00	; 0
     a28:	e1 5e       	subi	r30, 0xE1	; 225
     a2a:	fc 4f       	sbci	r31, 0xFC	; 252
     a2c:	80 83       	st	Z, r24
     a2e:	20 91 1c 03 	lds	r18, 0x031C	; 0x80031c <TWI_bufPtr.1678>
     a32:	30 e0       	ldi	r19, 0x00	; 0
     a34:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <TWI_msgSize>
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	01 97       	sbiw	r24, 0x01	; 1
     a3c:	28 17       	cp	r18, r24
     a3e:	39 07       	cpc	r19, r25
     a40:	24 f4       	brge	.+8      	; 0xa4a <__vector_39+0xae>
     a42:	85 ec       	ldi	r24, 0xC5	; 197
     a44:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a48:	20 c0       	rjmp	.+64     	; 0xa8a <__vector_39+0xee>
     a4a:	85 e8       	ldi	r24, 0x85	; 133
     a4c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a50:	1c c0       	rjmp	.+56     	; 0xa8a <__vector_39+0xee>
     a52:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a56:	e0 91 1c 03 	lds	r30, 0x031C	; 0x80031c <TWI_bufPtr.1678>
     a5a:	f0 e0       	ldi	r31, 0x00	; 0
     a5c:	e1 5e       	subi	r30, 0xE1	; 225
     a5e:	fc 4f       	sbci	r31, 0xFC	; 252
     a60:	80 83       	st	Z, r24
     a62:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <TWI_statusReg>
     a66:	81 60       	ori	r24, 0x01	; 1
     a68:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <TWI_statusReg>
     a6c:	84 e9       	ldi	r24, 0x94	; 148
     a6e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a72:	0b c0       	rjmp	.+22     	; 0xa8a <__vector_39+0xee>
     a74:	85 ea       	ldi	r24, 0xA5	; 165
     a76:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a7a:	07 c0       	rjmp	.+14     	; 0xa8a <__vector_39+0xee>
     a7c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a80:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     a84:	84 e0       	ldi	r24, 0x04	; 4
     a86:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a8a:	ff 91       	pop	r31
     a8c:	ef 91       	pop	r30
     a8e:	bf 91       	pop	r27
     a90:	af 91       	pop	r26
     a92:	9f 91       	pop	r25
     a94:	8f 91       	pop	r24
     a96:	3f 91       	pop	r19
     a98:	2f 91       	pop	r18
     a9a:	0f 90       	pop	r0
     a9c:	0b be       	out	0x3b, r0	; 59
     a9e:	0f 90       	pop	r0
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	0f 90       	pop	r0
     aa4:	1f 90       	pop	r1
     aa6:	18 95       	reti

00000aa8 <UART_transmit>:
     aa8:	e0 ec       	ldi	r30, 0xC0	; 192
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	90 81       	ld	r25, Z
     aae:	95 ff       	sbrs	r25, 5
     ab0:	fd cf       	rjmp	.-6      	; 0xaac <UART_transmit+0x4>
     ab2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     ab6:	08 95       	ret

00000ab8 <UART_receive>:
     ab8:	e0 ec       	ldi	r30, 0xC0	; 192
     aba:	f0 e0       	ldi	r31, 0x00	; 0
     abc:	80 81       	ld	r24, Z
     abe:	88 23       	and	r24, r24
     ac0:	ec f7       	brge	.-6      	; 0xabc <UART_receive+0x4>
     ac2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     ac6:	08 95       	ret

00000ac8 <UART_init>:
     ac8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
     acc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
     ad0:	88 e1       	ldi	r24, 0x18	; 24
     ad2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
     ad6:	8e e0       	ldi	r24, 0x0E	; 14
     ad8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
     adc:	6c e5       	ldi	r22, 0x5C	; 92
     ade:	75 e0       	ldi	r23, 0x05	; 5
     ae0:	84 e5       	ldi	r24, 0x54	; 84
     ae2:	95 e0       	ldi	r25, 0x05	; 5
     ae4:	b7 c1       	rjmp	.+878    	; 0xe54 <fdevopen>
     ae6:	08 95       	ret

00000ae8 <main>:
#define MYUBRR 103

int main(void)
{

	UART_init(MYUBRR);
     ae8:	87 e6       	ldi	r24, 0x67	; 103
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	ed df       	rcall	.-38     	; 0xac8 <UART_init>
	printf("Node 2 starting...\n\r");
     aee:	8b ed       	ldi	r24, 0xDB	; 219
     af0:	92 e0       	ldi	r25, 0x02	; 2
     af2:	9f 93       	push	r25
     af4:	8f 93       	push	r24
	INTERRUPT_init();
     af6:	f8 d1       	rcall	.+1008   	; 0xee8 <printf>
	CAN_init(MODE_NORMAL);
     af8:	21 dc       	rcall	.-1982   	; 0x33c <INTERRUPT_init>
	PWM_init();
     afa:	80 e0       	ldi	r24, 0x00	; 0
     afc:	65 db       	rcall	.-2358   	; 0x1c8 <CAN_init>
	IR_init();
     afe:	bc de       	rcall	.-648    	; 0x878 <PWM_init>
     b00:	cd dc       	rcall	.-1638   	; 0x49c <IR_init>
	MOTOR_init();
     b02:	4b dd       	rcall	.-1386   	; 0x59a <MOTOR_init>
     b04:	0f df       	rcall	.-482    	; 0x924 <timer_0division1024Init>
	timer_0division1024Init();
     b06:	0f 90       	pop	r0
     b08:	0f 90       	pop	r0
     b0a:	00 ef       	ldi	r16, 0xF0	; 240
	
	while (1) {
		printf("waiting for game start\n\r");
     b0c:	12 e0       	ldi	r17, 0x02	; 2
     b0e:	c9 e0       	ldi	r28, 0x09	; 9
		while (!GAME_START); // Do nothing
		printf("game starting\n\r");
     b10:	d3 e0       	ldi	r29, 0x03	; 3
     b12:	1f 93       	push	r17
	IR_init();
	MOTOR_init();
	timer_0division1024Init();
	
	while (1) {
		printf("waiting for game start\n\r");
     b14:	0f 93       	push	r16
     b16:	e8 d1       	rcall	.+976    	; 0xee8 <printf>
     b18:	0f 90       	pop	r0
     b1a:	0f 90       	pop	r0
		while (!GAME_START); // Do nothing
     b1c:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <__data_end>
     b20:	90 91 1b 03 	lds	r25, 0x031B	; 0x80031b <__data_end+0x1>
     b24:	89 2b       	or	r24, r25
     b26:	d1 f3       	breq	.-12     	; 0xb1c <main+0x34>
		printf("game starting\n\r");
     b28:	df 93       	push	r29
     b2a:	cf 93       	push	r28
     b2c:	dd d1       	rcall	.+954    	; 0xee8 <printf>
     b2e:	d9 dd       	rcall	.-1102   	; 0x6e2 <MOTOR_control>
		MOTOR_control();
     b30:	0f 90       	pop	r0
     b32:	0f 90       	pop	r0
	}
     b34:	ee cf       	rjmp	.-36     	; 0xb12 <main+0x2a>

00000b36 <__subsf3>:
     b36:	50 58       	subi	r21, 0x80	; 128

00000b38 <__addsf3>:
     b38:	bb 27       	eor	r27, r27
     b3a:	aa 27       	eor	r26, r26
     b3c:	0e d0       	rcall	.+28     	; 0xb5a <__addsf3x>
     b3e:	e5 c0       	rjmp	.+458    	; 0xd0a <__fp_round>
     b40:	d6 d0       	rcall	.+428    	; 0xcee <__fp_pscA>
     b42:	30 f0       	brcs	.+12     	; 0xb50 <__addsf3+0x18>
     b44:	db d0       	rcall	.+438    	; 0xcfc <__fp_pscB>
     b46:	20 f0       	brcs	.+8      	; 0xb50 <__addsf3+0x18>
     b48:	31 f4       	brne	.+12     	; 0xb56 <__addsf3+0x1e>
     b4a:	9f 3f       	cpi	r25, 0xFF	; 255
     b4c:	11 f4       	brne	.+4      	; 0xb52 <__addsf3+0x1a>
     b4e:	1e f4       	brtc	.+6      	; 0xb56 <__addsf3+0x1e>
     b50:	cb c0       	rjmp	.+406    	; 0xce8 <__fp_nan>
     b52:	0e f4       	brtc	.+2      	; 0xb56 <__addsf3+0x1e>
     b54:	e0 95       	com	r30
     b56:	e7 fb       	bst	r30, 7
     b58:	c1 c0       	rjmp	.+386    	; 0xcdc <__fp_inf>

00000b5a <__addsf3x>:
     b5a:	e9 2f       	mov	r30, r25
     b5c:	e7 d0       	rcall	.+462    	; 0xd2c <__fp_split3>
     b5e:	80 f3       	brcs	.-32     	; 0xb40 <__addsf3+0x8>
     b60:	ba 17       	cp	r27, r26
     b62:	62 07       	cpc	r22, r18
     b64:	73 07       	cpc	r23, r19
     b66:	84 07       	cpc	r24, r20
     b68:	95 07       	cpc	r25, r21
     b6a:	18 f0       	brcs	.+6      	; 0xb72 <__addsf3x+0x18>
     b6c:	71 f4       	brne	.+28     	; 0xb8a <__addsf3x+0x30>
     b6e:	9e f5       	brtc	.+102    	; 0xbd6 <__addsf3x+0x7c>
     b70:	ff c0       	rjmp	.+510    	; 0xd70 <__fp_zero>
     b72:	0e f4       	brtc	.+2      	; 0xb76 <__addsf3x+0x1c>
     b74:	e0 95       	com	r30
     b76:	0b 2e       	mov	r0, r27
     b78:	ba 2f       	mov	r27, r26
     b7a:	a0 2d       	mov	r26, r0
     b7c:	0b 01       	movw	r0, r22
     b7e:	b9 01       	movw	r22, r18
     b80:	90 01       	movw	r18, r0
     b82:	0c 01       	movw	r0, r24
     b84:	ca 01       	movw	r24, r20
     b86:	a0 01       	movw	r20, r0
     b88:	11 24       	eor	r1, r1
     b8a:	ff 27       	eor	r31, r31
     b8c:	59 1b       	sub	r21, r25
     b8e:	99 f0       	breq	.+38     	; 0xbb6 <__addsf3x+0x5c>
     b90:	59 3f       	cpi	r21, 0xF9	; 249
     b92:	50 f4       	brcc	.+20     	; 0xba8 <__addsf3x+0x4e>
     b94:	50 3e       	cpi	r21, 0xE0	; 224
     b96:	68 f1       	brcs	.+90     	; 0xbf2 <__addsf3x+0x98>
     b98:	1a 16       	cp	r1, r26
     b9a:	f0 40       	sbci	r31, 0x00	; 0
     b9c:	a2 2f       	mov	r26, r18
     b9e:	23 2f       	mov	r18, r19
     ba0:	34 2f       	mov	r19, r20
     ba2:	44 27       	eor	r20, r20
     ba4:	58 5f       	subi	r21, 0xF8	; 248
     ba6:	f3 cf       	rjmp	.-26     	; 0xb8e <__addsf3x+0x34>
     ba8:	46 95       	lsr	r20
     baa:	37 95       	ror	r19
     bac:	27 95       	ror	r18
     bae:	a7 95       	ror	r26
     bb0:	f0 40       	sbci	r31, 0x00	; 0
     bb2:	53 95       	inc	r21
     bb4:	c9 f7       	brne	.-14     	; 0xba8 <__addsf3x+0x4e>
     bb6:	7e f4       	brtc	.+30     	; 0xbd6 <__addsf3x+0x7c>
     bb8:	1f 16       	cp	r1, r31
     bba:	ba 0b       	sbc	r27, r26
     bbc:	62 0b       	sbc	r22, r18
     bbe:	73 0b       	sbc	r23, r19
     bc0:	84 0b       	sbc	r24, r20
     bc2:	ba f0       	brmi	.+46     	; 0xbf2 <__addsf3x+0x98>
     bc4:	91 50       	subi	r25, 0x01	; 1
     bc6:	a1 f0       	breq	.+40     	; 0xbf0 <__addsf3x+0x96>
     bc8:	ff 0f       	add	r31, r31
     bca:	bb 1f       	adc	r27, r27
     bcc:	66 1f       	adc	r22, r22
     bce:	77 1f       	adc	r23, r23
     bd0:	88 1f       	adc	r24, r24
     bd2:	c2 f7       	brpl	.-16     	; 0xbc4 <__addsf3x+0x6a>
     bd4:	0e c0       	rjmp	.+28     	; 0xbf2 <__addsf3x+0x98>
     bd6:	ba 0f       	add	r27, r26
     bd8:	62 1f       	adc	r22, r18
     bda:	73 1f       	adc	r23, r19
     bdc:	84 1f       	adc	r24, r20
     bde:	48 f4       	brcc	.+18     	; 0xbf2 <__addsf3x+0x98>
     be0:	87 95       	ror	r24
     be2:	77 95       	ror	r23
     be4:	67 95       	ror	r22
     be6:	b7 95       	ror	r27
     be8:	f7 95       	ror	r31
     bea:	9e 3f       	cpi	r25, 0xFE	; 254
     bec:	08 f0       	brcs	.+2      	; 0xbf0 <__addsf3x+0x96>
     bee:	b3 cf       	rjmp	.-154    	; 0xb56 <__addsf3+0x1e>
     bf0:	93 95       	inc	r25
     bf2:	88 0f       	add	r24, r24
     bf4:	08 f0       	brcs	.+2      	; 0xbf8 <__addsf3x+0x9e>
     bf6:	99 27       	eor	r25, r25
     bf8:	ee 0f       	add	r30, r30
     bfa:	97 95       	ror	r25
     bfc:	87 95       	ror	r24
     bfe:	08 95       	ret

00000c00 <__fixsfsi>:
     c00:	04 d0       	rcall	.+8      	; 0xc0a <__fixunssfsi>
     c02:	68 94       	set
     c04:	b1 11       	cpse	r27, r1
     c06:	b5 c0       	rjmp	.+362    	; 0xd72 <__fp_szero>
     c08:	08 95       	ret

00000c0a <__fixunssfsi>:
     c0a:	98 d0       	rcall	.+304    	; 0xd3c <__fp_splitA>
     c0c:	88 f0       	brcs	.+34     	; 0xc30 <__fixunssfsi+0x26>
     c0e:	9f 57       	subi	r25, 0x7F	; 127
     c10:	90 f0       	brcs	.+36     	; 0xc36 <__fixunssfsi+0x2c>
     c12:	b9 2f       	mov	r27, r25
     c14:	99 27       	eor	r25, r25
     c16:	b7 51       	subi	r27, 0x17	; 23
     c18:	a0 f0       	brcs	.+40     	; 0xc42 <__fixunssfsi+0x38>
     c1a:	d1 f0       	breq	.+52     	; 0xc50 <__fixunssfsi+0x46>
     c1c:	66 0f       	add	r22, r22
     c1e:	77 1f       	adc	r23, r23
     c20:	88 1f       	adc	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	1a f0       	brmi	.+6      	; 0xc2c <__fixunssfsi+0x22>
     c26:	ba 95       	dec	r27
     c28:	c9 f7       	brne	.-14     	; 0xc1c <__fixunssfsi+0x12>
     c2a:	12 c0       	rjmp	.+36     	; 0xc50 <__fixunssfsi+0x46>
     c2c:	b1 30       	cpi	r27, 0x01	; 1
     c2e:	81 f0       	breq	.+32     	; 0xc50 <__fixunssfsi+0x46>
     c30:	9f d0       	rcall	.+318    	; 0xd70 <__fp_zero>
     c32:	b1 e0       	ldi	r27, 0x01	; 1
     c34:	08 95       	ret
     c36:	9c c0       	rjmp	.+312    	; 0xd70 <__fp_zero>
     c38:	67 2f       	mov	r22, r23
     c3a:	78 2f       	mov	r23, r24
     c3c:	88 27       	eor	r24, r24
     c3e:	b8 5f       	subi	r27, 0xF8	; 248
     c40:	39 f0       	breq	.+14     	; 0xc50 <__fixunssfsi+0x46>
     c42:	b9 3f       	cpi	r27, 0xF9	; 249
     c44:	cc f3       	brlt	.-14     	; 0xc38 <__fixunssfsi+0x2e>
     c46:	86 95       	lsr	r24
     c48:	77 95       	ror	r23
     c4a:	67 95       	ror	r22
     c4c:	b3 95       	inc	r27
     c4e:	d9 f7       	brne	.-10     	; 0xc46 <__fixunssfsi+0x3c>
     c50:	3e f4       	brtc	.+14     	; 0xc60 <__fixunssfsi+0x56>
     c52:	90 95       	com	r25
     c54:	80 95       	com	r24
     c56:	70 95       	com	r23
     c58:	61 95       	neg	r22
     c5a:	7f 4f       	sbci	r23, 0xFF	; 255
     c5c:	8f 4f       	sbci	r24, 0xFF	; 255
     c5e:	9f 4f       	sbci	r25, 0xFF	; 255
     c60:	08 95       	ret

00000c62 <__floatunsisf>:
     c62:	e8 94       	clt
     c64:	09 c0       	rjmp	.+18     	; 0xc78 <__floatsisf+0x12>

00000c66 <__floatsisf>:
     c66:	97 fb       	bst	r25, 7
     c68:	3e f4       	brtc	.+14     	; 0xc78 <__floatsisf+0x12>
     c6a:	90 95       	com	r25
     c6c:	80 95       	com	r24
     c6e:	70 95       	com	r23
     c70:	61 95       	neg	r22
     c72:	7f 4f       	sbci	r23, 0xFF	; 255
     c74:	8f 4f       	sbci	r24, 0xFF	; 255
     c76:	9f 4f       	sbci	r25, 0xFF	; 255
     c78:	99 23       	and	r25, r25
     c7a:	a9 f0       	breq	.+42     	; 0xca6 <__floatsisf+0x40>
     c7c:	f9 2f       	mov	r31, r25
     c7e:	96 e9       	ldi	r25, 0x96	; 150
     c80:	bb 27       	eor	r27, r27
     c82:	93 95       	inc	r25
     c84:	f6 95       	lsr	r31
     c86:	87 95       	ror	r24
     c88:	77 95       	ror	r23
     c8a:	67 95       	ror	r22
     c8c:	b7 95       	ror	r27
     c8e:	f1 11       	cpse	r31, r1
     c90:	f8 cf       	rjmp	.-16     	; 0xc82 <__floatsisf+0x1c>
     c92:	fa f4       	brpl	.+62     	; 0xcd2 <__floatsisf+0x6c>
     c94:	bb 0f       	add	r27, r27
     c96:	11 f4       	brne	.+4      	; 0xc9c <__floatsisf+0x36>
     c98:	60 ff       	sbrs	r22, 0
     c9a:	1b c0       	rjmp	.+54     	; 0xcd2 <__floatsisf+0x6c>
     c9c:	6f 5f       	subi	r22, 0xFF	; 255
     c9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ca0:	8f 4f       	sbci	r24, 0xFF	; 255
     ca2:	9f 4f       	sbci	r25, 0xFF	; 255
     ca4:	16 c0       	rjmp	.+44     	; 0xcd2 <__floatsisf+0x6c>
     ca6:	88 23       	and	r24, r24
     ca8:	11 f0       	breq	.+4      	; 0xcae <__floatsisf+0x48>
     caa:	96 e9       	ldi	r25, 0x96	; 150
     cac:	11 c0       	rjmp	.+34     	; 0xcd0 <__floatsisf+0x6a>
     cae:	77 23       	and	r23, r23
     cb0:	21 f0       	breq	.+8      	; 0xcba <__floatsisf+0x54>
     cb2:	9e e8       	ldi	r25, 0x8E	; 142
     cb4:	87 2f       	mov	r24, r23
     cb6:	76 2f       	mov	r23, r22
     cb8:	05 c0       	rjmp	.+10     	; 0xcc4 <__floatsisf+0x5e>
     cba:	66 23       	and	r22, r22
     cbc:	71 f0       	breq	.+28     	; 0xcda <__floatsisf+0x74>
     cbe:	96 e8       	ldi	r25, 0x86	; 134
     cc0:	86 2f       	mov	r24, r22
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	60 e0       	ldi	r22, 0x00	; 0
     cc6:	2a f0       	brmi	.+10     	; 0xcd2 <__floatsisf+0x6c>
     cc8:	9a 95       	dec	r25
     cca:	66 0f       	add	r22, r22
     ccc:	77 1f       	adc	r23, r23
     cce:	88 1f       	adc	r24, r24
     cd0:	da f7       	brpl	.-10     	; 0xcc8 <__floatsisf+0x62>
     cd2:	88 0f       	add	r24, r24
     cd4:	96 95       	lsr	r25
     cd6:	87 95       	ror	r24
     cd8:	97 f9       	bld	r25, 7
     cda:	08 95       	ret

00000cdc <__fp_inf>:
     cdc:	97 f9       	bld	r25, 7
     cde:	9f 67       	ori	r25, 0x7F	; 127
     ce0:	80 e8       	ldi	r24, 0x80	; 128
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	60 e0       	ldi	r22, 0x00	; 0
     ce6:	08 95       	ret

00000ce8 <__fp_nan>:
     ce8:	9f ef       	ldi	r25, 0xFF	; 255
     cea:	80 ec       	ldi	r24, 0xC0	; 192
     cec:	08 95       	ret

00000cee <__fp_pscA>:
     cee:	00 24       	eor	r0, r0
     cf0:	0a 94       	dec	r0
     cf2:	16 16       	cp	r1, r22
     cf4:	17 06       	cpc	r1, r23
     cf6:	18 06       	cpc	r1, r24
     cf8:	09 06       	cpc	r0, r25
     cfa:	08 95       	ret

00000cfc <__fp_pscB>:
     cfc:	00 24       	eor	r0, r0
     cfe:	0a 94       	dec	r0
     d00:	12 16       	cp	r1, r18
     d02:	13 06       	cpc	r1, r19
     d04:	14 06       	cpc	r1, r20
     d06:	05 06       	cpc	r0, r21
     d08:	08 95       	ret

00000d0a <__fp_round>:
     d0a:	09 2e       	mov	r0, r25
     d0c:	03 94       	inc	r0
     d0e:	00 0c       	add	r0, r0
     d10:	11 f4       	brne	.+4      	; 0xd16 <__fp_round+0xc>
     d12:	88 23       	and	r24, r24
     d14:	52 f0       	brmi	.+20     	; 0xd2a <__fp_round+0x20>
     d16:	bb 0f       	add	r27, r27
     d18:	40 f4       	brcc	.+16     	; 0xd2a <__fp_round+0x20>
     d1a:	bf 2b       	or	r27, r31
     d1c:	11 f4       	brne	.+4      	; 0xd22 <__fp_round+0x18>
     d1e:	60 ff       	sbrs	r22, 0
     d20:	04 c0       	rjmp	.+8      	; 0xd2a <__fp_round+0x20>
     d22:	6f 5f       	subi	r22, 0xFF	; 255
     d24:	7f 4f       	sbci	r23, 0xFF	; 255
     d26:	8f 4f       	sbci	r24, 0xFF	; 255
     d28:	9f 4f       	sbci	r25, 0xFF	; 255
     d2a:	08 95       	ret

00000d2c <__fp_split3>:
     d2c:	57 fd       	sbrc	r21, 7
     d2e:	90 58       	subi	r25, 0x80	; 128
     d30:	44 0f       	add	r20, r20
     d32:	55 1f       	adc	r21, r21
     d34:	59 f0       	breq	.+22     	; 0xd4c <__fp_splitA+0x10>
     d36:	5f 3f       	cpi	r21, 0xFF	; 255
     d38:	71 f0       	breq	.+28     	; 0xd56 <__fp_splitA+0x1a>
     d3a:	47 95       	ror	r20

00000d3c <__fp_splitA>:
     d3c:	88 0f       	add	r24, r24
     d3e:	97 fb       	bst	r25, 7
     d40:	99 1f       	adc	r25, r25
     d42:	61 f0       	breq	.+24     	; 0xd5c <__fp_splitA+0x20>
     d44:	9f 3f       	cpi	r25, 0xFF	; 255
     d46:	79 f0       	breq	.+30     	; 0xd66 <__fp_splitA+0x2a>
     d48:	87 95       	ror	r24
     d4a:	08 95       	ret
     d4c:	12 16       	cp	r1, r18
     d4e:	13 06       	cpc	r1, r19
     d50:	14 06       	cpc	r1, r20
     d52:	55 1f       	adc	r21, r21
     d54:	f2 cf       	rjmp	.-28     	; 0xd3a <__fp_split3+0xe>
     d56:	46 95       	lsr	r20
     d58:	f1 df       	rcall	.-30     	; 0xd3c <__fp_splitA>
     d5a:	08 c0       	rjmp	.+16     	; 0xd6c <__fp_splitA+0x30>
     d5c:	16 16       	cp	r1, r22
     d5e:	17 06       	cpc	r1, r23
     d60:	18 06       	cpc	r1, r24
     d62:	99 1f       	adc	r25, r25
     d64:	f1 cf       	rjmp	.-30     	; 0xd48 <__fp_splitA+0xc>
     d66:	86 95       	lsr	r24
     d68:	71 05       	cpc	r23, r1
     d6a:	61 05       	cpc	r22, r1
     d6c:	08 94       	sec
     d6e:	08 95       	ret

00000d70 <__fp_zero>:
     d70:	e8 94       	clt

00000d72 <__fp_szero>:
     d72:	bb 27       	eor	r27, r27
     d74:	66 27       	eor	r22, r22
     d76:	77 27       	eor	r23, r23
     d78:	cb 01       	movw	r24, r22
     d7a:	97 f9       	bld	r25, 7
     d7c:	08 95       	ret

00000d7e <__mulsf3>:
     d7e:	0b d0       	rcall	.+22     	; 0xd96 <__mulsf3x>
     d80:	c4 cf       	rjmp	.-120    	; 0xd0a <__fp_round>
     d82:	b5 df       	rcall	.-150    	; 0xcee <__fp_pscA>
     d84:	28 f0       	brcs	.+10     	; 0xd90 <__mulsf3+0x12>
     d86:	ba df       	rcall	.-140    	; 0xcfc <__fp_pscB>
     d88:	18 f0       	brcs	.+6      	; 0xd90 <__mulsf3+0x12>
     d8a:	95 23       	and	r25, r21
     d8c:	09 f0       	breq	.+2      	; 0xd90 <__mulsf3+0x12>
     d8e:	a6 cf       	rjmp	.-180    	; 0xcdc <__fp_inf>
     d90:	ab cf       	rjmp	.-170    	; 0xce8 <__fp_nan>
     d92:	11 24       	eor	r1, r1
     d94:	ee cf       	rjmp	.-36     	; 0xd72 <__fp_szero>

00000d96 <__mulsf3x>:
     d96:	ca df       	rcall	.-108    	; 0xd2c <__fp_split3>
     d98:	a0 f3       	brcs	.-24     	; 0xd82 <__mulsf3+0x4>

00000d9a <__mulsf3_pse>:
     d9a:	95 9f       	mul	r25, r21
     d9c:	d1 f3       	breq	.-12     	; 0xd92 <__mulsf3+0x14>
     d9e:	95 0f       	add	r25, r21
     da0:	50 e0       	ldi	r21, 0x00	; 0
     da2:	55 1f       	adc	r21, r21
     da4:	62 9f       	mul	r22, r18
     da6:	f0 01       	movw	r30, r0
     da8:	72 9f       	mul	r23, r18
     daa:	bb 27       	eor	r27, r27
     dac:	f0 0d       	add	r31, r0
     dae:	b1 1d       	adc	r27, r1
     db0:	63 9f       	mul	r22, r19
     db2:	aa 27       	eor	r26, r26
     db4:	f0 0d       	add	r31, r0
     db6:	b1 1d       	adc	r27, r1
     db8:	aa 1f       	adc	r26, r26
     dba:	64 9f       	mul	r22, r20
     dbc:	66 27       	eor	r22, r22
     dbe:	b0 0d       	add	r27, r0
     dc0:	a1 1d       	adc	r26, r1
     dc2:	66 1f       	adc	r22, r22
     dc4:	82 9f       	mul	r24, r18
     dc6:	22 27       	eor	r18, r18
     dc8:	b0 0d       	add	r27, r0
     dca:	a1 1d       	adc	r26, r1
     dcc:	62 1f       	adc	r22, r18
     dce:	73 9f       	mul	r23, r19
     dd0:	b0 0d       	add	r27, r0
     dd2:	a1 1d       	adc	r26, r1
     dd4:	62 1f       	adc	r22, r18
     dd6:	83 9f       	mul	r24, r19
     dd8:	a0 0d       	add	r26, r0
     dda:	61 1d       	adc	r22, r1
     ddc:	22 1f       	adc	r18, r18
     dde:	74 9f       	mul	r23, r20
     de0:	33 27       	eor	r19, r19
     de2:	a0 0d       	add	r26, r0
     de4:	61 1d       	adc	r22, r1
     de6:	23 1f       	adc	r18, r19
     de8:	84 9f       	mul	r24, r20
     dea:	60 0d       	add	r22, r0
     dec:	21 1d       	adc	r18, r1
     dee:	82 2f       	mov	r24, r18
     df0:	76 2f       	mov	r23, r22
     df2:	6a 2f       	mov	r22, r26
     df4:	11 24       	eor	r1, r1
     df6:	9f 57       	subi	r25, 0x7F	; 127
     df8:	50 40       	sbci	r21, 0x00	; 0
     dfa:	8a f0       	brmi	.+34     	; 0xe1e <__mulsf3_pse+0x84>
     dfc:	e1 f0       	breq	.+56     	; 0xe36 <__mulsf3_pse+0x9c>
     dfe:	88 23       	and	r24, r24
     e00:	4a f0       	brmi	.+18     	; 0xe14 <__mulsf3_pse+0x7a>
     e02:	ee 0f       	add	r30, r30
     e04:	ff 1f       	adc	r31, r31
     e06:	bb 1f       	adc	r27, r27
     e08:	66 1f       	adc	r22, r22
     e0a:	77 1f       	adc	r23, r23
     e0c:	88 1f       	adc	r24, r24
     e0e:	91 50       	subi	r25, 0x01	; 1
     e10:	50 40       	sbci	r21, 0x00	; 0
     e12:	a9 f7       	brne	.-22     	; 0xdfe <__mulsf3_pse+0x64>
     e14:	9e 3f       	cpi	r25, 0xFE	; 254
     e16:	51 05       	cpc	r21, r1
     e18:	70 f0       	brcs	.+28     	; 0xe36 <__mulsf3_pse+0x9c>
     e1a:	60 cf       	rjmp	.-320    	; 0xcdc <__fp_inf>
     e1c:	aa cf       	rjmp	.-172    	; 0xd72 <__fp_szero>
     e1e:	5f 3f       	cpi	r21, 0xFF	; 255
     e20:	ec f3       	brlt	.-6      	; 0xe1c <__mulsf3_pse+0x82>
     e22:	98 3e       	cpi	r25, 0xE8	; 232
     e24:	dc f3       	brlt	.-10     	; 0xe1c <__mulsf3_pse+0x82>
     e26:	86 95       	lsr	r24
     e28:	77 95       	ror	r23
     e2a:	67 95       	ror	r22
     e2c:	b7 95       	ror	r27
     e2e:	f7 95       	ror	r31
     e30:	e7 95       	ror	r30
     e32:	9f 5f       	subi	r25, 0xFF	; 255
     e34:	c1 f7       	brne	.-16     	; 0xe26 <__mulsf3_pse+0x8c>
     e36:	fe 2b       	or	r31, r30
     e38:	88 0f       	add	r24, r24
     e3a:	91 1d       	adc	r25, r1
     e3c:	96 95       	lsr	r25
     e3e:	87 95       	ror	r24
     e40:	97 f9       	bld	r25, 7
     e42:	08 95       	ret

00000e44 <__tablejump2__>:
     e44:	ee 0f       	add	r30, r30
     e46:	ff 1f       	adc	r31, r31
     e48:	88 1f       	adc	r24, r24
     e4a:	8b bf       	out	0x3b, r24	; 59
     e4c:	07 90       	elpm	r0, Z+
     e4e:	f6 91       	elpm	r31, Z
     e50:	e0 2d       	mov	r30, r0
     e52:	19 94       	eijmp

00000e54 <fdevopen>:
     e54:	0f 93       	push	r16
     e56:	1f 93       	push	r17
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	00 97       	sbiw	r24, 0x00	; 0
     e5e:	31 f4       	brne	.+12     	; 0xe6c <fdevopen+0x18>
     e60:	61 15       	cp	r22, r1
     e62:	71 05       	cpc	r23, r1
     e64:	19 f4       	brne	.+6      	; 0xe6c <fdevopen+0x18>
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	39 c0       	rjmp	.+114    	; 0xede <fdevopen+0x8a>
     e6c:	8b 01       	movw	r16, r22
     e6e:	ec 01       	movw	r28, r24
     e70:	6e e0       	ldi	r22, 0x0E	; 14
     e72:	70 e0       	ldi	r23, 0x00	; 0
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	47 d2       	rcall	.+1166   	; 0x1308 <calloc>
     e7a:	fc 01       	movw	r30, r24
     e7c:	89 2b       	or	r24, r25
     e7e:	99 f3       	breq	.-26     	; 0xe66 <fdevopen+0x12>
     e80:	80 e8       	ldi	r24, 0x80	; 128
     e82:	83 83       	std	Z+3, r24	; 0x03
     e84:	01 15       	cp	r16, r1
     e86:	11 05       	cpc	r17, r1
     e88:	71 f0       	breq	.+28     	; 0xea6 <fdevopen+0x52>
     e8a:	13 87       	std	Z+11, r17	; 0x0b
     e8c:	02 87       	std	Z+10, r16	; 0x0a
     e8e:	81 e8       	ldi	r24, 0x81	; 129
     e90:	83 83       	std	Z+3, r24	; 0x03
     e92:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <__iob>
     e96:	90 91 25 03 	lds	r25, 0x0325	; 0x800325 <__iob+0x1>
     e9a:	89 2b       	or	r24, r25
     e9c:	21 f4       	brne	.+8      	; 0xea6 <fdevopen+0x52>
     e9e:	f0 93 25 03 	sts	0x0325, r31	; 0x800325 <__iob+0x1>
     ea2:	e0 93 24 03 	sts	0x0324, r30	; 0x800324 <__iob>
     ea6:	20 97       	sbiw	r28, 0x00	; 0
     ea8:	c9 f0       	breq	.+50     	; 0xedc <fdevopen+0x88>
     eaa:	d1 87       	std	Z+9, r29	; 0x09
     eac:	c0 87       	std	Z+8, r28	; 0x08
     eae:	83 81       	ldd	r24, Z+3	; 0x03
     eb0:	82 60       	ori	r24, 0x02	; 2
     eb2:	83 83       	std	Z+3, r24	; 0x03
     eb4:	80 91 26 03 	lds	r24, 0x0326	; 0x800326 <__iob+0x2>
     eb8:	90 91 27 03 	lds	r25, 0x0327	; 0x800327 <__iob+0x3>
     ebc:	89 2b       	or	r24, r25
     ebe:	71 f4       	brne	.+28     	; 0xedc <fdevopen+0x88>
     ec0:	f0 93 27 03 	sts	0x0327, r31	; 0x800327 <__iob+0x3>
     ec4:	e0 93 26 03 	sts	0x0326, r30	; 0x800326 <__iob+0x2>
     ec8:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <__iob+0x4>
     ecc:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <__iob+0x5>
     ed0:	89 2b       	or	r24, r25
     ed2:	21 f4       	brne	.+8      	; 0xedc <fdevopen+0x88>
     ed4:	f0 93 29 03 	sts	0x0329, r31	; 0x800329 <__iob+0x5>
     ed8:	e0 93 28 03 	sts	0x0328, r30	; 0x800328 <__iob+0x4>
     edc:	cf 01       	movw	r24, r30
     ede:	df 91       	pop	r29
     ee0:	cf 91       	pop	r28
     ee2:	1f 91       	pop	r17
     ee4:	0f 91       	pop	r16
     ee6:	08 95       	ret

00000ee8 <printf>:
     ee8:	cf 93       	push	r28
     eea:	df 93       	push	r29
     eec:	cd b7       	in	r28, 0x3d	; 61
     eee:	de b7       	in	r29, 0x3e	; 62
     ef0:	ae 01       	movw	r20, r28
     ef2:	4a 5f       	subi	r20, 0xFA	; 250
     ef4:	5f 4f       	sbci	r21, 0xFF	; 255
     ef6:	fa 01       	movw	r30, r20
     ef8:	61 91       	ld	r22, Z+
     efa:	71 91       	ld	r23, Z+
     efc:	af 01       	movw	r20, r30
     efe:	80 91 26 03 	lds	r24, 0x0326	; 0x800326 <__iob+0x2>
     f02:	90 91 27 03 	lds	r25, 0x0327	; 0x800327 <__iob+0x3>
     f06:	03 d0       	rcall	.+6      	; 0xf0e <vfprintf>
     f08:	df 91       	pop	r29
     f0a:	cf 91       	pop	r28
     f0c:	08 95       	ret

00000f0e <vfprintf>:
     f0e:	2f 92       	push	r2
     f10:	3f 92       	push	r3
     f12:	4f 92       	push	r4
     f14:	5f 92       	push	r5
     f16:	6f 92       	push	r6
     f18:	7f 92       	push	r7
     f1a:	8f 92       	push	r8
     f1c:	9f 92       	push	r9
     f1e:	af 92       	push	r10
     f20:	bf 92       	push	r11
     f22:	cf 92       	push	r12
     f24:	df 92       	push	r13
     f26:	ef 92       	push	r14
     f28:	ff 92       	push	r15
     f2a:	0f 93       	push	r16
     f2c:	1f 93       	push	r17
     f2e:	cf 93       	push	r28
     f30:	df 93       	push	r29
     f32:	cd b7       	in	r28, 0x3d	; 61
     f34:	de b7       	in	r29, 0x3e	; 62
     f36:	2b 97       	sbiw	r28, 0x0b	; 11
     f38:	0f b6       	in	r0, 0x3f	; 63
     f3a:	f8 94       	cli
     f3c:	de bf       	out	0x3e, r29	; 62
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	cd bf       	out	0x3d, r28	; 61
     f42:	6c 01       	movw	r12, r24
     f44:	7b 01       	movw	r14, r22
     f46:	8a 01       	movw	r16, r20
     f48:	fc 01       	movw	r30, r24
     f4a:	17 82       	std	Z+7, r1	; 0x07
     f4c:	16 82       	std	Z+6, r1	; 0x06
     f4e:	83 81       	ldd	r24, Z+3	; 0x03
     f50:	81 ff       	sbrs	r24, 1
     f52:	bf c1       	rjmp	.+894    	; 0x12d2 <vfprintf+0x3c4>
     f54:	ce 01       	movw	r24, r28
     f56:	01 96       	adiw	r24, 0x01	; 1
     f58:	3c 01       	movw	r6, r24
     f5a:	f6 01       	movw	r30, r12
     f5c:	93 81       	ldd	r25, Z+3	; 0x03
     f5e:	f7 01       	movw	r30, r14
     f60:	93 fd       	sbrc	r25, 3
     f62:	85 91       	lpm	r24, Z+
     f64:	93 ff       	sbrs	r25, 3
     f66:	81 91       	ld	r24, Z+
     f68:	7f 01       	movw	r14, r30
     f6a:	88 23       	and	r24, r24
     f6c:	09 f4       	brne	.+2      	; 0xf70 <vfprintf+0x62>
     f6e:	ad c1       	rjmp	.+858    	; 0x12ca <vfprintf+0x3bc>
     f70:	85 32       	cpi	r24, 0x25	; 37
     f72:	39 f4       	brne	.+14     	; 0xf82 <vfprintf+0x74>
     f74:	93 fd       	sbrc	r25, 3
     f76:	85 91       	lpm	r24, Z+
     f78:	93 ff       	sbrs	r25, 3
     f7a:	81 91       	ld	r24, Z+
     f7c:	7f 01       	movw	r14, r30
     f7e:	85 32       	cpi	r24, 0x25	; 37
     f80:	21 f4       	brne	.+8      	; 0xf8a <vfprintf+0x7c>
     f82:	b6 01       	movw	r22, r12
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	18 d3       	rcall	.+1584   	; 0x15b8 <fputc>
     f88:	e8 cf       	rjmp	.-48     	; 0xf5a <vfprintf+0x4c>
     f8a:	91 2c       	mov	r9, r1
     f8c:	21 2c       	mov	r2, r1
     f8e:	31 2c       	mov	r3, r1
     f90:	ff e1       	ldi	r31, 0x1F	; 31
     f92:	f3 15       	cp	r31, r3
     f94:	d8 f0       	brcs	.+54     	; 0xfcc <vfprintf+0xbe>
     f96:	8b 32       	cpi	r24, 0x2B	; 43
     f98:	79 f0       	breq	.+30     	; 0xfb8 <vfprintf+0xaa>
     f9a:	38 f4       	brcc	.+14     	; 0xfaa <vfprintf+0x9c>
     f9c:	80 32       	cpi	r24, 0x20	; 32
     f9e:	79 f0       	breq	.+30     	; 0xfbe <vfprintf+0xb0>
     fa0:	83 32       	cpi	r24, 0x23	; 35
     fa2:	a1 f4       	brne	.+40     	; 0xfcc <vfprintf+0xbe>
     fa4:	23 2d       	mov	r18, r3
     fa6:	20 61       	ori	r18, 0x10	; 16
     fa8:	1d c0       	rjmp	.+58     	; 0xfe4 <vfprintf+0xd6>
     faa:	8d 32       	cpi	r24, 0x2D	; 45
     fac:	61 f0       	breq	.+24     	; 0xfc6 <vfprintf+0xb8>
     fae:	80 33       	cpi	r24, 0x30	; 48
     fb0:	69 f4       	brne	.+26     	; 0xfcc <vfprintf+0xbe>
     fb2:	23 2d       	mov	r18, r3
     fb4:	21 60       	ori	r18, 0x01	; 1
     fb6:	16 c0       	rjmp	.+44     	; 0xfe4 <vfprintf+0xd6>
     fb8:	83 2d       	mov	r24, r3
     fba:	82 60       	ori	r24, 0x02	; 2
     fbc:	38 2e       	mov	r3, r24
     fbe:	e3 2d       	mov	r30, r3
     fc0:	e4 60       	ori	r30, 0x04	; 4
     fc2:	3e 2e       	mov	r3, r30
     fc4:	2a c0       	rjmp	.+84     	; 0x101a <vfprintf+0x10c>
     fc6:	f3 2d       	mov	r31, r3
     fc8:	f8 60       	ori	r31, 0x08	; 8
     fca:	1d c0       	rjmp	.+58     	; 0x1006 <vfprintf+0xf8>
     fcc:	37 fc       	sbrc	r3, 7
     fce:	2d c0       	rjmp	.+90     	; 0x102a <vfprintf+0x11c>
     fd0:	20 ed       	ldi	r18, 0xD0	; 208
     fd2:	28 0f       	add	r18, r24
     fd4:	2a 30       	cpi	r18, 0x0A	; 10
     fd6:	40 f0       	brcs	.+16     	; 0xfe8 <vfprintf+0xda>
     fd8:	8e 32       	cpi	r24, 0x2E	; 46
     fda:	b9 f4       	brne	.+46     	; 0x100a <vfprintf+0xfc>
     fdc:	36 fc       	sbrc	r3, 6
     fde:	75 c1       	rjmp	.+746    	; 0x12ca <vfprintf+0x3bc>
     fe0:	23 2d       	mov	r18, r3
     fe2:	20 64       	ori	r18, 0x40	; 64
     fe4:	32 2e       	mov	r3, r18
     fe6:	19 c0       	rjmp	.+50     	; 0x101a <vfprintf+0x10c>
     fe8:	36 fe       	sbrs	r3, 6
     fea:	06 c0       	rjmp	.+12     	; 0xff8 <vfprintf+0xea>
     fec:	8a e0       	ldi	r24, 0x0A	; 10
     fee:	98 9e       	mul	r9, r24
     ff0:	20 0d       	add	r18, r0
     ff2:	11 24       	eor	r1, r1
     ff4:	92 2e       	mov	r9, r18
     ff6:	11 c0       	rjmp	.+34     	; 0x101a <vfprintf+0x10c>
     ff8:	ea e0       	ldi	r30, 0x0A	; 10
     ffa:	2e 9e       	mul	r2, r30
     ffc:	20 0d       	add	r18, r0
     ffe:	11 24       	eor	r1, r1
    1000:	22 2e       	mov	r2, r18
    1002:	f3 2d       	mov	r31, r3
    1004:	f0 62       	ori	r31, 0x20	; 32
    1006:	3f 2e       	mov	r3, r31
    1008:	08 c0       	rjmp	.+16     	; 0x101a <vfprintf+0x10c>
    100a:	8c 36       	cpi	r24, 0x6C	; 108
    100c:	21 f4       	brne	.+8      	; 0x1016 <vfprintf+0x108>
    100e:	83 2d       	mov	r24, r3
    1010:	80 68       	ori	r24, 0x80	; 128
    1012:	38 2e       	mov	r3, r24
    1014:	02 c0       	rjmp	.+4      	; 0x101a <vfprintf+0x10c>
    1016:	88 36       	cpi	r24, 0x68	; 104
    1018:	41 f4       	brne	.+16     	; 0x102a <vfprintf+0x11c>
    101a:	f7 01       	movw	r30, r14
    101c:	93 fd       	sbrc	r25, 3
    101e:	85 91       	lpm	r24, Z+
    1020:	93 ff       	sbrs	r25, 3
    1022:	81 91       	ld	r24, Z+
    1024:	7f 01       	movw	r14, r30
    1026:	81 11       	cpse	r24, r1
    1028:	b3 cf       	rjmp	.-154    	; 0xf90 <vfprintf+0x82>
    102a:	98 2f       	mov	r25, r24
    102c:	9f 7d       	andi	r25, 0xDF	; 223
    102e:	95 54       	subi	r25, 0x45	; 69
    1030:	93 30       	cpi	r25, 0x03	; 3
    1032:	28 f4       	brcc	.+10     	; 0x103e <vfprintf+0x130>
    1034:	0c 5f       	subi	r16, 0xFC	; 252
    1036:	1f 4f       	sbci	r17, 0xFF	; 255
    1038:	9f e3       	ldi	r25, 0x3F	; 63
    103a:	99 83       	std	Y+1, r25	; 0x01
    103c:	0d c0       	rjmp	.+26     	; 0x1058 <vfprintf+0x14a>
    103e:	83 36       	cpi	r24, 0x63	; 99
    1040:	31 f0       	breq	.+12     	; 0x104e <vfprintf+0x140>
    1042:	83 37       	cpi	r24, 0x73	; 115
    1044:	71 f0       	breq	.+28     	; 0x1062 <vfprintf+0x154>
    1046:	83 35       	cpi	r24, 0x53	; 83
    1048:	09 f0       	breq	.+2      	; 0x104c <vfprintf+0x13e>
    104a:	55 c0       	rjmp	.+170    	; 0x10f6 <vfprintf+0x1e8>
    104c:	20 c0       	rjmp	.+64     	; 0x108e <vfprintf+0x180>
    104e:	f8 01       	movw	r30, r16
    1050:	80 81       	ld	r24, Z
    1052:	89 83       	std	Y+1, r24	; 0x01
    1054:	0e 5f       	subi	r16, 0xFE	; 254
    1056:	1f 4f       	sbci	r17, 0xFF	; 255
    1058:	88 24       	eor	r8, r8
    105a:	83 94       	inc	r8
    105c:	91 2c       	mov	r9, r1
    105e:	53 01       	movw	r10, r6
    1060:	12 c0       	rjmp	.+36     	; 0x1086 <vfprintf+0x178>
    1062:	28 01       	movw	r4, r16
    1064:	f2 e0       	ldi	r31, 0x02	; 2
    1066:	4f 0e       	add	r4, r31
    1068:	51 1c       	adc	r5, r1
    106a:	f8 01       	movw	r30, r16
    106c:	a0 80       	ld	r10, Z
    106e:	b1 80       	ldd	r11, Z+1	; 0x01
    1070:	36 fe       	sbrs	r3, 6
    1072:	03 c0       	rjmp	.+6      	; 0x107a <vfprintf+0x16c>
    1074:	69 2d       	mov	r22, r9
    1076:	70 e0       	ldi	r23, 0x00	; 0
    1078:	02 c0       	rjmp	.+4      	; 0x107e <vfprintf+0x170>
    107a:	6f ef       	ldi	r22, 0xFF	; 255
    107c:	7f ef       	ldi	r23, 0xFF	; 255
    107e:	c5 01       	movw	r24, r10
    1080:	90 d2       	rcall	.+1312   	; 0x15a2 <strnlen>
    1082:	4c 01       	movw	r8, r24
    1084:	82 01       	movw	r16, r4
    1086:	f3 2d       	mov	r31, r3
    1088:	ff 77       	andi	r31, 0x7F	; 127
    108a:	3f 2e       	mov	r3, r31
    108c:	15 c0       	rjmp	.+42     	; 0x10b8 <vfprintf+0x1aa>
    108e:	28 01       	movw	r4, r16
    1090:	22 e0       	ldi	r18, 0x02	; 2
    1092:	42 0e       	add	r4, r18
    1094:	51 1c       	adc	r5, r1
    1096:	f8 01       	movw	r30, r16
    1098:	a0 80       	ld	r10, Z
    109a:	b1 80       	ldd	r11, Z+1	; 0x01
    109c:	36 fe       	sbrs	r3, 6
    109e:	03 c0       	rjmp	.+6      	; 0x10a6 <vfprintf+0x198>
    10a0:	69 2d       	mov	r22, r9
    10a2:	70 e0       	ldi	r23, 0x00	; 0
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <vfprintf+0x19c>
    10a6:	6f ef       	ldi	r22, 0xFF	; 255
    10a8:	7f ef       	ldi	r23, 0xFF	; 255
    10aa:	c5 01       	movw	r24, r10
    10ac:	68 d2       	rcall	.+1232   	; 0x157e <strnlen_P>
    10ae:	4c 01       	movw	r8, r24
    10b0:	f3 2d       	mov	r31, r3
    10b2:	f0 68       	ori	r31, 0x80	; 128
    10b4:	3f 2e       	mov	r3, r31
    10b6:	82 01       	movw	r16, r4
    10b8:	33 fc       	sbrc	r3, 3
    10ba:	19 c0       	rjmp	.+50     	; 0x10ee <vfprintf+0x1e0>
    10bc:	82 2d       	mov	r24, r2
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	88 16       	cp	r8, r24
    10c2:	99 06       	cpc	r9, r25
    10c4:	a0 f4       	brcc	.+40     	; 0x10ee <vfprintf+0x1e0>
    10c6:	b6 01       	movw	r22, r12
    10c8:	80 e2       	ldi	r24, 0x20	; 32
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	75 d2       	rcall	.+1258   	; 0x15b8 <fputc>
    10ce:	2a 94       	dec	r2
    10d0:	f5 cf       	rjmp	.-22     	; 0x10bc <vfprintf+0x1ae>
    10d2:	f5 01       	movw	r30, r10
    10d4:	37 fc       	sbrc	r3, 7
    10d6:	85 91       	lpm	r24, Z+
    10d8:	37 fe       	sbrs	r3, 7
    10da:	81 91       	ld	r24, Z+
    10dc:	5f 01       	movw	r10, r30
    10de:	b6 01       	movw	r22, r12
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	6a d2       	rcall	.+1236   	; 0x15b8 <fputc>
    10e4:	21 10       	cpse	r2, r1
    10e6:	2a 94       	dec	r2
    10e8:	21 e0       	ldi	r18, 0x01	; 1
    10ea:	82 1a       	sub	r8, r18
    10ec:	91 08       	sbc	r9, r1
    10ee:	81 14       	cp	r8, r1
    10f0:	91 04       	cpc	r9, r1
    10f2:	79 f7       	brne	.-34     	; 0x10d2 <vfprintf+0x1c4>
    10f4:	e1 c0       	rjmp	.+450    	; 0x12b8 <vfprintf+0x3aa>
    10f6:	84 36       	cpi	r24, 0x64	; 100
    10f8:	11 f0       	breq	.+4      	; 0x10fe <vfprintf+0x1f0>
    10fa:	89 36       	cpi	r24, 0x69	; 105
    10fc:	39 f5       	brne	.+78     	; 0x114c <vfprintf+0x23e>
    10fe:	f8 01       	movw	r30, r16
    1100:	37 fe       	sbrs	r3, 7
    1102:	07 c0       	rjmp	.+14     	; 0x1112 <vfprintf+0x204>
    1104:	60 81       	ld	r22, Z
    1106:	71 81       	ldd	r23, Z+1	; 0x01
    1108:	82 81       	ldd	r24, Z+2	; 0x02
    110a:	93 81       	ldd	r25, Z+3	; 0x03
    110c:	0c 5f       	subi	r16, 0xFC	; 252
    110e:	1f 4f       	sbci	r17, 0xFF	; 255
    1110:	08 c0       	rjmp	.+16     	; 0x1122 <vfprintf+0x214>
    1112:	60 81       	ld	r22, Z
    1114:	71 81       	ldd	r23, Z+1	; 0x01
    1116:	07 2e       	mov	r0, r23
    1118:	00 0c       	add	r0, r0
    111a:	88 0b       	sbc	r24, r24
    111c:	99 0b       	sbc	r25, r25
    111e:	0e 5f       	subi	r16, 0xFE	; 254
    1120:	1f 4f       	sbci	r17, 0xFF	; 255
    1122:	f3 2d       	mov	r31, r3
    1124:	ff 76       	andi	r31, 0x6F	; 111
    1126:	3f 2e       	mov	r3, r31
    1128:	97 ff       	sbrs	r25, 7
    112a:	09 c0       	rjmp	.+18     	; 0x113e <vfprintf+0x230>
    112c:	90 95       	com	r25
    112e:	80 95       	com	r24
    1130:	70 95       	com	r23
    1132:	61 95       	neg	r22
    1134:	7f 4f       	sbci	r23, 0xFF	; 255
    1136:	8f 4f       	sbci	r24, 0xFF	; 255
    1138:	9f 4f       	sbci	r25, 0xFF	; 255
    113a:	f0 68       	ori	r31, 0x80	; 128
    113c:	3f 2e       	mov	r3, r31
    113e:	2a e0       	ldi	r18, 0x0A	; 10
    1140:	30 e0       	ldi	r19, 0x00	; 0
    1142:	a3 01       	movw	r20, r6
    1144:	75 d2       	rcall	.+1258   	; 0x1630 <__ultoa_invert>
    1146:	88 2e       	mov	r8, r24
    1148:	86 18       	sub	r8, r6
    114a:	44 c0       	rjmp	.+136    	; 0x11d4 <vfprintf+0x2c6>
    114c:	85 37       	cpi	r24, 0x75	; 117
    114e:	31 f4       	brne	.+12     	; 0x115c <vfprintf+0x24e>
    1150:	23 2d       	mov	r18, r3
    1152:	2f 7e       	andi	r18, 0xEF	; 239
    1154:	b2 2e       	mov	r11, r18
    1156:	2a e0       	ldi	r18, 0x0A	; 10
    1158:	30 e0       	ldi	r19, 0x00	; 0
    115a:	25 c0       	rjmp	.+74     	; 0x11a6 <vfprintf+0x298>
    115c:	93 2d       	mov	r25, r3
    115e:	99 7f       	andi	r25, 0xF9	; 249
    1160:	b9 2e       	mov	r11, r25
    1162:	8f 36       	cpi	r24, 0x6F	; 111
    1164:	c1 f0       	breq	.+48     	; 0x1196 <vfprintf+0x288>
    1166:	18 f4       	brcc	.+6      	; 0x116e <vfprintf+0x260>
    1168:	88 35       	cpi	r24, 0x58	; 88
    116a:	79 f0       	breq	.+30     	; 0x118a <vfprintf+0x27c>
    116c:	ae c0       	rjmp	.+348    	; 0x12ca <vfprintf+0x3bc>
    116e:	80 37       	cpi	r24, 0x70	; 112
    1170:	19 f0       	breq	.+6      	; 0x1178 <vfprintf+0x26a>
    1172:	88 37       	cpi	r24, 0x78	; 120
    1174:	21 f0       	breq	.+8      	; 0x117e <vfprintf+0x270>
    1176:	a9 c0       	rjmp	.+338    	; 0x12ca <vfprintf+0x3bc>
    1178:	e9 2f       	mov	r30, r25
    117a:	e0 61       	ori	r30, 0x10	; 16
    117c:	be 2e       	mov	r11, r30
    117e:	b4 fe       	sbrs	r11, 4
    1180:	0d c0       	rjmp	.+26     	; 0x119c <vfprintf+0x28e>
    1182:	fb 2d       	mov	r31, r11
    1184:	f4 60       	ori	r31, 0x04	; 4
    1186:	bf 2e       	mov	r11, r31
    1188:	09 c0       	rjmp	.+18     	; 0x119c <vfprintf+0x28e>
    118a:	34 fe       	sbrs	r3, 4
    118c:	0a c0       	rjmp	.+20     	; 0x11a2 <vfprintf+0x294>
    118e:	29 2f       	mov	r18, r25
    1190:	26 60       	ori	r18, 0x06	; 6
    1192:	b2 2e       	mov	r11, r18
    1194:	06 c0       	rjmp	.+12     	; 0x11a2 <vfprintf+0x294>
    1196:	28 e0       	ldi	r18, 0x08	; 8
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	05 c0       	rjmp	.+10     	; 0x11a6 <vfprintf+0x298>
    119c:	20 e1       	ldi	r18, 0x10	; 16
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	02 c0       	rjmp	.+4      	; 0x11a6 <vfprintf+0x298>
    11a2:	20 e1       	ldi	r18, 0x10	; 16
    11a4:	32 e0       	ldi	r19, 0x02	; 2
    11a6:	f8 01       	movw	r30, r16
    11a8:	b7 fe       	sbrs	r11, 7
    11aa:	07 c0       	rjmp	.+14     	; 0x11ba <vfprintf+0x2ac>
    11ac:	60 81       	ld	r22, Z
    11ae:	71 81       	ldd	r23, Z+1	; 0x01
    11b0:	82 81       	ldd	r24, Z+2	; 0x02
    11b2:	93 81       	ldd	r25, Z+3	; 0x03
    11b4:	0c 5f       	subi	r16, 0xFC	; 252
    11b6:	1f 4f       	sbci	r17, 0xFF	; 255
    11b8:	06 c0       	rjmp	.+12     	; 0x11c6 <vfprintf+0x2b8>
    11ba:	60 81       	ld	r22, Z
    11bc:	71 81       	ldd	r23, Z+1	; 0x01
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	0e 5f       	subi	r16, 0xFE	; 254
    11c4:	1f 4f       	sbci	r17, 0xFF	; 255
    11c6:	a3 01       	movw	r20, r6
    11c8:	33 d2       	rcall	.+1126   	; 0x1630 <__ultoa_invert>
    11ca:	88 2e       	mov	r8, r24
    11cc:	86 18       	sub	r8, r6
    11ce:	fb 2d       	mov	r31, r11
    11d0:	ff 77       	andi	r31, 0x7F	; 127
    11d2:	3f 2e       	mov	r3, r31
    11d4:	36 fe       	sbrs	r3, 6
    11d6:	0d c0       	rjmp	.+26     	; 0x11f2 <vfprintf+0x2e4>
    11d8:	23 2d       	mov	r18, r3
    11da:	2e 7f       	andi	r18, 0xFE	; 254
    11dc:	a2 2e       	mov	r10, r18
    11de:	89 14       	cp	r8, r9
    11e0:	58 f4       	brcc	.+22     	; 0x11f8 <vfprintf+0x2ea>
    11e2:	34 fe       	sbrs	r3, 4
    11e4:	0b c0       	rjmp	.+22     	; 0x11fc <vfprintf+0x2ee>
    11e6:	32 fc       	sbrc	r3, 2
    11e8:	09 c0       	rjmp	.+18     	; 0x11fc <vfprintf+0x2ee>
    11ea:	83 2d       	mov	r24, r3
    11ec:	8e 7e       	andi	r24, 0xEE	; 238
    11ee:	a8 2e       	mov	r10, r24
    11f0:	05 c0       	rjmp	.+10     	; 0x11fc <vfprintf+0x2ee>
    11f2:	b8 2c       	mov	r11, r8
    11f4:	a3 2c       	mov	r10, r3
    11f6:	03 c0       	rjmp	.+6      	; 0x11fe <vfprintf+0x2f0>
    11f8:	b8 2c       	mov	r11, r8
    11fa:	01 c0       	rjmp	.+2      	; 0x11fe <vfprintf+0x2f0>
    11fc:	b9 2c       	mov	r11, r9
    11fe:	a4 fe       	sbrs	r10, 4
    1200:	0f c0       	rjmp	.+30     	; 0x1220 <vfprintf+0x312>
    1202:	fe 01       	movw	r30, r28
    1204:	e8 0d       	add	r30, r8
    1206:	f1 1d       	adc	r31, r1
    1208:	80 81       	ld	r24, Z
    120a:	80 33       	cpi	r24, 0x30	; 48
    120c:	21 f4       	brne	.+8      	; 0x1216 <vfprintf+0x308>
    120e:	9a 2d       	mov	r25, r10
    1210:	99 7e       	andi	r25, 0xE9	; 233
    1212:	a9 2e       	mov	r10, r25
    1214:	09 c0       	rjmp	.+18     	; 0x1228 <vfprintf+0x31a>
    1216:	a2 fe       	sbrs	r10, 2
    1218:	06 c0       	rjmp	.+12     	; 0x1226 <vfprintf+0x318>
    121a:	b3 94       	inc	r11
    121c:	b3 94       	inc	r11
    121e:	04 c0       	rjmp	.+8      	; 0x1228 <vfprintf+0x31a>
    1220:	8a 2d       	mov	r24, r10
    1222:	86 78       	andi	r24, 0x86	; 134
    1224:	09 f0       	breq	.+2      	; 0x1228 <vfprintf+0x31a>
    1226:	b3 94       	inc	r11
    1228:	a3 fc       	sbrc	r10, 3
    122a:	10 c0       	rjmp	.+32     	; 0x124c <vfprintf+0x33e>
    122c:	a0 fe       	sbrs	r10, 0
    122e:	06 c0       	rjmp	.+12     	; 0x123c <vfprintf+0x32e>
    1230:	b2 14       	cp	r11, r2
    1232:	80 f4       	brcc	.+32     	; 0x1254 <vfprintf+0x346>
    1234:	28 0c       	add	r2, r8
    1236:	92 2c       	mov	r9, r2
    1238:	9b 18       	sub	r9, r11
    123a:	0d c0       	rjmp	.+26     	; 0x1256 <vfprintf+0x348>
    123c:	b2 14       	cp	r11, r2
    123e:	58 f4       	brcc	.+22     	; 0x1256 <vfprintf+0x348>
    1240:	b6 01       	movw	r22, r12
    1242:	80 e2       	ldi	r24, 0x20	; 32
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	b8 d1       	rcall	.+880    	; 0x15b8 <fputc>
    1248:	b3 94       	inc	r11
    124a:	f8 cf       	rjmp	.-16     	; 0x123c <vfprintf+0x32e>
    124c:	b2 14       	cp	r11, r2
    124e:	18 f4       	brcc	.+6      	; 0x1256 <vfprintf+0x348>
    1250:	2b 18       	sub	r2, r11
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <vfprintf+0x34a>
    1254:	98 2c       	mov	r9, r8
    1256:	21 2c       	mov	r2, r1
    1258:	a4 fe       	sbrs	r10, 4
    125a:	0f c0       	rjmp	.+30     	; 0x127a <vfprintf+0x36c>
    125c:	b6 01       	movw	r22, r12
    125e:	80 e3       	ldi	r24, 0x30	; 48
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	aa d1       	rcall	.+852    	; 0x15b8 <fputc>
    1264:	a2 fe       	sbrs	r10, 2
    1266:	16 c0       	rjmp	.+44     	; 0x1294 <vfprintf+0x386>
    1268:	a1 fc       	sbrc	r10, 1
    126a:	03 c0       	rjmp	.+6      	; 0x1272 <vfprintf+0x364>
    126c:	88 e7       	ldi	r24, 0x78	; 120
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <vfprintf+0x368>
    1272:	88 e5       	ldi	r24, 0x58	; 88
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	b6 01       	movw	r22, r12
    1278:	0c c0       	rjmp	.+24     	; 0x1292 <vfprintf+0x384>
    127a:	8a 2d       	mov	r24, r10
    127c:	86 78       	andi	r24, 0x86	; 134
    127e:	51 f0       	breq	.+20     	; 0x1294 <vfprintf+0x386>
    1280:	a1 fe       	sbrs	r10, 1
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <vfprintf+0x37a>
    1284:	8b e2       	ldi	r24, 0x2B	; 43
    1286:	01 c0       	rjmp	.+2      	; 0x128a <vfprintf+0x37c>
    1288:	80 e2       	ldi	r24, 0x20	; 32
    128a:	a7 fc       	sbrc	r10, 7
    128c:	8d e2       	ldi	r24, 0x2D	; 45
    128e:	b6 01       	movw	r22, r12
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	92 d1       	rcall	.+804    	; 0x15b8 <fputc>
    1294:	89 14       	cp	r8, r9
    1296:	30 f4       	brcc	.+12     	; 0x12a4 <vfprintf+0x396>
    1298:	b6 01       	movw	r22, r12
    129a:	80 e3       	ldi	r24, 0x30	; 48
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	8c d1       	rcall	.+792    	; 0x15b8 <fputc>
    12a0:	9a 94       	dec	r9
    12a2:	f8 cf       	rjmp	.-16     	; 0x1294 <vfprintf+0x386>
    12a4:	8a 94       	dec	r8
    12a6:	f3 01       	movw	r30, r6
    12a8:	e8 0d       	add	r30, r8
    12aa:	f1 1d       	adc	r31, r1
    12ac:	80 81       	ld	r24, Z
    12ae:	b6 01       	movw	r22, r12
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	82 d1       	rcall	.+772    	; 0x15b8 <fputc>
    12b4:	81 10       	cpse	r8, r1
    12b6:	f6 cf       	rjmp	.-20     	; 0x12a4 <vfprintf+0x396>
    12b8:	22 20       	and	r2, r2
    12ba:	09 f4       	brne	.+2      	; 0x12be <vfprintf+0x3b0>
    12bc:	4e ce       	rjmp	.-868    	; 0xf5a <vfprintf+0x4c>
    12be:	b6 01       	movw	r22, r12
    12c0:	80 e2       	ldi	r24, 0x20	; 32
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	79 d1       	rcall	.+754    	; 0x15b8 <fputc>
    12c6:	2a 94       	dec	r2
    12c8:	f7 cf       	rjmp	.-18     	; 0x12b8 <vfprintf+0x3aa>
    12ca:	f6 01       	movw	r30, r12
    12cc:	86 81       	ldd	r24, Z+6	; 0x06
    12ce:	97 81       	ldd	r25, Z+7	; 0x07
    12d0:	02 c0       	rjmp	.+4      	; 0x12d6 <vfprintf+0x3c8>
    12d2:	8f ef       	ldi	r24, 0xFF	; 255
    12d4:	9f ef       	ldi	r25, 0xFF	; 255
    12d6:	2b 96       	adiw	r28, 0x0b	; 11
    12d8:	0f b6       	in	r0, 0x3f	; 63
    12da:	f8 94       	cli
    12dc:	de bf       	out	0x3e, r29	; 62
    12de:	0f be       	out	0x3f, r0	; 63
    12e0:	cd bf       	out	0x3d, r28	; 61
    12e2:	df 91       	pop	r29
    12e4:	cf 91       	pop	r28
    12e6:	1f 91       	pop	r17
    12e8:	0f 91       	pop	r16
    12ea:	ff 90       	pop	r15
    12ec:	ef 90       	pop	r14
    12ee:	df 90       	pop	r13
    12f0:	cf 90       	pop	r12
    12f2:	bf 90       	pop	r11
    12f4:	af 90       	pop	r10
    12f6:	9f 90       	pop	r9
    12f8:	8f 90       	pop	r8
    12fa:	7f 90       	pop	r7
    12fc:	6f 90       	pop	r6
    12fe:	5f 90       	pop	r5
    1300:	4f 90       	pop	r4
    1302:	3f 90       	pop	r3
    1304:	2f 90       	pop	r2
    1306:	08 95       	ret

00001308 <calloc>:
    1308:	0f 93       	push	r16
    130a:	1f 93       	push	r17
    130c:	cf 93       	push	r28
    130e:	df 93       	push	r29
    1310:	86 9f       	mul	r24, r22
    1312:	80 01       	movw	r16, r0
    1314:	87 9f       	mul	r24, r23
    1316:	10 0d       	add	r17, r0
    1318:	96 9f       	mul	r25, r22
    131a:	10 0d       	add	r17, r0
    131c:	11 24       	eor	r1, r1
    131e:	c8 01       	movw	r24, r16
    1320:	0d d0       	rcall	.+26     	; 0x133c <malloc>
    1322:	ec 01       	movw	r28, r24
    1324:	00 97       	sbiw	r24, 0x00	; 0
    1326:	21 f0       	breq	.+8      	; 0x1330 <calloc+0x28>
    1328:	a8 01       	movw	r20, r16
    132a:	60 e0       	ldi	r22, 0x00	; 0
    132c:	70 e0       	ldi	r23, 0x00	; 0
    132e:	32 d1       	rcall	.+612    	; 0x1594 <memset>
    1330:	ce 01       	movw	r24, r28
    1332:	df 91       	pop	r29
    1334:	cf 91       	pop	r28
    1336:	1f 91       	pop	r17
    1338:	0f 91       	pop	r16
    133a:	08 95       	ret

0000133c <malloc>:
    133c:	0f 93       	push	r16
    133e:	1f 93       	push	r17
    1340:	cf 93       	push	r28
    1342:	df 93       	push	r29
    1344:	82 30       	cpi	r24, 0x02	; 2
    1346:	91 05       	cpc	r25, r1
    1348:	10 f4       	brcc	.+4      	; 0x134e <malloc+0x12>
    134a:	82 e0       	ldi	r24, 0x02	; 2
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	e0 91 2c 03 	lds	r30, 0x032C	; 0x80032c <__flp>
    1352:	f0 91 2d 03 	lds	r31, 0x032D	; 0x80032d <__flp+0x1>
    1356:	20 e0       	ldi	r18, 0x00	; 0
    1358:	30 e0       	ldi	r19, 0x00	; 0
    135a:	a0 e0       	ldi	r26, 0x00	; 0
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	30 97       	sbiw	r30, 0x00	; 0
    1360:	19 f1       	breq	.+70     	; 0x13a8 <malloc+0x6c>
    1362:	40 81       	ld	r20, Z
    1364:	51 81       	ldd	r21, Z+1	; 0x01
    1366:	02 81       	ldd	r16, Z+2	; 0x02
    1368:	13 81       	ldd	r17, Z+3	; 0x03
    136a:	48 17       	cp	r20, r24
    136c:	59 07       	cpc	r21, r25
    136e:	c8 f0       	brcs	.+50     	; 0x13a2 <malloc+0x66>
    1370:	84 17       	cp	r24, r20
    1372:	95 07       	cpc	r25, r21
    1374:	69 f4       	brne	.+26     	; 0x1390 <malloc+0x54>
    1376:	10 97       	sbiw	r26, 0x00	; 0
    1378:	31 f0       	breq	.+12     	; 0x1386 <malloc+0x4a>
    137a:	12 96       	adiw	r26, 0x02	; 2
    137c:	0c 93       	st	X, r16
    137e:	12 97       	sbiw	r26, 0x02	; 2
    1380:	13 96       	adiw	r26, 0x03	; 3
    1382:	1c 93       	st	X, r17
    1384:	27 c0       	rjmp	.+78     	; 0x13d4 <malloc+0x98>
    1386:	00 93 2c 03 	sts	0x032C, r16	; 0x80032c <__flp>
    138a:	10 93 2d 03 	sts	0x032D, r17	; 0x80032d <__flp+0x1>
    138e:	22 c0       	rjmp	.+68     	; 0x13d4 <malloc+0x98>
    1390:	21 15       	cp	r18, r1
    1392:	31 05       	cpc	r19, r1
    1394:	19 f0       	breq	.+6      	; 0x139c <malloc+0x60>
    1396:	42 17       	cp	r20, r18
    1398:	53 07       	cpc	r21, r19
    139a:	18 f4       	brcc	.+6      	; 0x13a2 <malloc+0x66>
    139c:	9a 01       	movw	r18, r20
    139e:	bd 01       	movw	r22, r26
    13a0:	ef 01       	movw	r28, r30
    13a2:	df 01       	movw	r26, r30
    13a4:	f8 01       	movw	r30, r16
    13a6:	db cf       	rjmp	.-74     	; 0x135e <malloc+0x22>
    13a8:	21 15       	cp	r18, r1
    13aa:	31 05       	cpc	r19, r1
    13ac:	f9 f0       	breq	.+62     	; 0x13ec <malloc+0xb0>
    13ae:	28 1b       	sub	r18, r24
    13b0:	39 0b       	sbc	r19, r25
    13b2:	24 30       	cpi	r18, 0x04	; 4
    13b4:	31 05       	cpc	r19, r1
    13b6:	80 f4       	brcc	.+32     	; 0x13d8 <malloc+0x9c>
    13b8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ba:	9b 81       	ldd	r25, Y+3	; 0x03
    13bc:	61 15       	cp	r22, r1
    13be:	71 05       	cpc	r23, r1
    13c0:	21 f0       	breq	.+8      	; 0x13ca <malloc+0x8e>
    13c2:	fb 01       	movw	r30, r22
    13c4:	93 83       	std	Z+3, r25	; 0x03
    13c6:	82 83       	std	Z+2, r24	; 0x02
    13c8:	04 c0       	rjmp	.+8      	; 0x13d2 <malloc+0x96>
    13ca:	90 93 2d 03 	sts	0x032D, r25	; 0x80032d <__flp+0x1>
    13ce:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <__flp>
    13d2:	fe 01       	movw	r30, r28
    13d4:	32 96       	adiw	r30, 0x02	; 2
    13d6:	44 c0       	rjmp	.+136    	; 0x1460 <malloc+0x124>
    13d8:	fe 01       	movw	r30, r28
    13da:	e2 0f       	add	r30, r18
    13dc:	f3 1f       	adc	r31, r19
    13de:	81 93       	st	Z+, r24
    13e0:	91 93       	st	Z+, r25
    13e2:	22 50       	subi	r18, 0x02	; 2
    13e4:	31 09       	sbc	r19, r1
    13e6:	39 83       	std	Y+1, r19	; 0x01
    13e8:	28 83       	st	Y, r18
    13ea:	3a c0       	rjmp	.+116    	; 0x1460 <malloc+0x124>
    13ec:	20 91 2a 03 	lds	r18, 0x032A	; 0x80032a <__brkval>
    13f0:	30 91 2b 03 	lds	r19, 0x032B	; 0x80032b <__brkval+0x1>
    13f4:	23 2b       	or	r18, r19
    13f6:	41 f4       	brne	.+16     	; 0x1408 <malloc+0xcc>
    13f8:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    13fc:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1400:	30 93 2b 03 	sts	0x032B, r19	; 0x80032b <__brkval+0x1>
    1404:	20 93 2a 03 	sts	0x032A, r18	; 0x80032a <__brkval>
    1408:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    140c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1410:	21 15       	cp	r18, r1
    1412:	31 05       	cpc	r19, r1
    1414:	41 f4       	brne	.+16     	; 0x1426 <malloc+0xea>
    1416:	2d b7       	in	r18, 0x3d	; 61
    1418:	3e b7       	in	r19, 0x3e	; 62
    141a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    141e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1422:	24 1b       	sub	r18, r20
    1424:	35 0b       	sbc	r19, r21
    1426:	e0 91 2a 03 	lds	r30, 0x032A	; 0x80032a <__brkval>
    142a:	f0 91 2b 03 	lds	r31, 0x032B	; 0x80032b <__brkval+0x1>
    142e:	e2 17       	cp	r30, r18
    1430:	f3 07       	cpc	r31, r19
    1432:	a0 f4       	brcc	.+40     	; 0x145c <malloc+0x120>
    1434:	2e 1b       	sub	r18, r30
    1436:	3f 0b       	sbc	r19, r31
    1438:	28 17       	cp	r18, r24
    143a:	39 07       	cpc	r19, r25
    143c:	78 f0       	brcs	.+30     	; 0x145c <malloc+0x120>
    143e:	ac 01       	movw	r20, r24
    1440:	4e 5f       	subi	r20, 0xFE	; 254
    1442:	5f 4f       	sbci	r21, 0xFF	; 255
    1444:	24 17       	cp	r18, r20
    1446:	35 07       	cpc	r19, r21
    1448:	48 f0       	brcs	.+18     	; 0x145c <malloc+0x120>
    144a:	4e 0f       	add	r20, r30
    144c:	5f 1f       	adc	r21, r31
    144e:	50 93 2b 03 	sts	0x032B, r21	; 0x80032b <__brkval+0x1>
    1452:	40 93 2a 03 	sts	0x032A, r20	; 0x80032a <__brkval>
    1456:	81 93       	st	Z+, r24
    1458:	91 93       	st	Z+, r25
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <malloc+0x124>
    145c:	e0 e0       	ldi	r30, 0x00	; 0
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	cf 01       	movw	r24, r30
    1462:	df 91       	pop	r29
    1464:	cf 91       	pop	r28
    1466:	1f 91       	pop	r17
    1468:	0f 91       	pop	r16
    146a:	08 95       	ret

0000146c <free>:
    146c:	cf 93       	push	r28
    146e:	df 93       	push	r29
    1470:	00 97       	sbiw	r24, 0x00	; 0
    1472:	09 f4       	brne	.+2      	; 0x1476 <free+0xa>
    1474:	81 c0       	rjmp	.+258    	; 0x1578 <free+0x10c>
    1476:	fc 01       	movw	r30, r24
    1478:	32 97       	sbiw	r30, 0x02	; 2
    147a:	13 82       	std	Z+3, r1	; 0x03
    147c:	12 82       	std	Z+2, r1	; 0x02
    147e:	a0 91 2c 03 	lds	r26, 0x032C	; 0x80032c <__flp>
    1482:	b0 91 2d 03 	lds	r27, 0x032D	; 0x80032d <__flp+0x1>
    1486:	10 97       	sbiw	r26, 0x00	; 0
    1488:	81 f4       	brne	.+32     	; 0x14aa <free+0x3e>
    148a:	20 81       	ld	r18, Z
    148c:	31 81       	ldd	r19, Z+1	; 0x01
    148e:	82 0f       	add	r24, r18
    1490:	93 1f       	adc	r25, r19
    1492:	20 91 2a 03 	lds	r18, 0x032A	; 0x80032a <__brkval>
    1496:	30 91 2b 03 	lds	r19, 0x032B	; 0x80032b <__brkval+0x1>
    149a:	28 17       	cp	r18, r24
    149c:	39 07       	cpc	r19, r25
    149e:	51 f5       	brne	.+84     	; 0x14f4 <free+0x88>
    14a0:	f0 93 2b 03 	sts	0x032B, r31	; 0x80032b <__brkval+0x1>
    14a4:	e0 93 2a 03 	sts	0x032A, r30	; 0x80032a <__brkval>
    14a8:	67 c0       	rjmp	.+206    	; 0x1578 <free+0x10c>
    14aa:	ed 01       	movw	r28, r26
    14ac:	20 e0       	ldi	r18, 0x00	; 0
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	ce 17       	cp	r28, r30
    14b2:	df 07       	cpc	r29, r31
    14b4:	40 f4       	brcc	.+16     	; 0x14c6 <free+0x5a>
    14b6:	4a 81       	ldd	r20, Y+2	; 0x02
    14b8:	5b 81       	ldd	r21, Y+3	; 0x03
    14ba:	9e 01       	movw	r18, r28
    14bc:	41 15       	cp	r20, r1
    14be:	51 05       	cpc	r21, r1
    14c0:	f1 f0       	breq	.+60     	; 0x14fe <free+0x92>
    14c2:	ea 01       	movw	r28, r20
    14c4:	f5 cf       	rjmp	.-22     	; 0x14b0 <free+0x44>
    14c6:	d3 83       	std	Z+3, r29	; 0x03
    14c8:	c2 83       	std	Z+2, r28	; 0x02
    14ca:	40 81       	ld	r20, Z
    14cc:	51 81       	ldd	r21, Z+1	; 0x01
    14ce:	84 0f       	add	r24, r20
    14d0:	95 1f       	adc	r25, r21
    14d2:	c8 17       	cp	r28, r24
    14d4:	d9 07       	cpc	r29, r25
    14d6:	59 f4       	brne	.+22     	; 0x14ee <free+0x82>
    14d8:	88 81       	ld	r24, Y
    14da:	99 81       	ldd	r25, Y+1	; 0x01
    14dc:	84 0f       	add	r24, r20
    14de:	95 1f       	adc	r25, r21
    14e0:	02 96       	adiw	r24, 0x02	; 2
    14e2:	91 83       	std	Z+1, r25	; 0x01
    14e4:	80 83       	st	Z, r24
    14e6:	8a 81       	ldd	r24, Y+2	; 0x02
    14e8:	9b 81       	ldd	r25, Y+3	; 0x03
    14ea:	93 83       	std	Z+3, r25	; 0x03
    14ec:	82 83       	std	Z+2, r24	; 0x02
    14ee:	21 15       	cp	r18, r1
    14f0:	31 05       	cpc	r19, r1
    14f2:	29 f4       	brne	.+10     	; 0x14fe <free+0x92>
    14f4:	f0 93 2d 03 	sts	0x032D, r31	; 0x80032d <__flp+0x1>
    14f8:	e0 93 2c 03 	sts	0x032C, r30	; 0x80032c <__flp>
    14fc:	3d c0       	rjmp	.+122    	; 0x1578 <free+0x10c>
    14fe:	e9 01       	movw	r28, r18
    1500:	fb 83       	std	Y+3, r31	; 0x03
    1502:	ea 83       	std	Y+2, r30	; 0x02
    1504:	49 91       	ld	r20, Y+
    1506:	59 91       	ld	r21, Y+
    1508:	c4 0f       	add	r28, r20
    150a:	d5 1f       	adc	r29, r21
    150c:	ec 17       	cp	r30, r28
    150e:	fd 07       	cpc	r31, r29
    1510:	61 f4       	brne	.+24     	; 0x152a <free+0xbe>
    1512:	80 81       	ld	r24, Z
    1514:	91 81       	ldd	r25, Z+1	; 0x01
    1516:	84 0f       	add	r24, r20
    1518:	95 1f       	adc	r25, r21
    151a:	02 96       	adiw	r24, 0x02	; 2
    151c:	e9 01       	movw	r28, r18
    151e:	99 83       	std	Y+1, r25	; 0x01
    1520:	88 83       	st	Y, r24
    1522:	82 81       	ldd	r24, Z+2	; 0x02
    1524:	93 81       	ldd	r25, Z+3	; 0x03
    1526:	9b 83       	std	Y+3, r25	; 0x03
    1528:	8a 83       	std	Y+2, r24	; 0x02
    152a:	e0 e0       	ldi	r30, 0x00	; 0
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	12 96       	adiw	r26, 0x02	; 2
    1530:	8d 91       	ld	r24, X+
    1532:	9c 91       	ld	r25, X
    1534:	13 97       	sbiw	r26, 0x03	; 3
    1536:	00 97       	sbiw	r24, 0x00	; 0
    1538:	19 f0       	breq	.+6      	; 0x1540 <free+0xd4>
    153a:	fd 01       	movw	r30, r26
    153c:	dc 01       	movw	r26, r24
    153e:	f7 cf       	rjmp	.-18     	; 0x152e <free+0xc2>
    1540:	8d 91       	ld	r24, X+
    1542:	9c 91       	ld	r25, X
    1544:	11 97       	sbiw	r26, 0x01	; 1
    1546:	9d 01       	movw	r18, r26
    1548:	2e 5f       	subi	r18, 0xFE	; 254
    154a:	3f 4f       	sbci	r19, 0xFF	; 255
    154c:	82 0f       	add	r24, r18
    154e:	93 1f       	adc	r25, r19
    1550:	20 91 2a 03 	lds	r18, 0x032A	; 0x80032a <__brkval>
    1554:	30 91 2b 03 	lds	r19, 0x032B	; 0x80032b <__brkval+0x1>
    1558:	28 17       	cp	r18, r24
    155a:	39 07       	cpc	r19, r25
    155c:	69 f4       	brne	.+26     	; 0x1578 <free+0x10c>
    155e:	30 97       	sbiw	r30, 0x00	; 0
    1560:	29 f4       	brne	.+10     	; 0x156c <free+0x100>
    1562:	10 92 2d 03 	sts	0x032D, r1	; 0x80032d <__flp+0x1>
    1566:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <__flp>
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <free+0x104>
    156c:	13 82       	std	Z+3, r1	; 0x03
    156e:	12 82       	std	Z+2, r1	; 0x02
    1570:	b0 93 2b 03 	sts	0x032B, r27	; 0x80032b <__brkval+0x1>
    1574:	a0 93 2a 03 	sts	0x032A, r26	; 0x80032a <__brkval>
    1578:	df 91       	pop	r29
    157a:	cf 91       	pop	r28
    157c:	08 95       	ret

0000157e <strnlen_P>:
    157e:	fc 01       	movw	r30, r24
    1580:	05 90       	lpm	r0, Z+
    1582:	61 50       	subi	r22, 0x01	; 1
    1584:	70 40       	sbci	r23, 0x00	; 0
    1586:	01 10       	cpse	r0, r1
    1588:	d8 f7       	brcc	.-10     	; 0x1580 <strnlen_P+0x2>
    158a:	80 95       	com	r24
    158c:	90 95       	com	r25
    158e:	8e 0f       	add	r24, r30
    1590:	9f 1f       	adc	r25, r31
    1592:	08 95       	ret

00001594 <memset>:
    1594:	dc 01       	movw	r26, r24
    1596:	01 c0       	rjmp	.+2      	; 0x159a <memset+0x6>
    1598:	6d 93       	st	X+, r22
    159a:	41 50       	subi	r20, 0x01	; 1
    159c:	50 40       	sbci	r21, 0x00	; 0
    159e:	e0 f7       	brcc	.-8      	; 0x1598 <memset+0x4>
    15a0:	08 95       	ret

000015a2 <strnlen>:
    15a2:	fc 01       	movw	r30, r24
    15a4:	61 50       	subi	r22, 0x01	; 1
    15a6:	70 40       	sbci	r23, 0x00	; 0
    15a8:	01 90       	ld	r0, Z+
    15aa:	01 10       	cpse	r0, r1
    15ac:	d8 f7       	brcc	.-10     	; 0x15a4 <strnlen+0x2>
    15ae:	80 95       	com	r24
    15b0:	90 95       	com	r25
    15b2:	8e 0f       	add	r24, r30
    15b4:	9f 1f       	adc	r25, r31
    15b6:	08 95       	ret

000015b8 <fputc>:
    15b8:	0f 93       	push	r16
    15ba:	1f 93       	push	r17
    15bc:	cf 93       	push	r28
    15be:	df 93       	push	r29
    15c0:	fb 01       	movw	r30, r22
    15c2:	23 81       	ldd	r18, Z+3	; 0x03
    15c4:	21 fd       	sbrc	r18, 1
    15c6:	03 c0       	rjmp	.+6      	; 0x15ce <fputc+0x16>
    15c8:	8f ef       	ldi	r24, 0xFF	; 255
    15ca:	9f ef       	ldi	r25, 0xFF	; 255
    15cc:	2c c0       	rjmp	.+88     	; 0x1626 <fputc+0x6e>
    15ce:	22 ff       	sbrs	r18, 2
    15d0:	16 c0       	rjmp	.+44     	; 0x15fe <fputc+0x46>
    15d2:	46 81       	ldd	r20, Z+6	; 0x06
    15d4:	57 81       	ldd	r21, Z+7	; 0x07
    15d6:	24 81       	ldd	r18, Z+4	; 0x04
    15d8:	35 81       	ldd	r19, Z+5	; 0x05
    15da:	42 17       	cp	r20, r18
    15dc:	53 07       	cpc	r21, r19
    15de:	44 f4       	brge	.+16     	; 0x15f0 <fputc+0x38>
    15e0:	a0 81       	ld	r26, Z
    15e2:	b1 81       	ldd	r27, Z+1	; 0x01
    15e4:	9d 01       	movw	r18, r26
    15e6:	2f 5f       	subi	r18, 0xFF	; 255
    15e8:	3f 4f       	sbci	r19, 0xFF	; 255
    15ea:	31 83       	std	Z+1, r19	; 0x01
    15ec:	20 83       	st	Z, r18
    15ee:	8c 93       	st	X, r24
    15f0:	26 81       	ldd	r18, Z+6	; 0x06
    15f2:	37 81       	ldd	r19, Z+7	; 0x07
    15f4:	2f 5f       	subi	r18, 0xFF	; 255
    15f6:	3f 4f       	sbci	r19, 0xFF	; 255
    15f8:	37 83       	std	Z+7, r19	; 0x07
    15fa:	26 83       	std	Z+6, r18	; 0x06
    15fc:	14 c0       	rjmp	.+40     	; 0x1626 <fputc+0x6e>
    15fe:	8b 01       	movw	r16, r22
    1600:	ec 01       	movw	r28, r24
    1602:	fb 01       	movw	r30, r22
    1604:	00 84       	ldd	r0, Z+8	; 0x08
    1606:	f1 85       	ldd	r31, Z+9	; 0x09
    1608:	e0 2d       	mov	r30, r0
    160a:	19 95       	eicall
    160c:	89 2b       	or	r24, r25
    160e:	e1 f6       	brne	.-72     	; 0x15c8 <fputc+0x10>
    1610:	d8 01       	movw	r26, r16
    1612:	16 96       	adiw	r26, 0x06	; 6
    1614:	8d 91       	ld	r24, X+
    1616:	9c 91       	ld	r25, X
    1618:	17 97       	sbiw	r26, 0x07	; 7
    161a:	01 96       	adiw	r24, 0x01	; 1
    161c:	17 96       	adiw	r26, 0x07	; 7
    161e:	9c 93       	st	X, r25
    1620:	8e 93       	st	-X, r24
    1622:	16 97       	sbiw	r26, 0x06	; 6
    1624:	ce 01       	movw	r24, r28
    1626:	df 91       	pop	r29
    1628:	cf 91       	pop	r28
    162a:	1f 91       	pop	r17
    162c:	0f 91       	pop	r16
    162e:	08 95       	ret

00001630 <__ultoa_invert>:
    1630:	fa 01       	movw	r30, r20
    1632:	aa 27       	eor	r26, r26
    1634:	28 30       	cpi	r18, 0x08	; 8
    1636:	51 f1       	breq	.+84     	; 0x168c <__ultoa_invert+0x5c>
    1638:	20 31       	cpi	r18, 0x10	; 16
    163a:	81 f1       	breq	.+96     	; 0x169c <__ultoa_invert+0x6c>
    163c:	e8 94       	clt
    163e:	6f 93       	push	r22
    1640:	6e 7f       	andi	r22, 0xFE	; 254
    1642:	6e 5f       	subi	r22, 0xFE	; 254
    1644:	7f 4f       	sbci	r23, 0xFF	; 255
    1646:	8f 4f       	sbci	r24, 0xFF	; 255
    1648:	9f 4f       	sbci	r25, 0xFF	; 255
    164a:	af 4f       	sbci	r26, 0xFF	; 255
    164c:	b1 e0       	ldi	r27, 0x01	; 1
    164e:	3e d0       	rcall	.+124    	; 0x16cc <__ultoa_invert+0x9c>
    1650:	b4 e0       	ldi	r27, 0x04	; 4
    1652:	3c d0       	rcall	.+120    	; 0x16cc <__ultoa_invert+0x9c>
    1654:	67 0f       	add	r22, r23
    1656:	78 1f       	adc	r23, r24
    1658:	89 1f       	adc	r24, r25
    165a:	9a 1f       	adc	r25, r26
    165c:	a1 1d       	adc	r26, r1
    165e:	68 0f       	add	r22, r24
    1660:	79 1f       	adc	r23, r25
    1662:	8a 1f       	adc	r24, r26
    1664:	91 1d       	adc	r25, r1
    1666:	a1 1d       	adc	r26, r1
    1668:	6a 0f       	add	r22, r26
    166a:	71 1d       	adc	r23, r1
    166c:	81 1d       	adc	r24, r1
    166e:	91 1d       	adc	r25, r1
    1670:	a1 1d       	adc	r26, r1
    1672:	20 d0       	rcall	.+64     	; 0x16b4 <__ultoa_invert+0x84>
    1674:	09 f4       	brne	.+2      	; 0x1678 <__ultoa_invert+0x48>
    1676:	68 94       	set
    1678:	3f 91       	pop	r19
    167a:	2a e0       	ldi	r18, 0x0A	; 10
    167c:	26 9f       	mul	r18, r22
    167e:	11 24       	eor	r1, r1
    1680:	30 19       	sub	r19, r0
    1682:	30 5d       	subi	r19, 0xD0	; 208
    1684:	31 93       	st	Z+, r19
    1686:	de f6       	brtc	.-74     	; 0x163e <__ultoa_invert+0xe>
    1688:	cf 01       	movw	r24, r30
    168a:	08 95       	ret
    168c:	46 2f       	mov	r20, r22
    168e:	47 70       	andi	r20, 0x07	; 7
    1690:	40 5d       	subi	r20, 0xD0	; 208
    1692:	41 93       	st	Z+, r20
    1694:	b3 e0       	ldi	r27, 0x03	; 3
    1696:	0f d0       	rcall	.+30     	; 0x16b6 <__ultoa_invert+0x86>
    1698:	c9 f7       	brne	.-14     	; 0x168c <__ultoa_invert+0x5c>
    169a:	f6 cf       	rjmp	.-20     	; 0x1688 <__ultoa_invert+0x58>
    169c:	46 2f       	mov	r20, r22
    169e:	4f 70       	andi	r20, 0x0F	; 15
    16a0:	40 5d       	subi	r20, 0xD0	; 208
    16a2:	4a 33       	cpi	r20, 0x3A	; 58
    16a4:	18 f0       	brcs	.+6      	; 0x16ac <__ultoa_invert+0x7c>
    16a6:	49 5d       	subi	r20, 0xD9	; 217
    16a8:	31 fd       	sbrc	r19, 1
    16aa:	40 52       	subi	r20, 0x20	; 32
    16ac:	41 93       	st	Z+, r20
    16ae:	02 d0       	rcall	.+4      	; 0x16b4 <__ultoa_invert+0x84>
    16b0:	a9 f7       	brne	.-22     	; 0x169c <__ultoa_invert+0x6c>
    16b2:	ea cf       	rjmp	.-44     	; 0x1688 <__ultoa_invert+0x58>
    16b4:	b4 e0       	ldi	r27, 0x04	; 4
    16b6:	a6 95       	lsr	r26
    16b8:	97 95       	ror	r25
    16ba:	87 95       	ror	r24
    16bc:	77 95       	ror	r23
    16be:	67 95       	ror	r22
    16c0:	ba 95       	dec	r27
    16c2:	c9 f7       	brne	.-14     	; 0x16b6 <__ultoa_invert+0x86>
    16c4:	00 97       	sbiw	r24, 0x00	; 0
    16c6:	61 05       	cpc	r22, r1
    16c8:	71 05       	cpc	r23, r1
    16ca:	08 95       	ret
    16cc:	9b 01       	movw	r18, r22
    16ce:	ac 01       	movw	r20, r24
    16d0:	0a 2e       	mov	r0, r26
    16d2:	06 94       	lsr	r0
    16d4:	57 95       	ror	r21
    16d6:	47 95       	ror	r20
    16d8:	37 95       	ror	r19
    16da:	27 95       	ror	r18
    16dc:	ba 95       	dec	r27
    16de:	c9 f7       	brne	.-14     	; 0x16d2 <__ultoa_invert+0xa2>
    16e0:	62 0f       	add	r22, r18
    16e2:	73 1f       	adc	r23, r19
    16e4:	84 1f       	adc	r24, r20
    16e6:	95 1f       	adc	r25, r21
    16e8:	a0 1d       	adc	r26, r0
    16ea:	08 95       	ret

000016ec <_exit>:
    16ec:	f8 94       	cli

000016ee <__stop_program>:
    16ee:	ff cf       	rjmp	.-2      	; 0x16ee <__stop_program>
