 -osyn  /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs  -hdllog  /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synlog/matmul_compiler.srr  -encrypt  -mp  4  -prodtype  synplify_premier  -licensetype  synplifypremierdp  -distcompmode 1 -verification_mode 0  -verilog  -prodtype  synplify_premier  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver   -I /home/sfs6562/CE495-Digital-design-and-Verification/HW2/  -I /vol/synopsys/fpga/O-2018.09-SP1/lib   -sysv  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -encrypt  -pro  -dmgen  /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/dm  -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -fast_synthesis 0  -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/Top.sv -lib work -fsysv /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/bram.sv  -jobname  "compiler" 