
**Mixed_Signal_FPGA_RISCV**

<\br>![1_tlv_to_verilog](https://user-images.githubusercontent.com/66528639/171022536-90058c02-4512-4af4-93e2-0043f8a71ea1.jpg)
<\br>TLV file to verilog file Conversion
<\br>
<\br>![2_top_module](https://user-images.githubusercontent.com/66528639/171022609-6aa87fee-811c-491d-aa98-b081e882e6d2.jpg)
<\br>Top module of Design
<\br>
<\br>![3_Simulation_gtk](https://user-images.githubusercontent.com/66528639/171022718-478e4136-36f8-4b36-a396-7b2d23b969f2.jpg)
<\br>Simulation results in GTK
<\br>
<\br>![4_Simulation_gtk_analog](https://user-images.githubusercontent.com/66528639/171022892-9b880e1f-8329-47b9-af67-6ea134d4b02a.jpg)
<\br>Simulation GTK results analog
<\br>![5_vivado_Simulation](https://user-images.githubusercontent.com/66528639/171023058-52fe84e8-ec7f-4f86-ae2f-9b6e0b1b17ea.jpg)
<\br>Viavdo Simulation result
<\br>![6_Instatitation_CLK_ILA](https://user-images.githubusercontent.com/66528639/171023126-d72bb975-5933-43cd-a436-c9b218885357.jpg)
<\br>CLK and ILA insitilazation
<\br>![7_Clk_wiz_IP](https://user-images.githubusercontent.com/66528639/171023217-f1937452-8a39-4472-8b1c-98182a3a89de.jpg)
<\br>IP_CLK_wiz
<\br>![8_clocking_options](https://user-images.githubusercontent.com/66528639/171023343-54e682e8-3413-47f3-8837-dd7f3028a1d0.jpg)
<\br>Clocking Option
<\br>![9_PLL_setting](https://user-images.githubusercontent.com/66528639/171023386-2740fd80-c024-4bc5-b373-4b1b3779f07e.jpg)
<\br>PLL setting
<\br>![10_ILA_Setting](https://user-images.githubusercontent.com/66528639/171023520-ed104273-9907-4fc8-9eb9-efacf253cdc2.jpg)
<\br>ILA Setting
<\br>![10_ILA_Setting_1](https://user-images.githubusercontent.com/66528639/171023564-28d83c55-057b-4c43-8e74-00fc95a3a805.jpg)
<\br>ILA Setting Clock
<\br>![11_Simulation_output](https://user-images.githubusercontent.com/66528639/171023614-f098c032-9be4-4e94-ad12-d8fa861a284d.jpg)<\br>Simulation using Vivado
<\br>![12_Timing_violations](https://user-images.githubusercontent.com/66528639/171023712-4fc8d545-d915-4e41-bcd6-a9cbbf4462c0.jpg)
<\br>Timing Violations
<\br>![13_Path_resetting](https://user-images.githubusercontent.com/66528639/171023737-8bf39321-a96d-47d5-beb6-d4c99c6c5288.jpg)
<\br>Timing Violations removed by path resetting

