---
layout: main
title: x86 instruction reference
---
<h2>x86 instruction reference</h2>
<p>This is (will be) an unofficial online version of the Intel IA-32 and Intel 64
instruction set reference. Differences with the amd64 specification will be noted where
applicable.</p>

<p><b>This page is incomplete</b> (<i>obviously</i>). You can be patient and wait, or throw cash
or a six-pack of beer my way and I will put some more hours into it.</p>


<input type="search" class="table-filter" data-table="reference" placeholder="Search instruction(s)" id="filter-box" autofocus="autofocus" />
<br />

<table class="reference table">
	<thead>
		<tr>
			<th>Instruction</th>
			<th>Description</th>
		</tr>
	</thead>
	<tbody>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAA.html" data-fluidbox><img src="" alt=""/>AAA</a>
		</td>
		<td>
			ASCII Adjust After Addition
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAD.html">AAD</a>
		</td>
		<td>
			ASCII Adjust AX Before Division
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAM.html">AAM</a>
		</td>
		<td>
			ASCII Adjust AX After Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAS.html">AAS</a>
		</td>
		<td>
			ASCII Adjust AL After Subtraction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADD.html">ADD</a>
		</td>
		<td>
			Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDPD.html">ADDPD</a>
		</td>
		<td>
			Add Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDPS.html">ADDPS</a>
		</td>
		<td>
			Add Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSD.html">ADDSD</a>
		</td>
		<td>
			Add Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSS.html">ADDSS</a>
		</td>
		<td>
			Add Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSUBPD.html">ADDSUBPD</a>
		</td>
		<td>
			Packed Double-FP Add/Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSUBPS.html">ADDSUBPS</a>
		</td>
		<td>
			Packed Single-FP Add/Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESDEC.html">AESDEC</a>
		</td>
		<td>
			Perform One Round of an AES Decryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESDECLAST.html">AESDECLAST</a>
		</td>
		<td>
			Perform Last Round of an AES Decryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESENC.html">AESENC</a>
		</td>
		<td>
			Perform One Round of an AES Encryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESENCLAST.html">AESENCLAST</a>
		</td>
		<td>
			Perform Last Round of an AES Encryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESIMC.html">AESIMC</a>
		</td>
		<td>
			Perform the AES InvMixColumn Transformation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESKEYGENASSIST.html">AESKEYGENASSIST</a>
		</td>
		<td>
			AES Round Key Generation Assist
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDNPD.html">ANDNPD</a>
		</td>
		<td>
			Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDNPS.html">ANDNPS</a>
		</td>
		<td>
			Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDPD.html">ANDPD</a>
		</td>
		<td>
			Bitwise Logical AND of Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDPS.html">ANDPS</a>
		</td>
		<td>
			Bitwise Logical AND of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ARPL.html">ARPL</a>
		</td>
		<td>
			Adjust RPL Field of Segment Selector
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDPD.html">BLENDPD</a>
		</td>
		<td>
			Blend Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDPS.html">BLENDPS</a>
		</td>
		<td>
			Blend Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDVPD.html">BLENDVPD</a>
		</td>
		<td>
			Variable Blend Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDVPS.html">BLENDVPS</a>
		</td>
		<td>
			Variable Blend Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BOUND.html">BOUND</a>
		</td>
		<td>
			Check Array Index Against Bounds
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSF.html">BSF</a>
		</td>
		<td>
			Bit Scan Forward
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSR.html">BSR</a>
		</td>
		<td>
			Bit Scan Reverse
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSWAP.html">BSWAP</a>
		</td>
		<td>
			Byte Swap
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BT.html">BT</a>
		</td>
		<td>
			Bit Test
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTC.html">BTC</a>
		</td>
		<td>
			Bit Test and Complement
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTR.html">BTR</a>
		</td>
		<td>
			Bit Test and Reset
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTS.html">BTS</a>
		</td>
		<td>
			Bit Test and Set
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CALL.html">CALL</a>
		</td>
		<td>
			Call Procedure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CBW%2FCWDE%2FCDQE.html">CBW/CWDE/CDQE</a>
		</td>
		<td>
			Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLC.html">CLC</a>
		</td>
		<td>
			Clear Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLD.html">CLD</a>
		</td>
		<td>
			Clear Direction Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLFLUSH.html">CLFLUSH</a>
		</td>
		<td>
			Flush Cache Line
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLI.html">CLI</a>
		</td>
		<td>
			Clear Interrupt Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLTS.html">CLTS</a>
		</td>
		<td>
			Clear Task-Switched Flag in CR0
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMC.html">CMC</a>
		</td>
		<td>
			Complement Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMOVcc.html">CMOVcc</a>
		</td>
		<td>
			Conditional Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMP.html">CMP</a>
		</td>
		<td>
			Compare Two Operands
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPPD.html">CMPPD</a>
		</td>
		<td>
			Compare Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPPS.html">CMPPS</a>
		</td>
		<td>
			Compare Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPS%2FCMPSB%2FCMPSW%2FCMPSD%2FCMPSQ.html">CMPS/CMPSB/CMPSW/CMPSD/CMPSQ</a>
		</td>
		<td>
			Compare String Operands
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPSS.html">CMPSS</a>
		</td>
		<td>
			Compare Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPXCHG.html">CMPXCHG</a>
		</td>
		<td>
			Compare and Exchange
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPXCHG8B%2FCMPXCHG16B.html">CMPXCHG8B/CMPXCHG16B</a>
		</td>
		<td>
			Compare and Exchange Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/COMISS.html">COMISS</a>
		</td>
		<td>
			Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CPUID.html">CPUID</a>
		</td>
		<td>
			CPU Identification
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CRC32.html">CRC32</a>
		</td>
		<td>
			Accumulate CRC32 Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTDQ2PD.html">CVTDQ2PD</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTDQ2PS.html">CVTDQ2PS</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2DQ.html">CVTPD2DQ</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2PI.html">CVTPD2PI</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2PS.html">CVTPD2PS</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPI2PD.html">CVTPI2PD</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPI2PS.html">CVTPI2PS</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2DQ.html">CVTPS2DQ</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2PD.html">CVTPS2PD</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2PI.html">CVTPS2PI</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSD2SI.html">CVTSD2SI</a>
		</td>
		<td>
			Convert Scalar Double-Precision FP Value to Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSD2SS.html">CVTSD2SS</a>
		</td>
		<td>
			Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSI2SD.html">CVTSI2SD</a>
		</td>
		<td>
			Convert Dword Integer to Scalar Double-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSI2SS.html">CVTSI2SS</a>
		</td>
		<td>
			Convert Dword Integer to Scalar Single-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSS2SD.html">CVTSS2SD</a>
		</td>
		<td>
			Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSS2SI.html">CVTSS2SI</a>
		</td>
		<td>
			Convert Scalar Single-Precision FP Value to Dword Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPD2DQ.html">CVTTPD2DQ</a>
		</td>
		<td>
			Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPD2PI.html">CVTTPD2PI</a>
		</td>
		<td>
			Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPS2DQ.html">CVTTPS2DQ</a>
		</td>
		<td>
			Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPS2PI.html">CVTTPS2PI</a>
		</td>
		<td>
			Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTSD2SI.html">CVTTSD2SI</a>
		</td>
		<td>
			Convert with Truncation Scalar Double-Precision FP Value to Signed Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTSS2SI.html">CVTTSS2SI</a>
		</td>
		<td>
			Convert with Truncation Scalar Single-Precision FP Value to Dword Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CWD%2FCDQ%2FCQO.html">CWD/CDQ/CQO</a>
		</td>
		<td>
			Convert Word to Doubleword/Convert Doubleword to Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DAA.html">DAA</a>
		</td>
		<td>
			Decimal Adjust AL after Addition
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DAS.html">DAS</a>
		</td>
		<td>
			Decimal Adjust AL after Subtraction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DEC.html">DEC</a>
		</td>
		<td>
			Decrement by 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIV.html">DIV</a>
		</td>
		<td>
			Unsigned Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVPD.html">DIVPD</a>
		</td>
		<td>
			Divide Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVPS.html">DIVPS</a>
		</td>
		<td>
			Divide Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVSD.html">DIVSD</a>
		</td>
		<td>
			Divide Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVSS.html">DIVSS</a>
		</td>
		<td>
			Divide Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DPPD.html">DPPD</a>
		</td>
		<td>
			Dot Product of Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DPPS.html">DPPS</a>
		</td>
		<td>
			Dot Product of Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/EMMS.html">EMMS</a>
		</td>
		<td>
			Empty MMX Technology State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ENTER.html">ENTER</a>
		</td>
		<td>
			Make Stack Frame for Procedure Parameters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/EXTRACTPS.html">EXTRACTPS</a>
		</td>
		<td>
			Extract Packed Single Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/F2XM1.html">F2XM1</a>
		</td>
		<td>
			Calculate 2<sup>x</sup> - 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FABS.html">FABS</a>
		</td>
		<td>
			Absolute Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FADD%2FFADDP%2FFIADD.html">FADD/FADDP/FIADD</a>
		</td>
		<td>
			Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FBLD.html">FBLD</a>
		</td>
		<td>
			Load Binary Coded Decimal
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FBSTP.html">FBSTP</a>
		</td>
		<td>
			Store BCD Integer and Pop
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCHS.html">FCHS</a>
		</td>
		<td>
			Change Sign
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCLEX%2FFNCLEX.html">FCLEX/FNCLEX</a>
		</td>
		<td>
			Clear Exceptions
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCMOVcc.html">FCMOVcc</a>
		</td>
		<td>
			Floating-Point Conditional Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCOMI%2FFCOMIP%2FFUCOMI%2FFUCOMIP.html">FCOMI/FCOMIP/FUCOMI/FUCOMIP</a>
		</td>
		<td>
			Compare Floating Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDECSTP.html">FDECSTP</a>
		</td>
		<td>
			Decrement Stack-Top Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDIV%2FFDIVP%2FFIDIV.html">FDIV/FDIVP/FIDIV</a>
		</td>
		<td>
			Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDIVR%2FFDIVRP%2FFIDIVR.html">FDIVR/FDIVRP/FIDIVR</a>
		</td>
		<td>
			Reverse Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FICOM%2FFICOMP.html">FICOM/FICOMP</a>
		</td>
		<td>
			Compare Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FILD.html">FILD</a>
		</td>
		<td>
			Load Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FINCSTP.html">FINCSTP</a>
		</td>
		<td>
			Increment Stack-Top Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FINIT%2FFNINIT.html">FINIT/FNINIT</a>
		</td>
		<td>
			Initialize Floating-Point Unit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FIST%2FFISTP.html">FIST/FISTP</a>
		</td>
		<td>
			Store Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FISTTP.html">FISTTP</a>
		</td>
		<td>
			Store Integer with Truncation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLD.html">FLD</a>
		</td>
		<td>
			Load Floating Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLDnnn.html">FLDnnn</a>
		</td>
		<td>
			Load Constant
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLDENV.html">FLDENV</a>
		</td>
		<td>
			Load x87 FPU Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FMUL%2FFMULP%2FFIMUL.html">FMUL/FMULP/FIMUL</a>
		</td>
		<td>
			Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FNOP.html">FNOP</a>
		</td>
		<td>
			No Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPATAN.html">FPATAN</a>
		</td>
		<td>
			Partial Arctangent
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPREM.html">FPREM</a>
		</td>
		<td>
			Partial Remainder
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPREM1.html">FPREM1</a>
		</td>
		<td>
			Partial Remainder
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPTAN.html">FPTAN</a>
		</td>
		<td>
			Partial Tangent
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FRNDINT.html">FRNDINT</a>
		</td>
		<td>
			Round to Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FRSTOR.html">FRSTOR</a>
		</td>
		<td>
			Restore x87 FPU State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSAVE%2FFNSAVE.html">FSAVE/FNSAVE</a>
		</td>
		<td>
			Store x87 FPU State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSCALE.html">FSCALE</a>
		</td>
		<td>
			Scale
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSIN.html">FSIN</a>
		</td>
		<td>
			Sine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSINCOS.html">FSINCOS</a>
		</td>
		<td>
			Sine and Cosine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSQRT.html">FSQRT</a>
		</td>
		<td>
			Square Root
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FST%2FFSTP.html">FST/FSTP</a>
		</td>
		<td>
			Store Floating Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTCW%2FFNSTCW.html">FSTCW/FNSTCW</a>
		</td>
		<td>
			Store x87 FPU Control Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTENV%2FFNSTENV.html">FSTENV/FNSTENV</a>
		</td>
		<td>
			Store x87 FPU Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTSW%2FFNSTSW.html">FSTSW/FNSTSW</a>
		</td>
		<td>
			Store x87 FPU Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSUB%2FFSUBP%2FFISUB.html">FSUB/FSUBP/FISUB</a>
		</td>
		<td>
			Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSUBR%2FFSUBRP%2FFISUBR.html">FSUBR/FSUBRP/FISUBR</a>
		</td>
		<td>
			Reverse Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FTST.html">FTST</a>
		</td>
		<td>
			TEST
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FUCOM%2FFUCOMP%2FFUCOMPP.html">FUCOM/FUCOMP/FUCOMPP</a>
		</td>
		<td>
			Unordered Compare Floating Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXCH.html">FXCH</a>
		</td>
		<td>
			Exchange Register Contents
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXRSTOR.html">FXRSTOR</a>
		</td>
		<td>
			Restore x87 FPU, MMX , XMM, and MXCSR State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXSAVE.html">FXSAVE</a>
		</td>
		<td>
			Save x87 FPU, MMX Technology, and SSE State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXTRACT.html">FXTRACT</a>
		</td>
		<td>
			Extract Exponent and Significand
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FYL2X.html">FYL2X</a>
		</td>
		<td>
			Calculate y × log<sub>2</sub>(x)
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FYL2XP1.html">FYL2XP1</a>
		</td>
		<td>
			Calculate y × log<sub>2</sub>(x + 1)
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BCAPABILITIES%5D.html">GETSEC[CAPABILITIES]</a>
		</td>
		<td>
			Report the SMX Capabilities
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BENTERACCS%5D.html">GETSEC[ENTERACCS]</a>
		</td>
		<td>
			Execute Authenticated Chipset Code
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BPARAMETERS%5D.html">GETSEC[PARAMETERS]</a>
		</td>
		<td>
			Report the SMX Parameters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSENTER%5D.html">GETSEC[SENTER]</a>
		</td>
		<td>
			Enter a Measured Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSEXIT%5D.html">GETSEC[SEXIT]</a>
		</td>
		<td>
			Exit Measured Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSMCTRL%5D.html">GETSEC[SMCTRL]</a>
		</td>
		<td>
			SMX Mode Control
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BWAKEUP%5D.html">GETSEC[WAKEUP]</a>
		</td>
		<td>
			Wake up sleeping processors in measured environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HADDPD.html">HADDPD</a>
		</td>
		<td>
			Packed Double-FP Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HADDPS.html">HADDPS</a>
		</td>
		<td>
			Packed Single-FP Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HLT.html">HLT</a>
		</td>
		<td>
			Halt
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HSUBPD.html">HSUBPD</a>
		</td>
		<td>
			Packed Double-FP Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HSUBPS.html">HSUBPS</a>
		</td>
		<td>
			Packed Single-FP Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IDIV.html">IDIV</a>
		</td>
		<td>
			Signed Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IMUL.html">IMUL</a>
		</td>
		<td>
			Signed Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IN.html">IN</a>
		</td>
		<td>
			Input from Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INC.html">INC</a>
		</td>
		<td>
			Increment by 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INS%2FINSB%2FINSW%2FINSD.html">INS/INSB/INSW/INSD</a>
		</td>
		<td>
			Input from Port to String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INSERTPS.html">INSERTPS</a>
		</td>
		<td>
			Insert Packed Single Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INT%20n%2FINTO%2FINT%203.html">INT n/INTO/INT 3</a>
		</td>
		<td>
			Call to Interrupt Procedure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVD.html">INVD</a>
		</td>
		<td>
			Invalidate Internal Caches
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVEPT.html">INVEPT</a>
		</td>
		<td>
			Invalidate Translations Derived from EPT
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVLPG.html">INVLPG</a>
		</td>
		<td>
			Invalidate TLB Entry
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVVPID.html">INVVPID</a>
		</td>
		<td>
			Invalidate Translations Based on VPID
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IRET%2FIRETD.html">IRET/IRETD</a>
		</td>
		<td>
			Interrupt Return
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/JMP.html">JMP</a>
		</td>
		<td>
			Jump
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/Jcc.html">Jcc</a>
		</td>
		<td>
			Jump if Condition Is Met
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LAHF.html">LAHF</a>
		</td>
		<td>
			Load Status Flags into AH Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LAR.html">LAR</a>
		</td>
		<td>
			Load Access Rights Byte
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDDQU.html">LDDQU</a>
		</td>
		<td>
			Load Unaligned Integer 128 Bits
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDMXCSR.html">LDMXCSR</a>
		</td>
		<td>
			Load MXCSR Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDS%2FLES%2FLFS%2FLGS%2FLSS.html">LDS/LES/LFS/LGS/LSS</a>
		</td>
		<td>
			Load Far Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LEAVE.html">LEAVE</a>
		</td>
		<td>
			High Level Procedure Exit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LFENCE.html">LFENCE</a>
		</td>
		<td>
			Load Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LGDT%2FLIDT.html">LGDT/LIDT</a>
		</td>
		<td>
			Load Global/Interrupt Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LLDT.html">LLDT</a>
		</td>
		<td>
			Load Local Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LMSW.html">LMSW</a>
		</td>
		<td>
			Load Machine Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LOCK.html">LOCK</a>
		</td>
		<td>
			Assert LOCK# Signal Prefix
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LODS%2FLODSB%2FLODSW%2FLODSD%2FLODSQ.html">LODS/LODSB/LODSW/LODSD/LODSQ</a>
		</td>
		<td>
			Load String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LSL.html">LSL</a>
		</td>
		<td>
			Load Segment Limit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LTR.html">LTR</a>
		</td>
		<td>
			Load Task Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MASKMOVDQU.html">MASKMOVDQU</a>
		</td>
		<td>
			Store Selected Bytes of Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MASKMOVQ.html">MASKMOVQ</a>
		</td>
		<td>
			Store Selected Bytes of Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXPD.html">MAXPD</a>
		</td>
		<td>
			Return Maximum Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXPS.html">MAXPS</a>
		</td>
		<td>
			Return Maximum Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXSD.html">MAXSD</a>
		</td>
		<td>
			Return Maximum Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXSS.html">MAXSS</a>
		</td>
		<td>
			Return Maximum Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MFENCE.html">MFENCE</a>
		</td>
		<td>
			Memory Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINPD.html">MINPD</a>
		</td>
		<td>
			Return Minimum Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINPS.html">MINPS</a>
		</td>
		<td>
			Return Minimum Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINSD.html">MINSD</a>
		</td>
		<td>
			Return Minimum Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINSS.html">MINSS</a>
		</td>
		<td>
			Return Minimum Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MONITOR.html">MONITOR</a>
		</td>
		<td>
			Set Up Monitor Address
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV.html">MOV</a>
		</td>
		<td>
			Move to/from Control Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV.html">MOV</a>
		</td>
		<td>
			Move to/from Debug Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV.html">MOV</a>
		</td>
		<td>
			Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVAPD.html">MOVAPD</a>
		</td>
		<td>
			Move Aligned Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVAPS.html">MOVAPS</a>
		</td>
		<td>
			Move Aligned Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVBE.html">MOVBE</a>
		</td>
		<td>
			Move Data After Swapping Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVD%2FMOVQ.html">MOVD/MOVQ</a>
		</td>
		<td>
			Move Doubleword/Move Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDDUP.html">MOVDDUP</a>
		</td>
		<td>
			Move One Double-FP and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQ2Q.html">MOVDQ2Q</a>
		</td>
		<td>
			Move Quadword from XMM to MMX Technology Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQA.html">MOVDQA</a>
		</td>
		<td>
			Move Aligned Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQU.html">MOVDQU</a>
		</td>
		<td>
			Move Unaligned Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHLPS.html">MOVHLPS</a>
		</td>
		<td>
			Move Packed Single-Precision Floating-Point Values High to Low
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHPD.html">MOVHPD</a>
		</td>
		<td>
			Move High Packed Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHPS.html">MOVHPS</a>
		</td>
		<td>
			Move High Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLHPS.html">MOVLHPS</a>
		</td>
		<td>
			Move Packed Single-Precision Floating-Point Values Low to High
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLPD.html">MOVLPD</a>
		</td>
		<td>
			Move Low Packed Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLPS.html">MOVLPS</a>
		</td>
		<td>
			Move Low Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVMSKPD.html">MOVMSKPD</a>
		</td>
		<td>
			Extract Packed Double-Precision Floating-Point Sign Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVMSKPS.html">MOVMSKPS</a>
		</td>
		<td>
			Extract Packed Single-Precision Floating-Point Sign Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTDQ.html">MOVNTDQ</a>
		</td>
		<td>
			Store Double Quadword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTDQA.html">MOVNTDQA</a>
		</td>
		<td>
			Load Double Quadword Non-Temporal Aligned Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTI.html">MOVNTI</a>
		</td>
		<td>
			Store Doubleword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTPD.html">MOVNTPD</a>
		</td>
		<td>
			Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTPS.html">MOVNTPS</a>
		</td>
		<td>
			Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTQ.html">MOVNTQ</a>
		</td>
		<td>
			Store of Quadword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVQ.html">MOVQ</a>
		</td>
		<td>
			Move Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVQ2DQ.html">MOVQ2DQ</a>
		</td>
		<td>
			Move Quadword from MMX Technology to XMM Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVS%2FMOVSB%2FMOVSW%2FMOVSD%2FMOVSQ.html">MOVS/MOVSB/MOVSW/MOVSD/MOVSQ</a>
		</td>
		<td>
			Move Data from String to String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSHDUP.html">MOVSHDUP</a>
		</td>
		<td>
			Move Packed Single-FP High and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSLDUP.html">MOVSLDUP</a>
		</td>
		<td>
			Move Packed Single-FP Low and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSS.html">MOVSS</a>
		</td>
		<td>
			Move Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSX%2FMOVSXD.html">MOVSX/MOVSXD</a>
		</td>
		<td>
			Move with Sign-Extension
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVUPD.html">MOVUPD</a>
		</td>
		<td>
			Move Unaligned Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVUPS.html">MOVUPS</a>
		</td>
		<td>
			Move Unaligned Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVZX.html">MOVZX</a>
		</td>
		<td>
			Move with Zero-Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MPSADBW.html">MPSADBW</a>
		</td>
		<td>
			Compute Multiple Packed Sums of Absolute Difference
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MUL.html">MUL</a>
		</td>
		<td>
			Unsigned Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULPD.html">MULPD</a>
		</td>
		<td>
			Multiply Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULPS.html">MULPS</a>
		</td>
		<td>
			Multiply Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULSD.html">MULSD</a>
		</td>
		<td>
			Multiply Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULSS.html">MULSS</a>
		</td>
		<td>
			Multiply Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MWAIT.html">MWAIT</a>
		</td>
		<td>
			Monitor Wait
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NEG.html">NEG</a>
		</td>
		<td>
			Two's Complement Negation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NOP.html">NOP</a>
		</td>
		<td>
			No Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NOT.html">NOT</a>
		</td>
		<td>
			One's Complement Negation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OR.html">OR</a>
		</td>
		<td>
			Logical Inclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ORPD.html">ORPD</a>
		</td>
		<td>
			Bitwise Logical OR of Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ORPS.html">ORPS</a>
		</td>
		<td>
			Bitwise Logical OR of Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OUT.html">OUT</a>
		</td>
		<td>
			Output to Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OUTS%2FOUTSB%2FOUTSW%2FOUTSD.html">OUTS/OUTSB/OUTSW/OUTSD</a>
		</td>
		<td>
			Output String to Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PABSB%2FPABSW%2FPABSD.html">PABSB/PABSW/PABSD</a>
		</td>
		<td>
			Packed Absolute Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PACKUSDW.html">PACKUSDW</a>
		</td>
		<td>
			Pack with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PACKUSWB.html">PACKUSWB</a>
		</td>
		<td>
			Pack with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDB%2FPADDW%2FPADDD.html">PADDB/PADDW/PADDD</a>
		</td>
		<td>
			Add Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDQ.html">PADDQ</a>
		</td>
		<td>
			Add Packed Quadword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDSB%2FPADDSW.html">PADDSB/PADDSW</a>
		</td>
		<td>
			Add Packed Signed Integers with Signed Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDUSB%2FPADDUSW.html">PADDUSB/PADDUSW</a>
		</td>
		<td>
			Add Packed Unsigned Integers with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PALIGNR.html">PALIGNR</a>
		</td>
		<td>
			Packed Align Right
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAND.html">PAND</a>
		</td>
		<td>
			Logical AND
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PANDN.html">PANDN</a>
		</td>
		<td>
			Logical AND NOT
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAUSE.html">PAUSE</a>
		</td>
		<td>
			Spin Loop Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAVGB%2FPAVGW.html">PAVGB/PAVGW</a>
		</td>
		<td>
			Average Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PBLENDVB.html">PBLENDVB</a>
		</td>
		<td>
			Variable Blend Packed Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PBLENDW.html">PBLENDW</a>
		</td>
		<td>
			Blend Packed Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCLMULQDQ.html">PCLMULQDQ</a>
		</td>
		<td>
			Carry-Less Multiplication Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPEQB%2FPCMPEQW%2FPCMPEQD.html">PCMPEQB/PCMPEQW/PCMPEQD</a>
		</td>
		<td>
			Compare Packed Data for Equal
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPESTRI.html">PCMPESTRI</a>
		</td>
		<td>
			Packed Compare Explicit Length Strings, Return Index
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPESTRM.html">PCMPESTRM</a>
		</td>
		<td>
			Packed Compare Explicit Length Strings, Return Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPGTB%2FPCMPGTW%2FPCMPGTD.html">PCMPGTB/PCMPGTW/PCMPGTD</a>
		</td>
		<td>
			Compare Packed Signed Integers for Greater Than
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPISTRI.html">PCMPISTRI</a>
		</td>
		<td>
			Packed Compare Implicit Length Strings, Return Index
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPISTRM.html">PCMPISTRM</a>
		</td>
		<td>
			Packed Compare Implicit Length Strings, Return Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PEXTRB%2FPEXTRD%2FPEXTRQ.html">PEXTRB/PEXTRD/PEXTRQ</a>
		</td>
		<td>
			Extract Byte/Dword/Qword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHADDSW.html">PHADDSW</a>
		</td>
		<td>
			Packed Horizontal Add and Saturate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHADDW%2FPHADDD.html">PHADDW/PHADDD</a>
		</td>
		<td>
			Packed Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHMINPOSUW.html">PHMINPOSUW</a>
		</td>
		<td>
			Packed Horizontal Word Minimum
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHSUBSW.html">PHSUBSW</a>
		</td>
		<td>
			Packed Horizontal Subtract and Saturate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHSUBW%2FPHSUBD.html">PHSUBW/PHSUBD</a>
		</td>
		<td>
			Packed Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PINSRB%2FPINSRD%2FPINSRQ.html">PINSRB/PINSRD/PINSRQ</a>
		</td>
		<td>
			Insert Byte/Dword/Qword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMADDUBSW.html">PMADDUBSW</a>
		</td>
		<td>
			Multiply and Add Packed Signed and Unsigned Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMADDWD.html">PMADDWD</a>
		</td>
		<td>
			Multiply and Add Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSB.html">PMAXSB</a>
		</td>
		<td>
			Maximum of Packed Signed Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSD.html">PMAXSD</a>
		</td>
		<td>
			Maximum of Packed Signed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSW.html">PMAXSW</a>
		</td>
		<td>
			Maximum of Packed Signed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUB.html">PMAXUB</a>
		</td>
		<td>
			Maximum of Packed Unsigned Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUD.html">PMAXUD</a>
		</td>
		<td>
			Maximum of Packed Unsigned Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUW.html">PMAXUW</a>
		</td>
		<td>
			Maximum of Packed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSB.html">PMINSB</a>
		</td>
		<td>
			Minimum of Packed Signed Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSD.html">PMINSD</a>
		</td>
		<td>
			Minimum of Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSW.html">PMINSW</a>
		</td>
		<td>
			Minimum of Packed Signed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUB.html">PMINUB</a>
		</td>
		<td>
			Minimum of Packed Unsigned Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUD.html">PMINUD</a>
		</td>
		<td>
			Minimum of Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUW.html">PMINUW</a>
		</td>
		<td>
			Minimum of Packed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVMSKB.html">PMOVMSKB</a>
		</td>
		<td>
			Move Byte Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVSX.html">PMOVSX</a>
		</td>
		<td>
			Packed Move with Sign Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVZX.html">PMOVZX</a>
		</td>
		<td>
			Packed Move with Zero Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULDQ.html">PMULDQ</a>
		</td>
		<td>
			Multiply Packed Signed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHRSW.html">PMULHRSW</a>
		</td>
		<td>
			Packed Multiply High with Round and Scale
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHUW.html">PMULHUW</a>
		</td>
		<td>
			Multiply Packed Unsigned Integers and Store High Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHW.html">PMULHW</a>
		</td>
		<td>
			Multiply Packed Signed Integers and Store High Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULLD.html">PMULLD</a>
		</td>
		<td>
			Multiply Packed Signed Dword Integers and Store Low Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULLW.html">PMULLW</a>
		</td>
		<td>
			Multiply Packed Signed Integers and Store Low Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULUDQ.html">PMULUDQ</a>
		</td>
		<td>
			Multiply Packed Unsigned Doubleword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POP.html">POP</a>
		</td>
		<td>
			Pop a Value from the Stack
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPA%2FPOPAD.html">POPA/POPAD</a>
		</td>
		<td>
			Pop All General-Purpose Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPCNT.html">POPCNT</a>
		</td>
		<td>
			Return the Count of Number of Bits Set to 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPF%2FPOPFD%2FPOPFQ.html">POPF/POPFD/POPFQ</a>
		</td>
		<td>
			Pop Stack into EFLAGS Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POR.html">POR</a>
		</td>
		<td>
			Bitwise Logical OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PREFETCHh.html">PREFETCHh</a>
		</td>
		<td>
			Prefetch Data Into Caches
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSADBW.html">PSADBW</a>
		</td>
		<td>
			Compute Sum of Absolute Differences
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFB.html">PSHUFB</a>
		</td>
		<td>
			Packed Shuffle Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFD.html">PSHUFD</a>
		</td>
		<td>
			Shuffle Packed Doublewords
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFHW.html">PSHUFHW</a>
		</td>
		<td>
			Shuffle Packed High Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFLW.html">PSHUFLW</a>
		</td>
		<td>
			Shuffle Packed Low Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFW.html">PSHUFW</a>
		</td>
		<td>
			Shuffle Packed Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSIGNB%2FPSIGNW%2FPSIGND.html">PSIGNB/PSIGNW/PSIGND</a>
		</td>
		<td>
			Packed SIGN
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSLLW%2FPSLLD%2FPSLLQ.html">PSLLW/PSLLD/PSLLQ</a>
		</td>
		<td>
			Shift Packed Data Left Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRAW%2FPSRAD.html">PSRAW/PSRAD</a>
		</td>
		<td>
			Shift Packed Data Right Arithmetic
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRLDQ.html">PSRLDQ</a>
		</td>
		<td>
			Shift Double Quadword Right Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRLW%2FPSRLD%2FPSRLQ.html">PSRLW/PSRLD/PSRLQ</a>
		</td>
		<td>
			Shift Packed Data Right Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBB%2FPSUBW%2FPSUBD.html">PSUBB/PSUBW/PSUBD</a>
		</td>
		<td>
			Subtract Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBQ.html">PSUBQ</a>
		</td>
		<td>
			Subtract Packed Quadword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBSB%2FPSUBSW.html">PSUBSB/PSUBSW</a>
		</td>
		<td>
			Subtract Packed Signed Integers with Signed Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBUSB%2FPSUBUSW.html">PSUBUSB/PSUBUSW</a>
		</td>
		<td>
			Subtract Packed Unsigned Integers with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PTEST.html">PTEST</a>
		</td>
		<td>
			Logical Compare
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUNPCKHBW%2FPUNPCKHWD%2FPUNPCKHDQ%2FPUNPCKHQDQ.html">PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ</a>
		</td>
		<td>
			Unpack High Data
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUNPCKLBW%2FPUNPCKLWD%2FPUNPCKLDQ%2FPUNPCKLQDQ.html">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ</a>
		</td>
		<td>
			Unpack Low Data
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUSHA%2FPUSHAD.html">PUSHA/PUSHAD</a>
		</td>
		<td>
			Push All General-Purpose Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUSHF%2FPUSHFD.html">PUSHF/PUSHFD</a>
		</td>
		<td>
			Push EFLAGS Register onto the Stack
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PXOR.html">PXOR</a>
		</td>
		<td>
			Logical Exclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCL%2FRCR%2FROL%2FROR.html">RCL/RCR/ROL/ROR</a>
		</td>
		<td>
			Perform bit rotation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCPPS.html">RCPPS</a>
		</td>
		<td>
			Compute Reciprocals of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCPSS.html">RCPSS</a>
		</td>
		<td>
			Compute Reciprocal of Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDMSR.html">RDMSR</a>
		</td>
		<td>
			Read from Model Specific Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDPMC.html">RDPMC</a>
		</td>
		<td>
			Read Performance-Monitoring Counters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDTSC.html">RDTSC</a>
		</td>
		<td>
			Read Time-Stamp Counter
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDTSCP.html">RDTSCP</a>
		</td>
		<td>
			Read Time-Stamp Counter and Processor ID
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/REP%2FREPE%2FREPZ%2FREPNE%2FREPNZ.html">REP/REPE/REPZ/REPNE/REPNZ</a>
		</td>
		<td>
			Repeat String Operation Prefix
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDPD.html">ROUNDPD</a>
		</td>
		<td>
			Round Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDPS.html">ROUNDPS</a>
		</td>
		<td>
			Round Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDSD.html">ROUNDSD</a>
		</td>
		<td>
			Round Scalar Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDSS.html">ROUNDSS</a>
		</td>
		<td>
			Round Scalar Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSM.html">RSM</a>
		</td>
		<td>
			Resume from System Management Mode
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSQRTPS.html">RSQRTPS</a>
		</td>
		<td>
			Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSQRTSS.html">RSQRTSS</a>
		</td>
		<td>
			Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SAHF.html">SAHF</a>
		</td>
		<td>
			Store AH into Flags
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SAL%2FSAR%2FSHL%2FSHR.html">SAL/SAR/SHL/SHR</a>
		</td>
		<td>
			Shift
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SCAS%2FSCASB%2FSCASW%2FSCASD.html">SCAS/SCASB/SCASW/SCASD</a>
		</td>
		<td>
			Scan String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SFENCE.html">SFENCE</a>
		</td>
		<td>
			Store Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SGDT.html">SGDT</a>
		</td>
		<td>
			Store Global Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHLD.html">SHLD</a>
		</td>
		<td>
			Double Precision Shift Left
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHRD.html">SHRD</a>
		</td>
		<td>
			Double Precision Shift Right
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHUFPD.html">SHUFPD</a>
		</td>
		<td>
			Shuffle Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHUFPS.html">SHUFPS</a>
		</td>
		<td>
			Shuffle Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SIDT.html">SIDT</a>
		</td>
		<td>
			Store Interrupt Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SLDT.html">SLDT</a>
		</td>
		<td>
			Store Local Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SMSW.html">SMSW</a>
		</td>
		<td>
			Store Machine Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTPS.html">SQRTPS</a>
		</td>
		<td>
			Compute Square Roots of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTSD.html">SQRTSD</a>
		</td>
		<td>
			Compute Square Root of Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTSS.html">SQRTSS</a>
		</td>
		<td>
			Compute Square Root of Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STC.html">STC</a>
		</td>
		<td>
			Set Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STD.html">STD</a>
		</td>
		<td>
			Set Direction Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STI.html">STI</a>
		</td>
		<td>
			Set Interrupt Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STMXCSR.html">STMXCSR</a>
		</td>
		<td>
			Store MXCSR Register State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STOS%2FSTOSB%2FSTOSW%2FSTOSD%2FSTOSQ.html">STOS/STOSB/STOSW/STOSD/STOSQ</a>
		</td>
		<td>
			Store String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUB.html">SUB</a>
		</td>
		<td>
			Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBPD.html">SUBPD</a>
		</td>
		<td>
			Subtract Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBPS.html">SUBPS</a>
		</td>
		<td>
			Subtract Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBSD.html">SUBSD</a>
		</td>
		<td>
			Subtract Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBSS.html">SUBSS</a>
		</td>
		<td>
			Subtract Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SWAPGS.html">SWAPGS</a>
		</td>
		<td>
			Swap GS Base Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSCALL.html">SYSCALL</a>
		</td>
		<td>
			Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSENTER.html">SYSENTER</a>
		</td>
		<td>
			Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSEXIT.html">SYSEXIT</a>
		</td>
		<td>
			Fast Return from Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSRET.html">SYSRET</a>
		</td>
		<td>
			Return From Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/TEST.html">TEST</a>
		</td>
		<td>
			Logical Compare
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UCOMISD.html">UCOMISD</a>
		</td>
		<td>
			Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UCOMISS.html">UCOMISS</a>
		</td>
		<td>
			Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UD2.html">UD2</a>
		</td>
		<td>
			Undefined Instruction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKHPD.html">UNPCKHPD</a>
		</td>
		<td>
			Unpack and Interleave High Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKHPS.html">UNPCKHPS</a>
		</td>
		<td>
			Unpack and Interleave High Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKLPD.html">UNPCKLPD</a>
		</td>
		<td>
			Unpack and Interleave Low Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKLPS.html">UNPCKLPS</a>
		</td>
		<td>
			Unpack and Interleave Low Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VERR%2FVERW.html">VERR/VERW</a>
		</td>
		<td>
			Verify a Segment for Reading or Writing
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMCALL.html">VMCALL</a>
		</td>
		<td>
			Call to VM Monitor
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMCLEAR.html">VMCLEAR</a>
		</td>
		<td>
			Clear Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMLAUNCH%2FVMRESUME.html">VMLAUNCH/VMRESUME</a>
		</td>
		<td>
			Launch/Resume Virtual Machine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMPTRLD.html">VMPTRLD</a>
		</td>
		<td>
			Load Pointer to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMPTRST.html">VMPTRST</a>
		</td>
		<td>
			Store Pointer to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMREAD.html">VMREAD</a>
		</td>
		<td>
			Read Field from Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMWRITE.html">VMWRITE</a>
		</td>
		<td>
			Write Field to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMXOFF.html">VMXOFF</a>
		</td>
		<td>
			Leave VMX Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMXON.html">VMXON</a>
		</td>
		<td>
			Enter VMX Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WAIT%2FFWAIT.html">WAIT/FWAIT</a>
		</td>
		<td>
			Wait
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WBINVD.html">WBINVD</a>
		</td>
		<td>
			Write Back and Invalidate Cache
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WRMSR.html">WRMSR</a>
		</td>
		<td>
			Write to Model Specific Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XADD.html">XADD</a>
		</td>
		<td>
			Exchange and Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XCHG.html">XCHG</a>
		</td>
		<td>
			Exchange Register/Memory with Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XGETBV.html">XGETBV</a>
		</td>
		<td>
			Get Value of Extended Control Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XLAT%2FXLATB.html">XLAT/XLATB</a>
		</td>
		<td>
			Table Look-up Translation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XOR.html">XOR</a>
		</td>
		<td>
			Logical Exclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XORPD.html">XORPD</a>
		</td>
		<td>
			Bitwise Logical XOR for Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XORPS.html">XORPS</a>
		</td>
		<td>
			Bitwise Logical XOR for Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XRSTOR.html">XRSTOR</a>
		</td>
		<td>
			Restore Processor Extended States
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XSAVE.html">XSAVE</a>
		</td>
		<td>
			Save Processor Extended States
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XSETBV.html">XSETBV</a>
		</td>
		<td>
			Set Extended Control Register
		</td>
	</tr>
	</tbody>
</table>

<script type="text/javascript" src="/x86reference/filter.js"></script>
