Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/NIOSII/ --output-directory=C:/altera/13.1/NIOSII/nios/ --report-file=bsf:C:/altera/13.1/NIOSII/nios.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/NIOSII/nios.qsys
Progress: Loading NIOSII/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding ddr_sdram [altmemddr 13.1]
Progress: Parameterizing module ddr_sdram
Progress: Adding flash_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module flash_controller
Progress: Adding sram_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_controller
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding pio [altera_avalon_pio 13.1]
Progress: Parameterizing module pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/NIOSII/ --output-directory=C:/altera/13.1/NIOSII/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/NIOSII/nios.html --report-file=sopcinfo:C:/altera/13.1/NIOSII/nios.sopcinfo --report-file=cmp:C:/altera/13.1/NIOSII/nios.cmp --report-file=qip:C:/altera/13.1/NIOSII/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:C:/altera/13.1/NIOSII/nios/synthesis/nios.regmap --report-file=debuginfo:C:/altera/13.1/NIOSII/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/NIOSII/nios.qsys --language=VHDL
Progress: Loading NIOSII/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding ddr_sdram [altmemddr 13.1]
Progress: Parameterizing module ddr_sdram
Progress: Adding flash_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module flash_controller
Progress: Adding sram_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_controller
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding pio [altera_avalon_pio 13.1]
Progress: Parameterizing module pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 8 connections
Info: merlin_translator_transform: After transform: 7 modules, 20 connections
Info: merlin_domain_transform: After transform: 14 modules, 54 connections
Info: merlin_router_transform: After transform: 18 modules, 66 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 82 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 27 modules, 108 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 11 connections
Info: merlin_mm_transform: After transform: 4 modules, 11 connections
Info: merlin_interrupt_mapper_transform: After transform: 5 modules, 14 connections
Info: reset_adaptation_transform: After transform: 7 modules, 19 connections
Info: cpu: Starting RTL generation for module 'nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_cpu --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_1604074282788943891.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_1604074282788943891.dir/0001_cpu_gen//nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.08.19 21:10:00 (*) Starting Nios II generation
Info: cpu: # 2016.08.19 21:10:00 (*)   Checking for plaintext license.
Info: cpu: # 2016.08.19 21:10:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2016.08.19 21:10:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.08.19 21:10:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.08.19 21:10:01 (*)   Plaintext license not found.
Info: cpu: # 2016.08.19 21:10:01 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.08.19 21:10:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.08.19 21:10:01 (*)   Creating all objects for CPU
Info: cpu: # 2016.08.19 21:10:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.08.19 21:10:02 (*)   Creating plain-text RTL
Info: cpu: # 2016.08.19 21:10:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_qsys "cpu"
Info: onchip_ram: Starting RTL generation for module 'nios_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_ram --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_1604074282788943891.dir/0002_onchip_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_1604074282788943891.dir/0002_onchip_ram_gen//nios_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'nios_onchip_ram'
Info: onchip_ram: "nios" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: pipeline_bridge_swap_transform: After transform: 24 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 16 modules, 30 files, 716105 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
