
Car Project-f103c8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007078  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08007184  08007184  00017184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007578  08007578  00020104  2**0
                  CONTENTS
  4 .ARM          00000000  08007578  08007578  00020104  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007578  08007578  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007578  08007578  00017578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800757c  0800757c  0001757c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  08007580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011a8  20000104  08007684  00020104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012ac  08007684  000212ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa28  00000000  00000000  0002012d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af0  00000000  00000000  0002fb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00032648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e70  00000000  00000000  000335d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f88  00000000  00000000  00034440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e00  00000000  00000000  0004e3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092274  00000000  00000000  000601c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f243c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004954  00000000  00000000  000f248c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000104 	.word	0x20000104
 8000128:	00000000 	.word	0x00000000
 800012c:	0800716c 	.word	0x0800716c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000108 	.word	0x20000108
 8000148:	0800716c 	.word	0x0800716c

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_d2uiz>:
 80004d8:	004a      	lsls	r2, r1, #1
 80004da:	d211      	bcs.n	8000500 <__aeabi_d2uiz+0x28>
 80004dc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80004e0:	d211      	bcs.n	8000506 <__aeabi_d2uiz+0x2e>
 80004e2:	d50d      	bpl.n	8000500 <__aeabi_d2uiz+0x28>
 80004e4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80004e8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80004ec:	d40e      	bmi.n	800050c <__aeabi_d2uiz+0x34>
 80004ee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80004f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004f6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80004fa:	fa23 f002 	lsr.w	r0, r3, r2
 80004fe:	4770      	bx	lr
 8000500:	f04f 0000 	mov.w	r0, #0
 8000504:	4770      	bx	lr
 8000506:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800050a:	d102      	bne.n	8000512 <__aeabi_d2uiz+0x3a>
 800050c:	f04f 30ff 	mov.w	r0, #4294967295
 8000510:	4770      	bx	lr
 8000512:	f04f 0000 	mov.w	r0, #0
 8000516:	4770      	bx	lr

08000518 <MX_ADC1_Init>:


ADC_HandleTypeDef hadc1;

void MX_ADC1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	; 0x28
 800051c:	af00      	add	r7, sp, #0


  ADC_ChannelConfTypeDef sConfig = {0};
 800051e:	f107 031c 	add.w	r3, r7, #28
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052a:	f107 030c 	add.w	r3, r7, #12
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	605a      	str	r2, [r3, #4]
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	60da      	str	r2, [r3, #12]

  __HAL_RCC_ADC1_CLK_ENABLE();
 8000538:	4b25      	ldr	r3, [pc, #148]	; (80005d0 <MX_ADC1_Init+0xb8>)
 800053a:	699b      	ldr	r3, [r3, #24]
 800053c:	4a24      	ldr	r2, [pc, #144]	; (80005d0 <MX_ADC1_Init+0xb8>)
 800053e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000542:	6193      	str	r3, [r2, #24]
 8000544:	4b22      	ldr	r3, [pc, #136]	; (80005d0 <MX_ADC1_Init+0xb8>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000550:	4b1f      	ldr	r3, [pc, #124]	; (80005d0 <MX_ADC1_Init+0xb8>)
 8000552:	699b      	ldr	r3, [r3, #24]
 8000554:	4a1e      	ldr	r2, [pc, #120]	; (80005d0 <MX_ADC1_Init+0xb8>)
 8000556:	f043 0304 	orr.w	r3, r3, #4
 800055a:	6193      	str	r3, [r2, #24]
 800055c:	4b1c      	ldr	r3, [pc, #112]	; (80005d0 <MX_ADC1_Init+0xb8>)
 800055e:	699b      	ldr	r3, [r3, #24]
 8000560:	f003 0304 	and.w	r3, r3, #4
 8000564:	607b      	str	r3, [r7, #4]
 8000566:	687b      	ldr	r3, [r7, #4]
      /**ADC1 GPIO Configuration
      PA6     ------> ADC1_IN6
      */


      GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000568:	2340      	movs	r3, #64	; 0x40
 800056a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800056c:	2303      	movs	r3, #3
 800056e:	613b      	str	r3, [r7, #16]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000570:	f107 030c 	add.w	r3, r7, #12
 8000574:	4619      	mov	r1, r3
 8000576:	4817      	ldr	r0, [pc, #92]	; (80005d4 <MX_ADC1_Init+0xbc>)
 8000578:	f002 fe08 	bl	800318c <HAL_GPIO_Init>
  //    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);




  hadc1.Instance = ADC1;
 800057c:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <MX_ADC1_Init+0xc0>)
 800057e:	4a17      	ldr	r2, [pc, #92]	; (80005dc <MX_ADC1_Init+0xc4>)
 8000580:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000582:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <MX_ADC1_Init+0xc0>)
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000588:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <MX_ADC1_Init+0xc0>)
 800058a:	2201      	movs	r2, #1
 800058c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <MX_ADC1_Init+0xc0>)
 8000590:	2200      	movs	r2, #0
 8000592:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000594:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <MX_ADC1_Init+0xc0>)
 8000596:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800059a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800059c:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <MX_ADC1_Init+0xc0>)
 800059e:	2200      	movs	r2, #0
 80005a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80005a2:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <MX_ADC1_Init+0xc0>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	611a      	str	r2, [r3, #16]
  HAL_ADC_Init(&hadc1);
 80005a8:	480b      	ldr	r0, [pc, #44]	; (80005d8 <MX_ADC1_Init+0xc0>)
 80005aa:	f001 ff2d 	bl	8002408 <HAL_ADC_Init>

  sConfig.Channel = ADC_CHANNEL_6;
 80005ae:	2306      	movs	r3, #6
 80005b0:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005b2:	2301      	movs	r3, #1
 80005b4:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime =  ADC_SAMPLETIME_7CYCLES_5;
 80005b6:	2301      	movs	r3, #1
 80005b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80005ba:	f107 031c 	add.w	r3, r7, #28
 80005be:	4619      	mov	r1, r3
 80005c0:	4805      	ldr	r0, [pc, #20]	; (80005d8 <MX_ADC1_Init+0xc0>)
 80005c2:	f002 f9e5 	bl	8002990 <HAL_ADC_ConfigChannel>





}
 80005c6:	bf00      	nop
 80005c8:	3728      	adds	r7, #40	; 0x28
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40021000 	.word	0x40021000
 80005d4:	40010800 	.word	0x40010800
 80005d8:	20000120 	.word	0x20000120
 80005dc:	40012400 	.word	0x40012400

080005e0 <MX_GPIO_Init>:




void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0310 	add.w	r3, r7, #16
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f4:	4b7a      	ldr	r3, [pc, #488]	; (80007e0 <MX_GPIO_Init+0x200>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	4a79      	ldr	r2, [pc, #484]	; (80007e0 <MX_GPIO_Init+0x200>)
 80005fa:	f043 0310 	orr.w	r3, r3, #16
 80005fe:	6193      	str	r3, [r2, #24]
 8000600:	4b77      	ldr	r3, [pc, #476]	; (80007e0 <MX_GPIO_Init+0x200>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	f003 0310 	and.w	r3, r3, #16
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800060c:	4b74      	ldr	r3, [pc, #464]	; (80007e0 <MX_GPIO_Init+0x200>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	4a73      	ldr	r2, [pc, #460]	; (80007e0 <MX_GPIO_Init+0x200>)
 8000612:	f043 0320 	orr.w	r3, r3, #32
 8000616:	6193      	str	r3, [r2, #24]
 8000618:	4b71      	ldr	r3, [pc, #452]	; (80007e0 <MX_GPIO_Init+0x200>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	f003 0320 	and.w	r3, r3, #32
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000624:	4b6e      	ldr	r3, [pc, #440]	; (80007e0 <MX_GPIO_Init+0x200>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a6d      	ldr	r2, [pc, #436]	; (80007e0 <MX_GPIO_Init+0x200>)
 800062a:	f043 0304 	orr.w	r3, r3, #4
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b6b      	ldr	r3, [pc, #428]	; (80007e0 <MX_GPIO_Init+0x200>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0304 	and.w	r3, r3, #4
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063c:	4b68      	ldr	r3, [pc, #416]	; (80007e0 <MX_GPIO_Init+0x200>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a67      	ldr	r2, [pc, #412]	; (80007e0 <MX_GPIO_Init+0x200>)
 8000642:	f043 0308 	orr.w	r3, r3, #8
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b65      	ldr	r3, [pc, #404]	; (80007e0 <MX_GPIO_Init+0x200>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0308 	and.w	r3, r3, #8
 8000650:	603b      	str	r3, [r7, #0]
 8000652:	683b      	ldr	r3, [r7, #0]





  GPIO_InitStruct.Pin = LD1_PIN;
 8000654:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000658:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065a:	2301      	movs	r3, #1
 800065c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000662:	2302      	movs	r3, #2
 8000664:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 8000666:	f107 0310 	add.w	r3, r7, #16
 800066a:	4619      	mov	r1, r3
 800066c:	485d      	ldr	r0, [pc, #372]	; (80007e4 <MX_GPIO_Init+0x204>)
 800066e:	f002 fd8d 	bl	800318c <HAL_GPIO_Init>
  LD1(0);
 8000672:	2201      	movs	r2, #1
 8000674:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000678:	485a      	ldr	r0, [pc, #360]	; (80007e4 <MX_GPIO_Init+0x204>)
 800067a:	f002 ff22 	bl	80034c2 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = LD2_PIN;
 800067e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_PORT, &GPIO_InitStruct);
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	4853      	ldr	r0, [pc, #332]	; (80007e4 <MX_GPIO_Init+0x204>)
 8000698:	f002 fd78 	bl	800318c <HAL_GPIO_Init>
  LD2(0);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006a2:	4850      	ldr	r0, [pc, #320]	; (80007e4 <MX_GPIO_Init+0x204>)
 80006a4:	f002 ff0d 	bl	80034c2 <HAL_GPIO_WritePin>


  GPIO_InitStruct.Pin = LD3_PIN;
 80006a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ae:	2301      	movs	r3, #1
 80006b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b6:	2302      	movs	r3, #2
 80006b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD3_GPIO_PORT, &GPIO_InitStruct);
 80006ba:	f107 0310 	add.w	r3, r7, #16
 80006be:	4619      	mov	r1, r3
 80006c0:	4848      	ldr	r0, [pc, #288]	; (80007e4 <MX_GPIO_Init+0x204>)
 80006c2:	f002 fd63 	bl	800318c <HAL_GPIO_Init>
  LD3(0);
 80006c6:	2201      	movs	r2, #1
 80006c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006cc:	4845      	ldr	r0, [pc, #276]	; (80007e4 <MX_GPIO_Init+0x204>)
 80006ce:	f002 fef8 	bl	80034c2 <HAL_GPIO_WritePin>


  GPIO_InitStruct.Pin = LD4_PIN;
 80006d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	2302      	movs	r3, #2
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD4_GPIO_PORT, &GPIO_InitStruct);
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	4619      	mov	r1, r3
 80006ea:	483f      	ldr	r0, [pc, #252]	; (80007e8 <MX_GPIO_Init+0x208>)
 80006ec:	f002 fd4e 	bl	800318c <HAL_GPIO_Init>
  LD4(0);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f6:	483c      	ldr	r0, [pc, #240]	; (80007e8 <MX_GPIO_Init+0x208>)
 80006f8:	f002 fee3 	bl	80034c2 <HAL_GPIO_WritePin>


  /* IN0, IN1 , IN2 , IN3 */


  GPIO_InitStruct.Pin = IN0_PIN|IN1_PIN|IN2_PIN|IN3_PIN;
 80006fc:	2333      	movs	r3, #51	; 0x33
 80006fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	2301      	movs	r3, #1
 8000702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000708:	2302      	movs	r3, #2
 800070a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070c:	f107 0310 	add.w	r3, r7, #16
 8000710:	4619      	mov	r1, r3
 8000712:	4835      	ldr	r0, [pc, #212]	; (80007e8 <MX_GPIO_Init+0x208>)
 8000714:	f002 fd3a 	bl	800318c <HAL_GPIO_Init>


  /* IN4 ,  IN5 , IN6 , IN7  */


  GPIO_InitStruct.Pin =  IN4_PIN|IN5_PIN|IN6_PIN|IN7_PIN;
 8000718:	23f0      	movs	r3, #240	; 0xf0
 800071a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071c:	2301      	movs	r3, #1
 800071e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000724:	2302      	movs	r3, #2
 8000726:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000728:	f107 0310 	add.w	r3, r7, #16
 800072c:	4619      	mov	r1, r3
 800072e:	482d      	ldr	r0, [pc, #180]	; (80007e4 <MX_GPIO_Init+0x204>)
 8000730:	f002 fd2c 	bl	800318c <HAL_GPIO_Init>
  HAL_GPIO_Init(SW4_GPIO_PORT, &GPIO_InitStruct);
  */



  GPIO_InitStruct.Pin = SW1_PIN;
 8000734:	2380      	movs	r3, #128	; 0x80
 8000736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800073c:	2301      	movs	r3, #1
 800073e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW1_GPIO_PORT, &GPIO_InitStruct);
 8000740:	f107 0310 	add.w	r3, r7, #16
 8000744:	4619      	mov	r1, r3
 8000746:	4828      	ldr	r0, [pc, #160]	; (80007e8 <MX_GPIO_Init+0x208>)
 8000748:	f002 fd20 	bl	800318c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW2_PIN;
 800074c:	2301      	movs	r3, #1
 800074e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW2_GPIO_PORT, &GPIO_InitStruct);
 8000758:	f107 0310 	add.w	r3, r7, #16
 800075c:	4619      	mov	r1, r3
 800075e:	4821      	ldr	r0, [pc, #132]	; (80007e4 <MX_GPIO_Init+0x204>)
 8000760:	f002 fd14 	bl	800318c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW3_PIN;
 8000764:	2302      	movs	r3, #2
 8000766:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800076c:	2301      	movs	r3, #1
 800076e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW3_GPIO_PORT, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	481b      	ldr	r0, [pc, #108]	; (80007e4 <MX_GPIO_Init+0x204>)
 8000778:	f002 fd08 	bl	800318c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SW4_PIN;
 800077c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000786:	2301      	movs	r3, #1
 8000788:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW4_GPIO_PORT, &GPIO_InitStruct);
 800078a:	f107 0310 	add.w	r3, r7, #16
 800078e:	4619      	mov	r1, r3
 8000790:	4814      	ldr	r0, [pc, #80]	; (80007e4 <MX_GPIO_Init+0x204>)
 8000792:	f002 fcfb 	bl	800318c <HAL_GPIO_Init>



  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2028      	movs	r0, #40	; 0x28
 800079c:	f002 fc0f 	bl	8002fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007a0:	2028      	movs	r0, #40	; 0x28
 80007a2:	f002 fc28 	bl	8002ff6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2100      	movs	r1, #0
 80007aa:	2006      	movs	r0, #6
 80007ac:	f002 fc07 	bl	8002fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007b0:	2006      	movs	r0, #6
 80007b2:	f002 fc20 	bl	8002ff6 <HAL_NVIC_EnableIRQ>


  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2100      	movs	r1, #0
 80007ba:	2007      	movs	r0, #7
 80007bc:	f002 fbff 	bl	8002fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80007c0:	2007      	movs	r0, #7
 80007c2:	f002 fc18 	bl	8002ff6 <HAL_NVIC_EnableIRQ>


  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2100      	movs	r1, #0
 80007ca:	2017      	movs	r0, #23
 80007cc:	f002 fbf7 	bl	8002fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80007d0:	2017      	movs	r0, #23
 80007d2:	f002 fc10 	bl	8002ff6 <HAL_NVIC_EnableIRQ>





}
 80007d6:	bf00      	nop
 80007d8:	3720      	adds	r7, #32
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40021000 	.word	0x40021000
 80007e4:	40010c00 	.word	0x40010c00
 80007e8:	40010800 	.word	0x40010800

080007ec <__io_putchar>:
void Motor_Dir(  uint8_t );



PUTCHAR_PROTOTYPE
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */

	if(serial_flag == ON)
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <__io_putchar+0x2c>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d108      	bne.n	800080e <__io_putchar+0x22>
	{
		HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80007fc:	1d39      	adds	r1, r7, #4
 80007fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000802:	2201      	movs	r2, #1
 8000804:	4805      	ldr	r0, [pc, #20]	; (800081c <__io_putchar+0x30>)
 8000806:	f004 fea4 	bl	8005552 <HAL_UART_Transmit>
		return ch;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	e7ff      	b.n	800080e <__io_putchar+0x22>

	}

}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20001179 	.word	0x20001179
 800081c:	20001210 	.word	0x20001210

08000820 <strclr>:


void strclr(char *s)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	*s = '\0';
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <Check_Switch>:




int Check_Switch(uint16_t GPIO_Pin)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	80fb      	strh	r3, [r7, #6]



	if(GPIO_Pin == SW1_PIN)
 8000842:	88fb      	ldrh	r3, [r7, #6]
 8000844:	2b80      	cmp	r3, #128	; 0x80
 8000846:	d126      	bne.n	8000896 <Check_Switch+0x5e>
	{
		// switch state low
		sw1.state = HAL_GPIO_ReadPin(SW1_GPIO_PORT,SW1_PIN);
 8000848:	2180      	movs	r1, #128	; 0x80
 800084a:	4852      	ldr	r0, [pc, #328]	; (8000994 <Check_Switch+0x15c>)
 800084c:	f002 fe22 	bl	8003494 <HAL_GPIO_ReadPin>
 8000850:	4603      	mov	r3, r0
 8000852:	461a      	mov	r2, r3
 8000854:	4b50      	ldr	r3, [pc, #320]	; (8000998 <Check_Switch+0x160>)
 8000856:	701a      	strb	r2, [r3, #0]


		if( sw1.state == LOW )
 8000858:	4b4f      	ldr	r3, [pc, #316]	; (8000998 <Check_Switch+0x160>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d10c      	bne.n	800087a <Check_Switch+0x42>
		{

			if(sw1.cnt == 0)
 8000860:	4b4d      	ldr	r3, [pc, #308]	; (8000998 <Check_Switch+0x160>)
 8000862:	785b      	ldrb	r3, [r3, #1]
 8000864:	2b00      	cmp	r3, #0
 8000866:	f040 8090 	bne.w	800098a <Check_Switch+0x152>
			{

				//	 printf("--- SW1 : Pushed ---\n");
				sw1.cnt++;
 800086a:	4b4b      	ldr	r3, [pc, #300]	; (8000998 <Check_Switch+0x160>)
 800086c:	785b      	ldrb	r3, [r3, #1]
 800086e:	3301      	adds	r3, #1
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4b49      	ldr	r3, [pc, #292]	; (8000998 <Check_Switch+0x160>)
 8000874:	705a      	strb	r2, [r3, #1]
				// HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
				return TRUE;
 8000876:	2301      	movs	r3, #1
 8000878:	e087      	b.n	800098a <Check_Switch+0x152>

		}


		// check_swtich() = ON;
		else if ( sw1.state == HIGH)
 800087a:	4b47      	ldr	r3, [pc, #284]	; (8000998 <Check_Switch+0x160>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2b01      	cmp	r3, #1
 8000880:	f040 8083 	bne.w	800098a <Check_Switch+0x152>
		{

			if(sw1.cnt != 0)
 8000884:	4b44      	ldr	r3, [pc, #272]	; (8000998 <Check_Switch+0x160>)
 8000886:	785b      	ldrb	r3, [r3, #1]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d07e      	beq.n	800098a <Check_Switch+0x152>
			{
				// printf("--- SW1 : Pulled---\n");
				sw1.cnt = 0;
 800088c:	4b42      	ldr	r3, [pc, #264]	; (8000998 <Check_Switch+0x160>)
 800088e:	2200      	movs	r2, #0
 8000890:	705a      	strb	r2, [r3, #1]
				return FALSE;
 8000892:	2300      	movs	r3, #0
 8000894:	e079      	b.n	800098a <Check_Switch+0x152>
		}
	}



	else if(GPIO_Pin == SW2_PIN)
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d124      	bne.n	80008e6 <Check_Switch+0xae>
	{
		// switch state low

		sw2.state = HAL_GPIO_ReadPin(SW2_GPIO_PORT,SW2_PIN);
 800089c:	2101      	movs	r1, #1
 800089e:	483f      	ldr	r0, [pc, #252]	; (800099c <Check_Switch+0x164>)
 80008a0:	f002 fdf8 	bl	8003494 <HAL_GPIO_ReadPin>
 80008a4:	4603      	mov	r3, r0
 80008a6:	461a      	mov	r2, r3
 80008a8:	4b3d      	ldr	r3, [pc, #244]	; (80009a0 <Check_Switch+0x168>)
 80008aa:	701a      	strb	r2, [r3, #0]

		if( sw2.state == LOW )
 80008ac:	4b3c      	ldr	r3, [pc, #240]	; (80009a0 <Check_Switch+0x168>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d10b      	bne.n	80008cc <Check_Switch+0x94>
		{

			if(sw2.cnt == 0)
 80008b4:	4b3a      	ldr	r3, [pc, #232]	; (80009a0 <Check_Switch+0x168>)
 80008b6:	785b      	ldrb	r3, [r3, #1]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d166      	bne.n	800098a <Check_Switch+0x152>
			{

				//	 printf("--- SW2 : Pushed ---\n");
				sw2.cnt++;
 80008bc:	4b38      	ldr	r3, [pc, #224]	; (80009a0 <Check_Switch+0x168>)
 80008be:	785b      	ldrb	r3, [r3, #1]
 80008c0:	3301      	adds	r3, #1
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	4b36      	ldr	r3, [pc, #216]	; (80009a0 <Check_Switch+0x168>)
 80008c6:	705a      	strb	r2, [r3, #1]
				// 	HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
				return TRUE;
 80008c8:	2301      	movs	r3, #1
 80008ca:	e05e      	b.n	800098a <Check_Switch+0x152>

		}


		// check_swtich() = ON;
		else if ( sw2.state == HIGH)
 80008cc:	4b34      	ldr	r3, [pc, #208]	; (80009a0 <Check_Switch+0x168>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d15a      	bne.n	800098a <Check_Switch+0x152>
		{

			if(sw2.cnt != 0)
 80008d4:	4b32      	ldr	r3, [pc, #200]	; (80009a0 <Check_Switch+0x168>)
 80008d6:	785b      	ldrb	r3, [r3, #1]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d056      	beq.n	800098a <Check_Switch+0x152>
			{
				// printf("--- SW2 : Pulled---\n");
				sw2.cnt = 0;
 80008dc:	4b30      	ldr	r3, [pc, #192]	; (80009a0 <Check_Switch+0x168>)
 80008de:	2200      	movs	r2, #0
 80008e0:	705a      	strb	r2, [r3, #1]
				return FALSE;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e051      	b.n	800098a <Check_Switch+0x152>
		}
	}



	else if(GPIO_Pin == SW3_PIN)
 80008e6:	88fb      	ldrh	r3, [r7, #6]
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d124      	bne.n	8000936 <Check_Switch+0xfe>
	{
		// switch state low

		sw3.state = HAL_GPIO_ReadPin(SW3_GPIO_PORT,SW3_PIN);
 80008ec:	2102      	movs	r1, #2
 80008ee:	482b      	ldr	r0, [pc, #172]	; (800099c <Check_Switch+0x164>)
 80008f0:	f002 fdd0 	bl	8003494 <HAL_GPIO_ReadPin>
 80008f4:	4603      	mov	r3, r0
 80008f6:	461a      	mov	r2, r3
 80008f8:	4b2a      	ldr	r3, [pc, #168]	; (80009a4 <Check_Switch+0x16c>)
 80008fa:	701a      	strb	r2, [r3, #0]
		if( sw3.state == LOW )
 80008fc:	4b29      	ldr	r3, [pc, #164]	; (80009a4 <Check_Switch+0x16c>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d10b      	bne.n	800091c <Check_Switch+0xe4>
		{

			if(sw3.cnt == 0)
 8000904:	4b27      	ldr	r3, [pc, #156]	; (80009a4 <Check_Switch+0x16c>)
 8000906:	785b      	ldrb	r3, [r3, #1]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d13e      	bne.n	800098a <Check_Switch+0x152>
			{

				//	 printf("--- SW3 : Pushed ---\n");
				sw3.cnt++;
 800090c:	4b25      	ldr	r3, [pc, #148]	; (80009a4 <Check_Switch+0x16c>)
 800090e:	785b      	ldrb	r3, [r3, #1]
 8000910:	3301      	adds	r3, #1
 8000912:	b2da      	uxtb	r2, r3
 8000914:	4b23      	ldr	r3, [pc, #140]	; (80009a4 <Check_Switch+0x16c>)
 8000916:	705a      	strb	r2, [r3, #1]
				// 	HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
				return TRUE;
 8000918:	2301      	movs	r3, #1
 800091a:	e036      	b.n	800098a <Check_Switch+0x152>

		}


		// check_swtich() = ON;
		else if ( sw3.state == HIGH)
 800091c:	4b21      	ldr	r3, [pc, #132]	; (80009a4 <Check_Switch+0x16c>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d132      	bne.n	800098a <Check_Switch+0x152>
		{

			if(sw3.cnt != 0)
 8000924:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <Check_Switch+0x16c>)
 8000926:	785b      	ldrb	r3, [r3, #1]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d02e      	beq.n	800098a <Check_Switch+0x152>
			{
				// printf("--- SW3 : Pulled---\n");
				sw3.cnt = 0;
 800092c:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <Check_Switch+0x16c>)
 800092e:	2200      	movs	r2, #0
 8000930:	705a      	strb	r2, [r3, #1]
				return FALSE;
 8000932:	2300      	movs	r3, #0
 8000934:	e029      	b.n	800098a <Check_Switch+0x152>
		}
	}



	else if(GPIO_Pin == SW4_PIN)
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800093c:	d125      	bne.n	800098a <Check_Switch+0x152>
	{
		// switch state low
		sw4.state = HAL_GPIO_ReadPin(SW4_GPIO_PORT,SW4_PIN);
 800093e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000942:	4816      	ldr	r0, [pc, #88]	; (800099c <Check_Switch+0x164>)
 8000944:	f002 fda6 	bl	8003494 <HAL_GPIO_ReadPin>
 8000948:	4603      	mov	r3, r0
 800094a:	461a      	mov	r2, r3
 800094c:	4b16      	ldr	r3, [pc, #88]	; (80009a8 <Check_Switch+0x170>)
 800094e:	701a      	strb	r2, [r3, #0]
		if( sw4.state == LOW )
 8000950:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <Check_Switch+0x170>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d10b      	bne.n	8000970 <Check_Switch+0x138>
		{

			if(sw4.cnt == 0)
 8000958:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <Check_Switch+0x170>)
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d114      	bne.n	800098a <Check_Switch+0x152>
			{

				//	 printf("--- SW4 : Pushed ---\n");
				sw4.cnt++;
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <Check_Switch+0x170>)
 8000962:	785b      	ldrb	r3, [r3, #1]
 8000964:	3301      	adds	r3, #1
 8000966:	b2da      	uxtb	r2, r3
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <Check_Switch+0x170>)
 800096a:	705a      	strb	r2, [r3, #1]
				// 	HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
				return TRUE;
 800096c:	2301      	movs	r3, #1
 800096e:	e00c      	b.n	800098a <Check_Switch+0x152>

		}


		// check_swtich() = ON;
		else if ( sw4.state == HIGH)
 8000970:	4b0d      	ldr	r3, [pc, #52]	; (80009a8 <Check_Switch+0x170>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b01      	cmp	r3, #1
 8000976:	d108      	bne.n	800098a <Check_Switch+0x152>
		{

			if(sw4.cnt != 0)
 8000978:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <Check_Switch+0x170>)
 800097a:	785b      	ldrb	r3, [r3, #1]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d004      	beq.n	800098a <Check_Switch+0x152>
			{
				// printf("--- SW4 : Pulled---\n");
				sw4.cnt = 0;
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <Check_Switch+0x170>)
 8000982:	2200      	movs	r2, #0
 8000984:	705a      	strb	r2, [r3, #1]
				return FALSE;
 8000986:	2300      	movs	r3, #0
 8000988:	e7ff      	b.n	800098a <Check_Switch+0x152>





}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40010800 	.word	0x40010800
 8000998:	20000150 	.word	0x20000150
 800099c:	40010c00 	.word	0x40010c00
 80009a0:	20000154 	.word	0x20000154
 80009a4:	20000158 	.word	0x20000158
 80009a8:	2000015c 	.word	0x2000015c

080009ac <Check_Motor>:




int Check_Motor(MOTOR* Motor)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]



	Motor->Pwm->State = TIM_CHANNEL_STATE_GET(&htim2,Motor->Pwm->Channel);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d104      	bne.n	80009c8 <Check_Motor+0x1c>
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <Check_Motor+0x74>)
 80009c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	e017      	b.n	80009f8 <Check_Motor+0x4c>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	2b04      	cmp	r3, #4
 80009d0:	d104      	bne.n	80009dc <Check_Motor+0x30>
 80009d2:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <Check_Motor+0x74>)
 80009d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	e00d      	b.n	80009f8 <Check_Motor+0x4c>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	2b08      	cmp	r3, #8
 80009e4:	d104      	bne.n	80009f0 <Check_Motor+0x44>
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <Check_Motor+0x74>)
 80009e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	e003      	b.n	80009f8 <Check_Motor+0x4c>
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <Check_Motor+0x74>)
 80009f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	687a      	ldr	r2, [r7, #4]
 80009fa:	6812      	ldr	r2, [r2, #0]
 80009fc:	7213      	strb	r3, [r2, #8]

	printf("%s = (%d,%d)\n",Motor -> Name, Motor -> Dir, Motor -> Pwm -> State );
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6899      	ldr	r1, [r3, #8]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	7a1b      	ldrb	r3, [r3, #8]
 8000a0c:	4805      	ldr	r0, [pc, #20]	; (8000a24 <Check_Motor+0x78>)
 8000a0e:	f005 fac1 	bl	8005f94 <iprintf>


	return Motor->Dir;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	685b      	ldr	r3, [r3, #4]





}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20001180 	.word	0x20001180
 8000a24:	08007184 	.word	0x08007184

08000a28 <Set_Motor>:




int Set_Motor(MOTOR* Motor, int Dir)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]





	if(Dir == HOLD)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d13f      	bne.n	8000ab8 <Set_Motor+0x90>
	{



		HAL_TIM_PWM_Stop(&htim2, Motor->Pwm->Channel);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4853      	ldr	r0, [pc, #332]	; (8000b90 <Set_Motor+0x168>)
 8000a42:	f003 febb 	bl	80047bc <HAL_TIM_PWM_Stop>
		Motor-> Pwm->State = TIM_CHANNEL_STATE_GET(&htim2,Motor->Pwm->Channel);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d104      	bne.n	8000a5a <Set_Motor+0x32>
 8000a50:	4b4f      	ldr	r3, [pc, #316]	; (8000b90 <Set_Motor+0x168>)
 8000a52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	e017      	b.n	8000a8a <Set_Motor+0x62>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	2b04      	cmp	r3, #4
 8000a62:	d104      	bne.n	8000a6e <Set_Motor+0x46>
 8000a64:	4b4a      	ldr	r3, [pc, #296]	; (8000b90 <Set_Motor+0x168>)
 8000a66:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	e00d      	b.n	8000a8a <Set_Motor+0x62>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	2b08      	cmp	r3, #8
 8000a76:	d104      	bne.n	8000a82 <Set_Motor+0x5a>
 8000a78:	4b45      	ldr	r3, [pc, #276]	; (8000b90 <Set_Motor+0x168>)
 8000a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	e003      	b.n	8000a8a <Set_Motor+0x62>
 8000a82:	4b43      	ldr	r3, [pc, #268]	; (8000b90 <Set_Motor+0x168>)
 8000a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	6812      	ldr	r2, [r2, #0]
 8000a8e:	7213      	strb	r3, [r2, #8]
		Motor -> Dir = HOLD;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2200      	movs	r2, #0
 8000a94:	605a      	str	r2, [r3, #4]

		HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin1,0);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68d8      	ldr	r0, [r3, #12]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	8a1b      	ldrh	r3, [r3, #16]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f002 fd0e 	bl	80034c2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin2,0);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68d8      	ldr	r0, [r3, #12]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	8a5b      	ldrh	r3, [r3, #18]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f002 fd06 	bl	80034c2 <HAL_GPIO_WritePin>
 8000ab6:	e066      	b.n	8000b86 <Set_Motor+0x15e>


	}

	else if( Dir != HOLD )
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d063      	beq.n	8000b86 <Set_Motor+0x15e>
	{

		Motor-> Pwm->State = TIM_CHANNEL_STATE_GET(&htim2,Motor->Pwm->Channel);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d104      	bne.n	8000ad2 <Set_Motor+0xaa>
 8000ac8:	4b31      	ldr	r3, [pc, #196]	; (8000b90 <Set_Motor+0x168>)
 8000aca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	e017      	b.n	8000b02 <Set_Motor+0xda>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	2b04      	cmp	r3, #4
 8000ada:	d104      	bne.n	8000ae6 <Set_Motor+0xbe>
 8000adc:	4b2c      	ldr	r3, [pc, #176]	; (8000b90 <Set_Motor+0x168>)
 8000ade:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	e00d      	b.n	8000b02 <Set_Motor+0xda>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	d104      	bne.n	8000afa <Set_Motor+0xd2>
 8000af0:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <Set_Motor+0x168>)
 8000af2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	e003      	b.n	8000b02 <Set_Motor+0xda>
 8000afa:	4b25      	ldr	r3, [pc, #148]	; (8000b90 <Set_Motor+0x168>)
 8000afc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	6812      	ldr	r2, [r2, #0]
 8000b06:	7213      	strb	r3, [r2, #8]

		if ( Motor -> Pwm->State == HAL_TIM_STATE_READY )
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	7a1b      	ldrb	r3, [r3, #8]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d139      	bne.n	8000b86 <Set_Motor+0x15e>
		{

			// Set Motor on
			HAL_TIM_PWM_Start(&htim2 , Motor->Pwm->Channel);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	481d      	ldr	r0, [pc, #116]	; (8000b90 <Set_Motor+0x168>)
 8000b1c:	f003 fdac 	bl	8004678 <HAL_TIM_PWM_Start>
			Motor -> Pwm ->State= HAL_TIM_STATE_BUSY;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2202      	movs	r2, #2
 8000b26:	721a      	strb	r2, [r3, #8]


			// Set Direction

			if( Dir == FORWARD )
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d113      	bne.n	8000b56 <Set_Motor+0x12e>





				HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin1,0);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	68d8      	ldr	r0, [r3, #12]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	8a1b      	ldrh	r3, [r3, #16]
 8000b36:	2200      	movs	r2, #0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f002 fcc2 	bl	80034c2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin2,1);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	68d8      	ldr	r0, [r3, #12]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	8a5b      	ldrh	r3, [r3, #18]
 8000b46:	2201      	movs	r2, #1
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f002 fcba 	bl	80034c2 <HAL_GPIO_WritePin>


				Motor -> Dir = FORWARD;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2201      	movs	r2, #1
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	e017      	b.n	8000b86 <Set_Motor+0x15e>



			}

			else if(Dir == BACKWARD )
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5c:	d113      	bne.n	8000b86 <Set_Motor+0x15e>





				HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin1,1);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68d8      	ldr	r0, [r3, #12]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	8a1b      	ldrh	r3, [r3, #16]
 8000b66:	2201      	movs	r2, #1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	f002 fcaa 	bl	80034c2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Motor->GPIOx,Motor->Pin2,0);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	68d8      	ldr	r0, [r3, #12]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	8a5b      	ldrh	r3, [r3, #18]
 8000b76:	2200      	movs	r2, #0
 8000b78:	4619      	mov	r1, r3
 8000b7a:	f002 fca2 	bl	80034c2 <HAL_GPIO_WritePin>
				Motor -> Dir = BACKWARD;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f04f 32ff 	mov.w	r2, #4294967295
 8000b84:	605a      	str	r2, [r3, #4]





}
 8000b86:	bf00      	nop
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20001180 	.word	0x20001180

08000b94 <main>:



/* USER CODE BEGIN 1 */
int main(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0





	Motor1.Name = "Motor1";
 8000b98:	4b2a      	ldr	r3, [pc, #168]	; (8000c44 <main+0xb0>)
 8000b9a:	4a2b      	ldr	r2, [pc, #172]	; (8000c48 <main+0xb4>)
 8000b9c:	609a      	str	r2, [r3, #8]
	Motor2.Name = "Motor2";
 8000b9e:	4b2b      	ldr	r3, [pc, #172]	; (8000c4c <main+0xb8>)
 8000ba0:	4a2b      	ldr	r2, [pc, #172]	; (8000c50 <main+0xbc>)
 8000ba2:	609a      	str	r2, [r3, #8]
	Motor3.Name = "Motor3";
 8000ba4:	4b2b      	ldr	r3, [pc, #172]	; (8000c54 <main+0xc0>)
 8000ba6:	4a2c      	ldr	r2, [pc, #176]	; (8000c58 <main+0xc4>)
 8000ba8:	609a      	str	r2, [r3, #8]
	Motor4.Name = "Motor4";
 8000baa:	4b2c      	ldr	r3, [pc, #176]	; (8000c5c <main+0xc8>)
 8000bac:	4a2c      	ldr	r2, [pc, #176]	; (8000c60 <main+0xcc>)
 8000bae:	609a      	str	r2, [r3, #8]



	HAL_Init();
 8000bb0:	f001 fbc8 	bl	8002344 <HAL_Init>

	SystemClock_Config();
 8000bb4:	f000 ffbd 	bl	8001b32 <SystemClock_Config>

	MX_GPIO_Init();
 8000bb8:	f7ff fd12 	bl	80005e0 <MX_GPIO_Init>


	MX_TIM2_Init( 100  , 1000 , 0 ); // freq = 72*10^6 / 100 * 1000 = 720Hz
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bc2:	2064      	movs	r0, #100	; 0x64
 8000bc4:	f001 f83a 	bl	8001c3c <MX_TIM2_Init>
	// 144, 1000, 500H




	MX_TIM4_Init(6400,500,1000);
 8000bc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bcc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000bd0:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8000bd4:	f001 f912 	bl	8001dfc <MX_TIM4_Init>
	MX_ADC1_Init();
 8000bd8:	f7ff fc9e 	bl	8000518 <MX_ADC1_Init>

	HAL_TIM_Base_Start(&htim4);
 8000bdc:	4821      	ldr	r0, [pc, #132]	; (8000c64 <main+0xd0>)
 8000bde:	f003 fa99 	bl	8004114 <HAL_TIM_Base_Start>
	HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000be2:	2100      	movs	r1, #0
 8000be4:	481f      	ldr	r0, [pc, #124]	; (8000c64 <main+0xd0>)
 8000be6:	f003 fb5d 	bl	80042a4 <HAL_TIM_OC_Start_IT>

	HAL_ADC_Start(&hadc1);
 8000bea:	481f      	ldr	r0, [pc, #124]	; (8000c68 <main+0xd4>)
 8000bec:	f001 fce4 	bl	80025b8 <HAL_ADC_Start>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8000bf0:	481d      	ldr	r0, [pc, #116]	; (8000c68 <main+0xd4>)
 8000bf2:	f002 f861 	bl	8002cb8 <HAL_ADCEx_Calibration_Start>


	MX_USART1_UART_Init(38400);      /* UART1 : USB TO TTL */
 8000bf6:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 8000bfa:	f001 faa5 	bl	8002148 <MX_USART1_UART_Init>
	MX_USART3_UART_Init(38400);      /* UART3 : BLUETOOTH  */
 8000bfe:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 8000c02:	f001 fb0d 	bl	8002220 <MX_USART3_UART_Init>


	HAL_UART_Receive_IT(&huart1,(uint8_t*)&uart1.rxdata, 1);
 8000c06:	2201      	movs	r2, #1
 8000c08:	4918      	ldr	r1, [pc, #96]	; (8000c6c <main+0xd8>)
 8000c0a:	4819      	ldr	r0, [pc, #100]	; (8000c70 <main+0xdc>)
 8000c0c:	f004 fd33 	bl	8005676 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3,(uint8_t*)&uart3.rxdata, 1);
 8000c10:	2201      	movs	r2, #1
 8000c12:	4918      	ldr	r1, [pc, #96]	; (8000c74 <main+0xe0>)
 8000c14:	4818      	ldr	r0, [pc, #96]	; (8000c78 <main+0xe4>)
 8000c16:	f004 fd2e 	bl	8005676 <HAL_UART_Receive_IT>

	HAL_TIM_Base_Start(&htim2);
 8000c1a:	4818      	ldr	r0, [pc, #96]	; (8000c7c <main+0xe8>)
 8000c1c:	f003 fa7a 	bl	8004114 <HAL_TIM_Base_Start>


	Set_Motor(&Motor1,HOLD);
 8000c20:	2100      	movs	r1, #0
 8000c22:	4808      	ldr	r0, [pc, #32]	; (8000c44 <main+0xb0>)
 8000c24:	f7ff ff00 	bl	8000a28 <Set_Motor>
	Set_Motor(&Motor2,HOLD);
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4808      	ldr	r0, [pc, #32]	; (8000c4c <main+0xb8>)
 8000c2c:	f7ff fefc 	bl	8000a28 <Set_Motor>
	Set_Motor(&Motor3,HOLD);
 8000c30:	2100      	movs	r1, #0
 8000c32:	4808      	ldr	r0, [pc, #32]	; (8000c54 <main+0xc0>)
 8000c34:	f7ff fef8 	bl	8000a28 <Set_Motor>
	Set_Motor(&Motor4,HOLD);
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4808      	ldr	r0, [pc, #32]	; (8000c5c <main+0xc8>)
 8000c3c:	f7ff fef4 	bl	8000a28 <Set_Motor>



	while (1)
 8000c40:	e7fe      	b.n	8000c40 <main+0xac>
 8000c42:	bf00      	nop
 8000c44:	20000040 	.word	0x20000040
 8000c48:	08007194 	.word	0x08007194
 8000c4c:	20000054 	.word	0x20000054
 8000c50:	0800719c 	.word	0x0800719c
 8000c54:	20000068 	.word	0x20000068
 8000c58:	080071a4 	.word	0x080071a4
 8000c5c:	2000007c 	.word	0x2000007c
 8000c60:	080071ac 	.word	0x080071ac
 8000c64:	200011c8 	.word	0x200011c8
 8000c68:	20000120 	.word	0x20000120
 8000c6c:	20000166 	.word	0x20000166
 8000c70:	20001210 	.word	0x20001210
 8000c74:	2000096e 	.word	0x2000096e
 8000c78:	20001254 	.word	0x20001254
 8000c7c:	20001180 	.word	0x20001180

08000c80 <HAL_UART_RxCpltCallback>:

/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]





	if( huart->Instance == USART1 )
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a97      	ldr	r2, [pc, #604]	; (8000eec <HAL_UART_RxCpltCallback+0x26c>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	f040 80f2 	bne.w	8000e78 <HAL_UART_RxCpltCallback+0x1f8>
	{

		if(uart1.rxcnt < UART_RX_BUF_SIZE)
		{

			HAL_UART_Receive_IT(&huart1,(uint8_t*)&uart1.rxdata, 1);
 8000c94:	2201      	movs	r2, #1
 8000c96:	4996      	ldr	r1, [pc, #600]	; (8000ef0 <HAL_UART_RxCpltCallback+0x270>)
 8000c98:	4896      	ldr	r0, [pc, #600]	; (8000ef4 <HAL_UART_RxCpltCallback+0x274>)
 8000c9a:	f004 fcec 	bl	8005676 <HAL_UART_Receive_IT>
			HAL_UART_Transmit(&huart1,(uint8_t*)&uart1.rxdata, 1,0xffff);
 8000c9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4992      	ldr	r1, [pc, #584]	; (8000ef0 <HAL_UART_RxCpltCallback+0x270>)
 8000ca6:	4893      	ldr	r0, [pc, #588]	; (8000ef4 <HAL_UART_RxCpltCallback+0x274>)
 8000ca8:	f004 fc53 	bl	8005552 <HAL_UART_Transmit>
			uart1.rxbuf[uart1.rxcnt]  = uart1.rxdata;
 8000cac:	4b92      	ldr	r3, [pc, #584]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cae:	791b      	ldrb	r3, [r3, #4]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4b91      	ldr	r3, [pc, #580]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cb4:	799a      	ldrb	r2, [r3, #6]
 8000cb6:	4b90      	ldr	r3, [pc, #576]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cb8:	440b      	add	r3, r1
 8000cba:	71da      	strb	r2, [r3, #7]
			uart1.rxcnt++;
 8000cbc:	4b8e      	ldr	r3, [pc, #568]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cbe:	791b      	ldrb	r3, [r3, #4]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	4b8c      	ldr	r3, [pc, #560]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cc6:	711a      	strb	r2, [r3, #4]

			if(uart1.rxdata == '\n') //  .
 8000cc8:	4b8b      	ldr	r3, [pc, #556]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cca:	799b      	ldrb	r3, [r3, #6]
 8000ccc:	2b0a      	cmp	r3, #10
 8000cce:	f040 80a2 	bne.w	8000e16 <HAL_UART_RxCpltCallback+0x196>
			{

				uart1.rxdata = '\0';
 8000cd2:	4b89      	ldr	r3, [pc, #548]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	719a      	strb	r2, [r3, #6]
				uart1.rxcnt--;
 8000cd8:	4b87      	ldr	r3, [pc, #540]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cda:	791b      	ldrb	r3, [r3, #4]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b85      	ldr	r3, [pc, #532]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000ce2:	711a      	strb	r2, [r3, #4]
				uart1.rxbuf[uart1.rxcnt] = '\0';
 8000ce4:	4b84      	ldr	r3, [pc, #528]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000ce6:	791b      	ldrb	r3, [r3, #4]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b83      	ldr	r3, [pc, #524]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000cec:	4413      	add	r3, r2
 8000cee:	2200      	movs	r2, #0
 8000cf0:	71da      	strb	r2, [r3, #7]
				 *   HAL_UART_Transmit(&huart3,(uint8_t*)uart3.txbuf, strlen(uart3.txbuf),10);
				 */



				printf("Slave : %s\n",uart1.rxbuf);
 8000cf2:	4982      	ldr	r1, [pc, #520]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000cf4:	4882      	ldr	r0, [pc, #520]	; (8000f00 <HAL_UART_RxCpltCallback+0x280>)
 8000cf6:	f005 f94d 	bl	8005f94 <iprintf>
				if(strcmp(uart1.rxbuf,"ld1") == 0)
 8000cfa:	4982      	ldr	r1, [pc, #520]	; (8000f04 <HAL_UART_RxCpltCallback+0x284>)
 8000cfc:	487f      	ldr	r0, [pc, #508]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000cfe:	f7ff fa25 	bl	800014c <strcmp>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d108      	bne.n	8000d1a <HAL_UART_RxCpltCallback+0x9a>
				{
					printf("Toggle LD1\n");
 8000d08:	487f      	ldr	r0, [pc, #508]	; (8000f08 <HAL_UART_RxCpltCallback+0x288>)
 8000d0a:	f005 f9dd 	bl	80060c8 <puts>
					HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 8000d0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d12:	487e      	ldr	r0, [pc, #504]	; (8000f0c <HAL_UART_RxCpltCallback+0x28c>)
 8000d14:	f002 fbed 	bl	80034f2 <HAL_GPIO_TogglePin>
 8000d18:	e076      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
				}
				else if(strcmp(uart1.rxbuf,"ld2") == 0)
 8000d1a:	497d      	ldr	r1, [pc, #500]	; (8000f10 <HAL_UART_RxCpltCallback+0x290>)
 8000d1c:	4877      	ldr	r0, [pc, #476]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000d1e:	f7ff fa15 	bl	800014c <strcmp>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d108      	bne.n	8000d3a <HAL_UART_RxCpltCallback+0xba>
				{
					printf("Toggle LD2\n");
 8000d28:	487a      	ldr	r0, [pc, #488]	; (8000f14 <HAL_UART_RxCpltCallback+0x294>)
 8000d2a:	f005 f9cd 	bl	80060c8 <puts>
					HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 8000d2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d32:	4876      	ldr	r0, [pc, #472]	; (8000f0c <HAL_UART_RxCpltCallback+0x28c>)
 8000d34:	f002 fbdd 	bl	80034f2 <HAL_GPIO_TogglePin>
 8000d38:	e066      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
				}
				else if(strcmp(uart1.rxbuf,"ld3") == 0)
 8000d3a:	4977      	ldr	r1, [pc, #476]	; (8000f18 <HAL_UART_RxCpltCallback+0x298>)
 8000d3c:	486f      	ldr	r0, [pc, #444]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000d3e:	f7ff fa05 	bl	800014c <strcmp>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d108      	bne.n	8000d5a <HAL_UART_RxCpltCallback+0xda>
				{
					printf("Toggle LD3\n");
 8000d48:	4874      	ldr	r0, [pc, #464]	; (8000f1c <HAL_UART_RxCpltCallback+0x29c>)
 8000d4a:	f005 f9bd 	bl	80060c8 <puts>
					HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8000d4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d52:	486e      	ldr	r0, [pc, #440]	; (8000f0c <HAL_UART_RxCpltCallback+0x28c>)
 8000d54:	f002 fbcd 	bl	80034f2 <HAL_GPIO_TogglePin>
 8000d58:	e056      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
				}
				else if(strcmp(uart1.rxbuf,"ld4") == 0)
 8000d5a:	4971      	ldr	r1, [pc, #452]	; (8000f20 <HAL_UART_RxCpltCallback+0x2a0>)
 8000d5c:	4867      	ldr	r0, [pc, #412]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000d5e:	f7ff f9f5 	bl	800014c <strcmp>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d108      	bne.n	8000d7a <HAL_UART_RxCpltCallback+0xfa>
				{
					printf("Toggle LD4\n");
 8000d68:	486e      	ldr	r0, [pc, #440]	; (8000f24 <HAL_UART_RxCpltCallback+0x2a4>)
 8000d6a:	f005 f9ad 	bl	80060c8 <puts>
					HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8000d6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d72:	486d      	ldr	r0, [pc, #436]	; (8000f28 <HAL_UART_RxCpltCallback+0x2a8>)
 8000d74:	f002 fbbd 	bl	80034f2 <HAL_GPIO_TogglePin>
 8000d78:	e046      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
				}
				else if ( strcmp(uart1.rxbuf,"tim4") == 0 )
 8000d7a:	496c      	ldr	r1, [pc, #432]	; (8000f2c <HAL_UART_RxCpltCallback+0x2ac>)
 8000d7c:	485f      	ldr	r0, [pc, #380]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000d7e:	f7ff f9e5 	bl	800014c <strcmp>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d123      	bne.n	8000dd0 <HAL_UART_RxCpltCallback+0x150>
				{


					if (TIM4_FLAG == OFF)
 8000d88:	4b69      	ldr	r3, [pc, #420]	; (8000f30 <HAL_UART_RxCpltCallback+0x2b0>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d10d      	bne.n	8000dac <HAL_UART_RxCpltCallback+0x12c>
					{
						printf("--- TIM4 : ACTIVATED ---\n");
 8000d90:	4868      	ldr	r0, [pc, #416]	; (8000f34 <HAL_UART_RxCpltCallback+0x2b4>)
 8000d92:	f005 f999 	bl	80060c8 <puts>
						HAL_TIM_Base_Start(&htim4);
 8000d96:	4868      	ldr	r0, [pc, #416]	; (8000f38 <HAL_UART_RxCpltCallback+0x2b8>)
 8000d98:	f003 f9bc 	bl	8004114 <HAL_TIM_Base_Start>
						HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4866      	ldr	r0, [pc, #408]	; (8000f38 <HAL_UART_RxCpltCallback+0x2b8>)
 8000da0:	f003 fa80 	bl	80042a4 <HAL_TIM_OC_Start_IT>
						TIM4_FLAG = ON;
 8000da4:	4b62      	ldr	r3, [pc, #392]	; (8000f30 <HAL_UART_RxCpltCallback+0x2b0>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	701a      	strb	r2, [r3, #0]
 8000daa:	e02d      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>

					}
					else if ( TIM4_FLAG == ON)
 8000dac:	4b60      	ldr	r3, [pc, #384]	; (8000f30 <HAL_UART_RxCpltCallback+0x2b0>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d129      	bne.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
					{

						printf("--- TIM4 : INACTIVATED ---\n");
 8000db4:	4861      	ldr	r0, [pc, #388]	; (8000f3c <HAL_UART_RxCpltCallback+0x2bc>)
 8000db6:	f005 f987 	bl	80060c8 <puts>
						HAL_TIM_Base_Stop(&htim4);
 8000dba:	485f      	ldr	r0, [pc, #380]	; (8000f38 <HAL_UART_RxCpltCallback+0x2b8>)
 8000dbc:	f003 f9f4 	bl	80041a8 <HAL_TIM_Base_Stop>
						HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	485d      	ldr	r0, [pc, #372]	; (8000f38 <HAL_UART_RxCpltCallback+0x2b8>)
 8000dc4:	f003 fb56 	bl	8004474 <HAL_TIM_OC_Stop_IT>
						TIM4_FLAG = OFF;
 8000dc8:	4b59      	ldr	r3, [pc, #356]	; (8000f30 <HAL_UART_RxCpltCallback+0x2b0>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
 8000dce:	e01b      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
					}

				}
				else if ( strcmp(uart1.rxbuf,"UART") == 0)
 8000dd0:	495b      	ldr	r1, [pc, #364]	; (8000f40 <HAL_UART_RxCpltCallback+0x2c0>)
 8000dd2:	484a      	ldr	r0, [pc, #296]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000dd4:	f7ff f9ba 	bl	800014c <strcmp>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d114      	bne.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
				{

					if(serial_flag == OFF)
 8000dde:	4b59      	ldr	r3, [pc, #356]	; (8000f44 <HAL_UART_RxCpltCallback+0x2c4>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d106      	bne.n	8000df4 <HAL_UART_RxCpltCallback+0x174>
					{
						serial_flag = ON;
 8000de6:	4b57      	ldr	r3, [pc, #348]	; (8000f44 <HAL_UART_RxCpltCallback+0x2c4>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	701a      	strb	r2, [r3, #0]
						printf("--- UART : ACTIVATED ---\n");
 8000dec:	4856      	ldr	r0, [pc, #344]	; (8000f48 <HAL_UART_RxCpltCallback+0x2c8>)
 8000dee:	f005 f96b 	bl	80060c8 <puts>
 8000df2:	e009      	b.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
					}
					else if (serial_flag == ON)
 8000df4:	4b53      	ldr	r3, [pc, #332]	; (8000f44 <HAL_UART_RxCpltCallback+0x2c4>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d105      	bne.n	8000e08 <HAL_UART_RxCpltCallback+0x188>
					{
						printf("--- UART : INACTIVATED ---\n");
 8000dfc:	4853      	ldr	r0, [pc, #332]	; (8000f4c <HAL_UART_RxCpltCallback+0x2cc>)
 8000dfe:	f005 f963 	bl	80060c8 <puts>
						serial_flag = OFF;
 8000e02:	4b50      	ldr	r3, [pc, #320]	; (8000f44 <HAL_UART_RxCpltCallback+0x2c4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
					}

				}
				strclr(uart1.rxbuf);
 8000e08:	483c      	ldr	r0, [pc, #240]	; (8000efc <HAL_UART_RxCpltCallback+0x27c>)
 8000e0a:	f7ff fd09 	bl	8000820 <strclr>
				// strclr(uart3.txbuf);
				uart1.rxcnt = 0;
 8000e0e:	4b3a      	ldr	r3, [pc, #232]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	711a      	strb	r2, [r3, #4]

	}



}
 8000e14:	e3c3      	b.n	800159e <HAL_UART_RxCpltCallback+0x91e>
			else if ( uart1.rxdata == '\b')
 8000e16:	4b38      	ldr	r3, [pc, #224]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e18:	799b      	ldrb	r3, [r3, #6]
 8000e1a:	2b08      	cmp	r3, #8
 8000e1c:	f040 83bf 	bne.w	800159e <HAL_UART_RxCpltCallback+0x91e>
				uart1.rxdata = '\0';
 8000e20:	4b35      	ldr	r3, [pc, #212]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	719a      	strb	r2, [r3, #6]
				HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 8000e26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4948      	ldr	r1, [pc, #288]	; (8000f50 <HAL_UART_RxCpltCallback+0x2d0>)
 8000e2e:	4831      	ldr	r0, [pc, #196]	; (8000ef4 <HAL_UART_RxCpltCallback+0x274>)
 8000e30:	f004 fb8f 	bl	8005552 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t *)"\b", 1, 0xFFFF);
 8000e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e38:	2201      	movs	r2, #1
 8000e3a:	4946      	ldr	r1, [pc, #280]	; (8000f54 <HAL_UART_RxCpltCallback+0x2d4>)
 8000e3c:	482d      	ldr	r0, [pc, #180]	; (8000ef4 <HAL_UART_RxCpltCallback+0x274>)
 8000e3e:	f004 fb88 	bl	8005552 <HAL_UART_Transmit>
				uart1.rxcnt--;
 8000e42:	4b2d      	ldr	r3, [pc, #180]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e44:	791b      	ldrb	r3, [r3, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b2b      	ldr	r3, [pc, #172]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e4c:	711a      	strb	r2, [r3, #4]
				uart1.rxbuf[uart1.rxcnt] = '\0';
 8000e4e:	4b2a      	ldr	r3, [pc, #168]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e50:	791b      	ldrb	r3, [r3, #4]
 8000e52:	461a      	mov	r2, r3
 8000e54:	4b28      	ldr	r3, [pc, #160]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e56:	4413      	add	r3, r2
 8000e58:	2200      	movs	r2, #0
 8000e5a:	71da      	strb	r2, [r3, #7]
				uart1.rxcnt--;
 8000e5c:	4b26      	ldr	r3, [pc, #152]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e5e:	791b      	ldrb	r3, [r3, #4]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b24      	ldr	r3, [pc, #144]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e66:	711a      	strb	r2, [r3, #4]
				uart1.rxbuf[uart1.rxcnt] = '\0';
 8000e68:	4b23      	ldr	r3, [pc, #140]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e6a:	791b      	ldrb	r3, [r3, #4]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b22      	ldr	r3, [pc, #136]	; (8000ef8 <HAL_UART_RxCpltCallback+0x278>)
 8000e70:	4413      	add	r3, r2
 8000e72:	2200      	movs	r2, #0
 8000e74:	71da      	strb	r2, [r3, #7]
}
 8000e76:	e392      	b.n	800159e <HAL_UART_RxCpltCallback+0x91e>
	else if( huart->Instance == USART3 )
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a36      	ldr	r2, [pc, #216]	; (8000f58 <HAL_UART_RxCpltCallback+0x2d8>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	f040 838d 	bne.w	800159e <HAL_UART_RxCpltCallback+0x91e>
			HAL_UART_Receive_IT(&huart3,(uint8_t*)&uart3.rxdata, 1);
 8000e84:	2201      	movs	r2, #1
 8000e86:	4935      	ldr	r1, [pc, #212]	; (8000f5c <HAL_UART_RxCpltCallback+0x2dc>)
 8000e88:	4835      	ldr	r0, [pc, #212]	; (8000f60 <HAL_UART_RxCpltCallback+0x2e0>)
 8000e8a:	f004 fbf4 	bl	8005676 <HAL_UART_Receive_IT>
			uart3.rxbuf[uart3.rxcnt]  = uart3.rxdata;
 8000e8e:	4b35      	ldr	r3, [pc, #212]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000e90:	791b      	ldrb	r3, [r3, #4]
 8000e92:	4619      	mov	r1, r3
 8000e94:	4b33      	ldr	r3, [pc, #204]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000e96:	799a      	ldrb	r2, [r3, #6]
 8000e98:	4b32      	ldr	r3, [pc, #200]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000e9a:	440b      	add	r3, r1
 8000e9c:	71da      	strb	r2, [r3, #7]
			uart3.rxcnt++;
 8000e9e:	4b31      	ldr	r3, [pc, #196]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ea0:	791b      	ldrb	r3, [r3, #4]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4b2f      	ldr	r3, [pc, #188]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ea8:	711a      	strb	r2, [r3, #4]
			if(uart3.rxdata == '\n')
 8000eaa:	4b2e      	ldr	r3, [pc, #184]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000eac:	799b      	ldrb	r3, [r3, #6]
 8000eae:	2b0a      	cmp	r3, #10
 8000eb0:	f040 82f0 	bne.w	8001494 <HAL_UART_RxCpltCallback+0x814>
				uart3.rxdata = '\0';
 8000eb4:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	719a      	strb	r2, [r3, #6]
				uart3.rxcnt--;
 8000eba:	4b2a      	ldr	r3, [pc, #168]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ebc:	791b      	ldrb	r3, [r3, #4]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ec4:	711a      	strb	r2, [r3, #4]
				uart3.rxbuf[uart3.rxcnt] = '\0';
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ec8:	791b      	ldrb	r3, [r3, #4]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <HAL_UART_RxCpltCallback+0x2e4>)
 8000ece:	4413      	add	r3, r2
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	71da      	strb	r2, [r3, #7]
				if(strcmp(uart3.rxbuf,"Key Mode = ON") == 0) // PC  Key Mode   W,A,S,D .
 8000ed4:	4924      	ldr	r1, [pc, #144]	; (8000f68 <HAL_UART_RxCpltCallback+0x2e8>)
 8000ed6:	4825      	ldr	r0, [pc, #148]	; (8000f6c <HAL_UART_RxCpltCallback+0x2ec>)
 8000ed8:	f7ff f938 	bl	800014c <strcmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d148      	bne.n	8000f74 <HAL_UART_RxCpltCallback+0x2f4>
					printf("Key Mode : ON\n");
 8000ee2:	4823      	ldr	r0, [pc, #140]	; (8000f70 <HAL_UART_RxCpltCallback+0x2f0>)
 8000ee4:	f005 f8f0 	bl	80060c8 <puts>
 8000ee8:	e237      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
 8000eea:	bf00      	nop
 8000eec:	40013800 	.word	0x40013800
 8000ef0:	20000166 	.word	0x20000166
 8000ef4:	20001210 	.word	0x20001210
 8000ef8:	20000160 	.word	0x20000160
 8000efc:	20000167 	.word	0x20000167
 8000f00:	080071b4 	.word	0x080071b4
 8000f04:	080071c0 	.word	0x080071c0
 8000f08:	080071c4 	.word	0x080071c4
 8000f0c:	40010c00 	.word	0x40010c00
 8000f10:	080071d0 	.word	0x080071d0
 8000f14:	080071d4 	.word	0x080071d4
 8000f18:	080071e0 	.word	0x080071e0
 8000f1c:	080071e4 	.word	0x080071e4
 8000f20:	080071f0 	.word	0x080071f0
 8000f24:	080071f4 	.word	0x080071f4
 8000f28:	40010800 	.word	0x40010800
 8000f2c:	08007200 	.word	0x08007200
 8000f30:	20000091 	.word	0x20000091
 8000f34:	08007208 	.word	0x08007208
 8000f38:	200011c8 	.word	0x200011c8
 8000f3c:	08007224 	.word	0x08007224
 8000f40:	08007240 	.word	0x08007240
 8000f44:	20001179 	.word	0x20001179
 8000f48:	08007248 	.word	0x08007248
 8000f4c:	08007264 	.word	0x08007264
 8000f50:	08007280 	.word	0x08007280
 8000f54:	08007284 	.word	0x08007284
 8000f58:	40004800 	.word	0x40004800
 8000f5c:	2000096e 	.word	0x2000096e
 8000f60:	20001254 	.word	0x20001254
 8000f64:	20000968 	.word	0x20000968
 8000f68:	08007288 	.word	0x08007288
 8000f6c:	2000096f 	.word	0x2000096f
 8000f70:	08007298 	.word	0x08007298
				else if(strcmp(uart3.rxbuf,"Key Mode = OFF") == 0)
 8000f74:	49b6      	ldr	r1, [pc, #728]	; (8001250 <HAL_UART_RxCpltCallback+0x5d0>)
 8000f76:	48b7      	ldr	r0, [pc, #732]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8000f78:	f7ff f8e8 	bl	800014c <strcmp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d11f      	bne.n	8000fc2 <HAL_UART_RxCpltCallback+0x342>
					printf("Key Mode : OFF\n");
 8000f82:	48b5      	ldr	r0, [pc, #724]	; (8001258 <HAL_UART_RxCpltCallback+0x5d8>)
 8000f84:	f005 f8a0 	bl	80060c8 <puts>
					Set_Motor(&Motor1,HOLD);
 8000f88:	2100      	movs	r1, #0
 8000f8a:	48b4      	ldr	r0, [pc, #720]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8000f8c:	f7ff fd4c 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 8000f90:	2100      	movs	r1, #0
 8000f92:	48b3      	ldr	r0, [pc, #716]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8000f94:	f7ff fd48 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	48b2      	ldr	r0, [pc, #712]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8000f9c:	f7ff fd44 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	48b1      	ldr	r0, [pc, #708]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8000fa4:	f7ff fd40 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8000fa8:	48ac      	ldr	r0, [pc, #688]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8000faa:	f7ff fcff 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 8000fae:	48ac      	ldr	r0, [pc, #688]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8000fb0:	f7ff fcfc 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8000fb4:	48ab      	ldr	r0, [pc, #684]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8000fb6:	f7ff fcf9 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 8000fba:	48ab      	ldr	r0, [pc, #684]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8000fbc:	f7ff fcf6 	bl	80009ac <Check_Motor>
 8000fc0:	e1cb      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"W") == 0 ) //  W .
 8000fc2:	49aa      	ldr	r1, [pc, #680]	; (800126c <HAL_UART_RxCpltCallback+0x5ec>)
 8000fc4:	48a3      	ldr	r0, [pc, #652]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8000fc6:	f7ff f8c1 	bl	800014c <strcmp>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d11f      	bne.n	8001010 <HAL_UART_RxCpltCallback+0x390>
					printf("W");
 8000fd0:	2057      	movs	r0, #87	; 0x57
 8000fd2:	f004 fff7 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,FORWARD);
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	48a0      	ldr	r0, [pc, #640]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8000fda:	f7ff fd25 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,FORWARD);
 8000fde:	2101      	movs	r1, #1
 8000fe0:	489f      	ldr	r0, [pc, #636]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8000fe2:	f7ff fd21 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,FORWARD);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	489e      	ldr	r0, [pc, #632]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8000fea:	f7ff fd1d 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,FORWARD);
 8000fee:	2101      	movs	r1, #1
 8000ff0:	489d      	ldr	r0, [pc, #628]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8000ff2:	f7ff fd19 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8000ff6:	4899      	ldr	r0, [pc, #612]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8000ff8:	f7ff fcd8 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 8000ffc:	4898      	ldr	r0, [pc, #608]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8000ffe:	f7ff fcd5 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8001002:	4898      	ldr	r0, [pc, #608]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001004:	f7ff fcd2 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 8001008:	4897      	ldr	r0, [pc, #604]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 800100a:	f7ff fccf 	bl	80009ac <Check_Motor>
 800100e:	e1a4      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"S") == 0 ) //  S .
 8001010:	4997      	ldr	r1, [pc, #604]	; (8001270 <HAL_UART_RxCpltCallback+0x5f0>)
 8001012:	4890      	ldr	r0, [pc, #576]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8001014:	f7ff f89a 	bl	800014c <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d11f      	bne.n	800105e <HAL_UART_RxCpltCallback+0x3de>
					printf("S");
 800101e:	2053      	movs	r0, #83	; 0x53
 8001020:	f004 ffd0 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,HOLD);
 8001024:	2100      	movs	r1, #0
 8001026:	488d      	ldr	r0, [pc, #564]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8001028:	f7ff fcfe 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 800102c:	2100      	movs	r1, #0
 800102e:	488c      	ldr	r0, [pc, #560]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001030:	f7ff fcfa 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 8001034:	2100      	movs	r1, #0
 8001036:	488b      	ldr	r0, [pc, #556]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001038:	f7ff fcf6 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 800103c:	2100      	movs	r1, #0
 800103e:	488a      	ldr	r0, [pc, #552]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001040:	f7ff fcf2 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8001044:	4885      	ldr	r0, [pc, #532]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8001046:	f7ff fcb1 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 800104a:	4885      	ldr	r0, [pc, #532]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 800104c:	f7ff fcae 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8001050:	4884      	ldr	r0, [pc, #528]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001052:	f7ff fcab 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 8001056:	4884      	ldr	r0, [pc, #528]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001058:	f7ff fca8 	bl	80009ac <Check_Motor>
 800105c:	e17d      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"X") == 0 )
 800105e:	4985      	ldr	r1, [pc, #532]	; (8001274 <HAL_UART_RxCpltCallback+0x5f4>)
 8001060:	487c      	ldr	r0, [pc, #496]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8001062:	f7ff f873 	bl	800014c <strcmp>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d123      	bne.n	80010b4 <HAL_UART_RxCpltCallback+0x434>
					printf("X");
 800106c:	2058      	movs	r0, #88	; 0x58
 800106e:	f004 ffa9 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,BACKWARD);
 8001072:	f04f 31ff 	mov.w	r1, #4294967295
 8001076:	4879      	ldr	r0, [pc, #484]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8001078:	f7ff fcd6 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,BACKWARD);
 800107c:	f04f 31ff 	mov.w	r1, #4294967295
 8001080:	4877      	ldr	r0, [pc, #476]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001082:	f7ff fcd1 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,BACKWARD);
 8001086:	f04f 31ff 	mov.w	r1, #4294967295
 800108a:	4876      	ldr	r0, [pc, #472]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 800108c:	f7ff fccc 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,BACKWARD);
 8001090:	f04f 31ff 	mov.w	r1, #4294967295
 8001094:	4874      	ldr	r0, [pc, #464]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001096:	f7ff fcc7 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 800109a:	4870      	ldr	r0, [pc, #448]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 800109c:	f7ff fc86 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 80010a0:	486f      	ldr	r0, [pc, #444]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 80010a2:	f7ff fc83 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 80010a6:	486f      	ldr	r0, [pc, #444]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 80010a8:	f7ff fc80 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 80010ac:	486e      	ldr	r0, [pc, #440]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 80010ae:	f7ff fc7d 	bl	80009ac <Check_Motor>
 80010b2:	e152      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"Q") == 0 )
 80010b4:	4970      	ldr	r1, [pc, #448]	; (8001278 <HAL_UART_RxCpltCallback+0x5f8>)
 80010b6:	4867      	ldr	r0, [pc, #412]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 80010b8:	f7ff f848 	bl	800014c <strcmp>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d11f      	bne.n	8001102 <HAL_UART_RxCpltCallback+0x482>
					printf("Q");
 80010c2:	2051      	movs	r0, #81	; 0x51
 80010c4:	f004 ff7e 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,FORWARD);
 80010c8:	2101      	movs	r1, #1
 80010ca:	4864      	ldr	r0, [pc, #400]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 80010cc:	f7ff fcac 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,FORWARD);
 80010d0:	2101      	movs	r1, #1
 80010d2:	4863      	ldr	r0, [pc, #396]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 80010d4:	f7ff fca8 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 80010d8:	2100      	movs	r1, #0
 80010da:	4862      	ldr	r0, [pc, #392]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 80010dc:	f7ff fca4 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 80010e0:	2100      	movs	r1, #0
 80010e2:	4861      	ldr	r0, [pc, #388]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 80010e4:	f7ff fca0 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 80010e8:	485c      	ldr	r0, [pc, #368]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 80010ea:	f7ff fc5f 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 80010ee:	485c      	ldr	r0, [pc, #368]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 80010f0:	f7ff fc5c 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 80010f4:	485b      	ldr	r0, [pc, #364]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 80010f6:	f7ff fc59 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 80010fa:	485b      	ldr	r0, [pc, #364]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 80010fc:	f7ff fc56 	bl	80009ac <Check_Motor>
 8001100:	e12b      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"E") == 0 ) // E   
 8001102:	495e      	ldr	r1, [pc, #376]	; (800127c <HAL_UART_RxCpltCallback+0x5fc>)
 8001104:	4853      	ldr	r0, [pc, #332]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8001106:	f7ff f821 	bl	800014c <strcmp>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d11f      	bne.n	8001150 <HAL_UART_RxCpltCallback+0x4d0>
					printf("E");
 8001110:	2045      	movs	r0, #69	; 0x45
 8001112:	f004 ff57 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,HOLD);
 8001116:	2100      	movs	r1, #0
 8001118:	4850      	ldr	r0, [pc, #320]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 800111a:	f7ff fc85 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 800111e:	2100      	movs	r1, #0
 8001120:	484f      	ldr	r0, [pc, #316]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001122:	f7ff fc81 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,FORWARD);
 8001126:	2101      	movs	r1, #1
 8001128:	484e      	ldr	r0, [pc, #312]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 800112a:	f7ff fc7d 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,FORWARD);
 800112e:	2101      	movs	r1, #1
 8001130:	484d      	ldr	r0, [pc, #308]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001132:	f7ff fc79 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8001136:	4849      	ldr	r0, [pc, #292]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8001138:	f7ff fc38 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 800113c:	4848      	ldr	r0, [pc, #288]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 800113e:	f7ff fc35 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8001142:	4848      	ldr	r0, [pc, #288]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001144:	f7ff fc32 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 8001148:	4847      	ldr	r0, [pc, #284]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 800114a:	f7ff fc2f 	bl	80009ac <Check_Motor>
 800114e:	e104      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"Z") == 0 )
 8001150:	494b      	ldr	r1, [pc, #300]	; (8001280 <HAL_UART_RxCpltCallback+0x600>)
 8001152:	4840      	ldr	r0, [pc, #256]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 8001154:	f7fe fffa 	bl	800014c <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d121      	bne.n	80011a2 <HAL_UART_RxCpltCallback+0x522>
					printf("Z");
 800115e:	205a      	movs	r0, #90	; 0x5a
 8001160:	f004 ff30 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,BACKWARD);
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	483c      	ldr	r0, [pc, #240]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 800116a:	f7ff fc5d 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,BACKWARD);
 800116e:	f04f 31ff 	mov.w	r1, #4294967295
 8001172:	483b      	ldr	r0, [pc, #236]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001174:	f7ff fc58 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 8001178:	2100      	movs	r1, #0
 800117a:	483a      	ldr	r0, [pc, #232]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 800117c:	f7ff fc54 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 8001180:	2100      	movs	r1, #0
 8001182:	4839      	ldr	r0, [pc, #228]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001184:	f7ff fc50 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8001188:	4834      	ldr	r0, [pc, #208]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 800118a:	f7ff fc0f 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 800118e:	4834      	ldr	r0, [pc, #208]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001190:	f7ff fc0c 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8001194:	4833      	ldr	r0, [pc, #204]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001196:	f7ff fc09 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 800119a:	4833      	ldr	r0, [pc, #204]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 800119c:	f7ff fc06 	bl	80009ac <Check_Motor>
 80011a0:	e0db      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"C") == 0 )
 80011a2:	4938      	ldr	r1, [pc, #224]	; (8001284 <HAL_UART_RxCpltCallback+0x604>)
 80011a4:	482b      	ldr	r0, [pc, #172]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 80011a6:	f7fe ffd1 	bl	800014c <strcmp>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d121      	bne.n	80011f4 <HAL_UART_RxCpltCallback+0x574>
					printf("C");
 80011b0:	2043      	movs	r0, #67	; 0x43
 80011b2:	f004 ff07 	bl	8005fc4 <putchar>
					Set_Motor(&Motor1,HOLD);
 80011b6:	2100      	movs	r1, #0
 80011b8:	4828      	ldr	r0, [pc, #160]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 80011ba:	f7ff fc35 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 80011be:	2100      	movs	r1, #0
 80011c0:	4827      	ldr	r0, [pc, #156]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 80011c2:	f7ff fc31 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,BACKWARD);
 80011c6:	f04f 31ff 	mov.w	r1, #4294967295
 80011ca:	4826      	ldr	r0, [pc, #152]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 80011cc:	f7ff fc2c 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,BACKWARD);
 80011d0:	f04f 31ff 	mov.w	r1, #4294967295
 80011d4:	4824      	ldr	r0, [pc, #144]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 80011d6:	f7ff fc27 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 80011da:	4820      	ldr	r0, [pc, #128]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 80011dc:	f7ff fbe6 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 80011e0:	481f      	ldr	r0, [pc, #124]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 80011e2:	f7ff fbe3 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 80011e6:	481f      	ldr	r0, [pc, #124]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 80011e8:	f7ff fbe0 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 80011ec:	481e      	ldr	r0, [pc, #120]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 80011ee:	f7ff fbdd 	bl	80009ac <Check_Motor>
 80011f2:	e0b2      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if(strcmp(uart3.rxbuf,"Dial Mode = OFF") == 0)
 80011f4:	4924      	ldr	r1, [pc, #144]	; (8001288 <HAL_UART_RxCpltCallback+0x608>)
 80011f6:	4817      	ldr	r0, [pc, #92]	; (8001254 <HAL_UART_RxCpltCallback+0x5d4>)
 80011f8:	f7fe ffa8 	bl	800014c <strcmp>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d14a      	bne.n	8001298 <HAL_UART_RxCpltCallback+0x618>
					printf("Switch & Dial : OFF");
 8001202:	4822      	ldr	r0, [pc, #136]	; (800128c <HAL_UART_RxCpltCallback+0x60c>)
 8001204:	f004 fec6 	bl	8005f94 <iprintf>
					HAL_TIM_OC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8001208:	2100      	movs	r1, #0
 800120a:	4821      	ldr	r0, [pc, #132]	; (8001290 <HAL_UART_RxCpltCallback+0x610>)
 800120c:	f003 f932 	bl	8004474 <HAL_TIM_OC_Stop_IT>
					Dial_Mode_Flag = OFF;
 8001210:	4b20      	ldr	r3, [pc, #128]	; (8001294 <HAL_UART_RxCpltCallback+0x614>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
					Set_Motor(&Motor1,HOLD);
 8001216:	2100      	movs	r1, #0
 8001218:	4810      	ldr	r0, [pc, #64]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 800121a:	f7ff fc05 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 800121e:	2100      	movs	r1, #0
 8001220:	480f      	ldr	r0, [pc, #60]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 8001222:	f7ff fc01 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 8001226:	2100      	movs	r1, #0
 8001228:	480e      	ldr	r0, [pc, #56]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 800122a:	f7ff fbfd 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 800122e:	2100      	movs	r1, #0
 8001230:	480d      	ldr	r0, [pc, #52]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 8001232:	f7ff fbf9 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 8001236:	4809      	ldr	r0, [pc, #36]	; (800125c <HAL_UART_RxCpltCallback+0x5dc>)
 8001238:	f7ff fbb8 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 800123c:	4808      	ldr	r0, [pc, #32]	; (8001260 <HAL_UART_RxCpltCallback+0x5e0>)
 800123e:	f7ff fbb5 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 8001242:	4808      	ldr	r0, [pc, #32]	; (8001264 <HAL_UART_RxCpltCallback+0x5e4>)
 8001244:	f7ff fbb2 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 8001248:	4807      	ldr	r0, [pc, #28]	; (8001268 <HAL_UART_RxCpltCallback+0x5e8>)
 800124a:	f7ff fbaf 	bl	80009ac <Check_Motor>
 800124e:	e084      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
 8001250:	080072a8 	.word	0x080072a8
 8001254:	2000096f 	.word	0x2000096f
 8001258:	080072b8 	.word	0x080072b8
 800125c:	20000040 	.word	0x20000040
 8001260:	20000054 	.word	0x20000054
 8001264:	20000068 	.word	0x20000068
 8001268:	2000007c 	.word	0x2000007c
 800126c:	080072c8 	.word	0x080072c8
 8001270:	080072cc 	.word	0x080072cc
 8001274:	080072d0 	.word	0x080072d0
 8001278:	080072d4 	.word	0x080072d4
 800127c:	080072d8 	.word	0x080072d8
 8001280:	080072dc 	.word	0x080072dc
 8001284:	080072e0 	.word	0x080072e0
 8001288:	080072e4 	.word	0x080072e4
 800128c:	080072f4 	.word	0x080072f4
 8001290:	200011c8 	.word	0x200011c8
 8001294:	20000090 	.word	0x20000090
				else if(strcmp(uart3.rxbuf,"Dial Mode = ON") == 0)
 8001298:	4996      	ldr	r1, [pc, #600]	; (80014f4 <HAL_UART_RxCpltCallback+0x874>)
 800129a:	4897      	ldr	r0, [pc, #604]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 800129c:	f7fe ff56 	bl	800014c <strcmp>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d126      	bne.n	80012f4 <HAL_UART_RxCpltCallback+0x674>
					printf("Switch & Dial : ON");
 80012a6:	4895      	ldr	r0, [pc, #596]	; (80014fc <HAL_UART_RxCpltCallback+0x87c>)
 80012a8:	f004 fe74 	bl	8005f94 <iprintf>
					HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 80012ac:	2100      	movs	r1, #0
 80012ae:	4894      	ldr	r0, [pc, #592]	; (8001500 <HAL_UART_RxCpltCallback+0x880>)
 80012b0:	f002 fff8 	bl	80042a4 <HAL_TIM_OC_Start_IT>
					Dial_Mode_Flag = ON;
 80012b4:	4b93      	ldr	r3, [pc, #588]	; (8001504 <HAL_UART_RxCpltCallback+0x884>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
					Set_Motor(&Motor1,HOLD);
 80012ba:	2100      	movs	r1, #0
 80012bc:	4892      	ldr	r0, [pc, #584]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 80012be:	f7ff fbb3 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor2,HOLD);
 80012c2:	2100      	movs	r1, #0
 80012c4:	4891      	ldr	r0, [pc, #580]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80012c6:	f7ff fbaf 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor3,HOLD);
 80012ca:	2100      	movs	r1, #0
 80012cc:	4890      	ldr	r0, [pc, #576]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 80012ce:	f7ff fbab 	bl	8000a28 <Set_Motor>
					Set_Motor(&Motor4,HOLD);
 80012d2:	2100      	movs	r1, #0
 80012d4:	488f      	ldr	r0, [pc, #572]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 80012d6:	f7ff fba7 	bl	8000a28 <Set_Motor>
					Check_Motor(&Motor1);
 80012da:	488b      	ldr	r0, [pc, #556]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 80012dc:	f7ff fb66 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor2);
 80012e0:	488a      	ldr	r0, [pc, #552]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80012e2:	f7ff fb63 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor3);
 80012e6:	488a      	ldr	r0, [pc, #552]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 80012e8:	f7ff fb60 	bl	80009ac <Check_Motor>
					Check_Motor(&Motor4);
 80012ec:	4889      	ldr	r0, [pc, #548]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 80012ee:	f7ff fb5d 	bl	80009ac <Check_Motor>
 80012f2:	e032      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if ( strcmp(uart3.rxbuf,"LD1") == 0 )
 80012f4:	4988      	ldr	r1, [pc, #544]	; (8001518 <HAL_UART_RxCpltCallback+0x898>)
 80012f6:	4880      	ldr	r0, [pc, #512]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 80012f8:	f7fe ff28 	bl	800014c <strcmp>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d105      	bne.n	800130e <HAL_UART_RxCpltCallback+0x68e>
					HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 8001302:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001306:	4885      	ldr	r0, [pc, #532]	; (800151c <HAL_UART_RxCpltCallback+0x89c>)
 8001308:	f002 f8f3 	bl	80034f2 <HAL_GPIO_TogglePin>
 800130c:	e025      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if ( strcmp(uart3.rxbuf,"LD2") == 0 )
 800130e:	4984      	ldr	r1, [pc, #528]	; (8001520 <HAL_UART_RxCpltCallback+0x8a0>)
 8001310:	4879      	ldr	r0, [pc, #484]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 8001312:	f7fe ff1b 	bl	800014c <strcmp>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d105      	bne.n	8001328 <HAL_UART_RxCpltCallback+0x6a8>
					HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 800131c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001320:	487e      	ldr	r0, [pc, #504]	; (800151c <HAL_UART_RxCpltCallback+0x89c>)
 8001322:	f002 f8e6 	bl	80034f2 <HAL_GPIO_TogglePin>
 8001326:	e018      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if ( strcmp(uart3.rxbuf,"LD3") == 0 )
 8001328:	497e      	ldr	r1, [pc, #504]	; (8001524 <HAL_UART_RxCpltCallback+0x8a4>)
 800132a:	4873      	ldr	r0, [pc, #460]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 800132c:	f7fe ff0e 	bl	800014c <strcmp>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d105      	bne.n	8001342 <HAL_UART_RxCpltCallback+0x6c2>
					HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 8001336:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800133a:	4878      	ldr	r0, [pc, #480]	; (800151c <HAL_UART_RxCpltCallback+0x89c>)
 800133c:	f002 f8d9 	bl	80034f2 <HAL_GPIO_TogglePin>
 8001340:	e00b      	b.n	800135a <HAL_UART_RxCpltCallback+0x6da>
				else if ( strcmp(uart3.rxbuf,"LD4") == 0 )
 8001342:	4979      	ldr	r1, [pc, #484]	; (8001528 <HAL_UART_RxCpltCallback+0x8a8>)
 8001344:	486c      	ldr	r0, [pc, #432]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 8001346:	f7fe ff01 	bl	800014c <strcmp>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d104      	bne.n	800135a <HAL_UART_RxCpltCallback+0x6da>
					HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8001350:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001354:	4875      	ldr	r0, [pc, #468]	; (800152c <HAL_UART_RxCpltCallback+0x8ac>)
 8001356:	f002 f8cc 	bl	80034f2 <HAL_GPIO_TogglePin>
				if(scroll_flag == ON)
 800135a:	4b75      	ldr	r3, [pc, #468]	; (8001530 <HAL_UART_RxCpltCallback+0x8b0>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b01      	cmp	r3, #1
 8001360:	f040 8091 	bne.w	8001486 <HAL_UART_RxCpltCallback+0x806>
					printf("CODE\n");
 8001364:	4873      	ldr	r0, [pc, #460]	; (8001534 <HAL_UART_RxCpltCallback+0x8b4>)
 8001366:	f004 feaf 	bl	80060c8 <puts>
					if(sel == '1')
 800136a:	4b73      	ldr	r3, [pc, #460]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b31      	cmp	r3, #49	; 0x31
 8001370:	d119      	bne.n	80013a6 <HAL_UART_RxCpltCallback+0x726>
						sel = '\0';
 8001372:	4b71      	ldr	r3, [pc, #452]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
						Motor1.Pwm->Step = atoi(uart3.rxbuf);
 8001378:	485f      	ldr	r0, [pc, #380]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 800137a:	f004 fdd5 	bl	8005f28 <atoi>
 800137e:	4602      	mov	r2, r0
 8001380:	4b61      	ldr	r3, [pc, #388]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	60da      	str	r2, [r3, #12]
						analogWrite_ch1(Motor1.Pwm->Step);
 8001386:	4b60      	ldr	r3, [pc, #384]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	4618      	mov	r0, r3
 800138e:	f000 fe03 	bl	8001f98 <analogWrite_ch1>
						printf("%s PWM STEP : %d\n",Motor1.Name, Motor1.Pwm->Step);
 8001392:	4b5d      	ldr	r3, [pc, #372]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 8001394:	6899      	ldr	r1, [r3, #8]
 8001396:	4b5c      	ldr	r3, [pc, #368]	; (8001508 <HAL_UART_RxCpltCallback+0x888>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	461a      	mov	r2, r3
 800139e:	4867      	ldr	r0, [pc, #412]	; (800153c <HAL_UART_RxCpltCallback+0x8bc>)
 80013a0:	f004 fdf8 	bl	8005f94 <iprintf>
 80013a4:	e06c      	b.n	8001480 <HAL_UART_RxCpltCallback+0x800>
					else if ( sel == '2')
 80013a6:	4b64      	ldr	r3, [pc, #400]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b32      	cmp	r3, #50	; 0x32
 80013ac:	d119      	bne.n	80013e2 <HAL_UART_RxCpltCallback+0x762>
						sel = '\0';
 80013ae:	4b62      	ldr	r3, [pc, #392]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
						Motor2.Pwm->Step = atoi(uart3.rxbuf);
 80013b4:	4850      	ldr	r0, [pc, #320]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 80013b6:	f004 fdb7 	bl	8005f28 <atoi>
 80013ba:	4602      	mov	r2, r0
 80013bc:	4b53      	ldr	r3, [pc, #332]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	60da      	str	r2, [r3, #12]
						analogWrite_ch2(Motor2.Pwm->Step);
 80013c2:	4b52      	ldr	r3, [pc, #328]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 fe1b 	bl	8002004 <analogWrite_ch2>
						printf("%s PWM STEP : %d\n",Motor2.Name, Motor2.Pwm->Step);
 80013ce:	4b4f      	ldr	r3, [pc, #316]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80013d0:	6899      	ldr	r1, [r3, #8]
 80013d2:	4b4e      	ldr	r3, [pc, #312]	; (800150c <HAL_UART_RxCpltCallback+0x88c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	461a      	mov	r2, r3
 80013da:	4858      	ldr	r0, [pc, #352]	; (800153c <HAL_UART_RxCpltCallback+0x8bc>)
 80013dc:	f004 fdda 	bl	8005f94 <iprintf>
 80013e0:	e04e      	b.n	8001480 <HAL_UART_RxCpltCallback+0x800>
					else if ( sel == '3')
 80013e2:	4b55      	ldr	r3, [pc, #340]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b33      	cmp	r3, #51	; 0x33
 80013e8:	d119      	bne.n	800141e <HAL_UART_RxCpltCallback+0x79e>
						sel = '\0';
 80013ea:	4b53      	ldr	r3, [pc, #332]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
						Motor3.Pwm->Step = atoi(uart3.rxbuf);
 80013f0:	4841      	ldr	r0, [pc, #260]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 80013f2:	f004 fd99 	bl	8005f28 <atoi>
 80013f6:	4602      	mov	r2, r0
 80013f8:	4b45      	ldr	r3, [pc, #276]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	60da      	str	r2, [r3, #12]
						analogWrite_ch3(Motor3.Pwm->Step);
 80013fe:	4b44      	ldr	r3, [pc, #272]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fe33 	bl	8002070 <analogWrite_ch3>
						printf("%s PWM STEP : %d\n",Motor3.Name, Motor3.Pwm->Step);
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 800140c:	6899      	ldr	r1, [r3, #8]
 800140e:	4b40      	ldr	r3, [pc, #256]	; (8001510 <HAL_UART_RxCpltCallback+0x890>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	461a      	mov	r2, r3
 8001416:	4849      	ldr	r0, [pc, #292]	; (800153c <HAL_UART_RxCpltCallback+0x8bc>)
 8001418:	f004 fdbc 	bl	8005f94 <iprintf>
 800141c:	e030      	b.n	8001480 <HAL_UART_RxCpltCallback+0x800>
					else if ( sel == '4')
 800141e:	4b46      	ldr	r3, [pc, #280]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b34      	cmp	r3, #52	; 0x34
 8001424:	d119      	bne.n	800145a <HAL_UART_RxCpltCallback+0x7da>
						sel = '\0';
 8001426:	4b44      	ldr	r3, [pc, #272]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
						Motor4.Pwm->Step = atoi(uart3.rxbuf);
 800142c:	4832      	ldr	r0, [pc, #200]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 800142e:	f004 fd7b 	bl	8005f28 <atoi>
 8001432:	4602      	mov	r2, r0
 8001434:	4b37      	ldr	r3, [pc, #220]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	60da      	str	r2, [r3, #12]
						analogWrite_ch4(Motor4.Pwm->Step);
 800143a:	4b36      	ldr	r3, [pc, #216]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fe4b 	bl	80020dc <analogWrite_ch4>
						printf("%s PWM STEP : %d\n",Motor4.Name, Motor4.Pwm->Step);
 8001446:	4b33      	ldr	r3, [pc, #204]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 8001448:	6899      	ldr	r1, [r3, #8]
 800144a:	4b32      	ldr	r3, [pc, #200]	; (8001514 <HAL_UART_RxCpltCallback+0x894>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	461a      	mov	r2, r3
 8001452:	483a      	ldr	r0, [pc, #232]	; (800153c <HAL_UART_RxCpltCallback+0x8bc>)
 8001454:	f004 fd9e 	bl	8005f94 <iprintf>
 8001458:	e012      	b.n	8001480 <HAL_UART_RxCpltCallback+0x800>
					else if ( sel == '5')
 800145a:	4b37      	ldr	r3, [pc, #220]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b35      	cmp	r3, #53	; 0x35
 8001460:	d10e      	bne.n	8001480 <HAL_UART_RxCpltCallback+0x800>
						sel = '\0';
 8001462:	4b35      	ldr	r3, [pc, #212]	; (8001538 <HAL_UART_RxCpltCallback+0x8b8>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
						uint32_t Pwm_Step = atoi(uart3.rxbuf);
 8001468:	4823      	ldr	r0, [pc, #140]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 800146a:	f004 fd5d 	bl	8005f28 <atoi>
 800146e:	4603      	mov	r3, r0
 8001470:	60fb      	str	r3, [r7, #12]
						analogWrite(Pwm_Step);
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f000 fd3e 	bl	8001ef4 <analogWrite>
						printf("All Motor PWM STEP : %d\n",Pwm_Step) ;
 8001478:	68f9      	ldr	r1, [r7, #12]
 800147a:	4831      	ldr	r0, [pc, #196]	; (8001540 <HAL_UART_RxCpltCallback+0x8c0>)
 800147c:	f004 fd8a 	bl	8005f94 <iprintf>
					scroll_flag = OFF;
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <HAL_UART_RxCpltCallback+0x8b0>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
				strclr(uart3.rxbuf);
 8001486:	481c      	ldr	r0, [pc, #112]	; (80014f8 <HAL_UART_RxCpltCallback+0x878>)
 8001488:	f7ff f9ca 	bl	8000820 <strclr>
				uart3.rxcnt = 0;
 800148c:	4b2d      	ldr	r3, [pc, #180]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 800148e:	2200      	movs	r2, #0
 8001490:	711a      	strb	r2, [r3, #4]
}
 8001492:	e084      	b.n	800159e <HAL_UART_RxCpltCallback+0x91e>
			else if ( uart3.rxdata == '\b')
 8001494:	4b2b      	ldr	r3, [pc, #172]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 8001496:	799b      	ldrb	r3, [r3, #6]
 8001498:	2b08      	cmp	r3, #8
 800149a:	d15b      	bne.n	8001554 <HAL_UART_RxCpltCallback+0x8d4>
				uart3.rxdata = '\0';
 800149c:	4b29      	ldr	r3, [pc, #164]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	719a      	strb	r2, [r3, #6]
				HAL_UART_Transmit(&huart1, (uint8_t *)" ", 1, 0xFFFF);
 80014a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014a6:	2201      	movs	r2, #1
 80014a8:	4927      	ldr	r1, [pc, #156]	; (8001548 <HAL_UART_RxCpltCallback+0x8c8>)
 80014aa:	4828      	ldr	r0, [pc, #160]	; (800154c <HAL_UART_RxCpltCallback+0x8cc>)
 80014ac:	f004 f851 	bl	8005552 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t *)"\b", 1, 0xFFFF);
 80014b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b4:	2201      	movs	r2, #1
 80014b6:	4926      	ldr	r1, [pc, #152]	; (8001550 <HAL_UART_RxCpltCallback+0x8d0>)
 80014b8:	4824      	ldr	r0, [pc, #144]	; (800154c <HAL_UART_RxCpltCallback+0x8cc>)
 80014ba:	f004 f84a 	bl	8005552 <HAL_UART_Transmit>
				uart3.rxcnt--;
 80014be:	4b21      	ldr	r3, [pc, #132]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014c0:	791b      	ldrb	r3, [r3, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014c8:	711a      	strb	r2, [r3, #4]
				uart3.rxbuf[uart3.rxcnt] = '\0';
 80014ca:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014cc:	791b      	ldrb	r3, [r3, #4]
 80014ce:	461a      	mov	r2, r3
 80014d0:	4b1c      	ldr	r3, [pc, #112]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014d2:	4413      	add	r3, r2
 80014d4:	2200      	movs	r2, #0
 80014d6:	71da      	strb	r2, [r3, #7]
				uart3.rxcnt--;
 80014d8:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014da:	791b      	ldrb	r3, [r3, #4]
 80014dc:	3b01      	subs	r3, #1
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b18      	ldr	r3, [pc, #96]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014e2:	711a      	strb	r2, [r3, #4]
				uart3.rxbuf[uart3.rxcnt] = '\0';
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014e6:	791b      	ldrb	r3, [r3, #4]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <HAL_UART_RxCpltCallback+0x8c4>)
 80014ec:	4413      	add	r3, r2
 80014ee:	2200      	movs	r2, #0
 80014f0:	71da      	strb	r2, [r3, #7]
}
 80014f2:	e054      	b.n	800159e <HAL_UART_RxCpltCallback+0x91e>
 80014f4:	08007308 	.word	0x08007308
 80014f8:	2000096f 	.word	0x2000096f
 80014fc:	08007318 	.word	0x08007318
 8001500:	200011c8 	.word	0x200011c8
 8001504:	20000090 	.word	0x20000090
 8001508:	20000040 	.word	0x20000040
 800150c:	20000054 	.word	0x20000054
 8001510:	20000068 	.word	0x20000068
 8001514:	2000007c 	.word	0x2000007c
 8001518:	0800732c 	.word	0x0800732c
 800151c:	40010c00 	.word	0x40010c00
 8001520:	08007330 	.word	0x08007330
 8001524:	08007334 	.word	0x08007334
 8001528:	08007338 	.word	0x08007338
 800152c:	40010800 	.word	0x40010800
 8001530:	20000092 	.word	0x20000092
 8001534:	0800733c 	.word	0x0800733c
 8001538:	20001178 	.word	0x20001178
 800153c:	08007344 	.word	0x08007344
 8001540:	08007358 	.word	0x08007358
 8001544:	20000968 	.word	0x20000968
 8001548:	08007280 	.word	0x08007280
 800154c:	20001210 	.word	0x20001210
 8001550:	08007284 	.word	0x08007284
			else if( uart3.rxdata == ':') //
 8001554:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001556:	799b      	ldrb	r3, [r3, #6]
 8001558:	2b3a      	cmp	r3, #58	; 0x3a
 800155a:	d120      	bne.n	800159e <HAL_UART_RxCpltCallback+0x91e>
				uart3.rxcnt--;
 800155c:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 800155e:	791b      	ldrb	r3, [r3, #4]
 8001560:	3b01      	subs	r3, #1
 8001562:	b2da      	uxtb	r2, r3
 8001564:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001566:	711a      	strb	r2, [r3, #4]
				uart3.rxbuf[uart3.rxcnt] = '\0';
 8001568:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 800156a:	791b      	ldrb	r3, [r3, #4]
 800156c:	461a      	mov	r2, r3
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001570:	4413      	add	r3, r2
 8001572:	2200      	movs	r2, #0
 8001574:	71da      	strb	r2, [r3, #7]
				uart3.rxcnt--;
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001578:	791b      	ldrb	r3, [r3, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001580:	711a      	strb	r2, [r3, #4]
				sel = uart3.rxbuf[uart3.rxcnt];
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001584:	791b      	ldrb	r3, [r3, #4]
 8001586:	461a      	mov	r2, r3
 8001588:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 800158a:	4413      	add	r3, r2
 800158c:	79da      	ldrb	r2, [r3, #7]
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <HAL_UART_RxCpltCallback+0x92c>)
 8001590:	701a      	strb	r2, [r3, #0]
				uart3.rxcnt = 0;
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <HAL_UART_RxCpltCallback+0x928>)
 8001594:	2200      	movs	r2, #0
 8001596:	711a      	strb	r2, [r3, #4]
				scroll_flag = ON;
 8001598:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <HAL_UART_RxCpltCallback+0x930>)
 800159a:	2201      	movs	r2, #1
 800159c:	701a      	strb	r2, [r3, #0]
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000968 	.word	0x20000968
 80015ac:	20001178 	.word	0x20001178
 80015b0:	20000092 	.word	0x20000092

080015b4 <HAL_TIM_OC_DelayElapsedCallback>:



void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]




	if( htim->Instance == TIM4  && htim ->Channel  ==  HAL_TIM_ACTIVE_CHANNEL_1  )
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a67      	ldr	r2, [pc, #412]	; (8001760 <HAL_TIM_OC_DelayElapsedCallback+0x1ac>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	f040 80c7 	bne.w	8001756 <HAL_TIM_OC_DelayElapsedCallback+0x1a2>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	7f1b      	ldrb	r3, [r3, #28]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	f040 80c2 	bne.w	8001756 <HAL_TIM_OC_DelayElapsedCallback+0x1a2>
	{


		// adc  pwm  .

		HAL_ADC_Start(&hadc1);
 80015d2:	4864      	ldr	r0, [pc, #400]	; (8001764 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 80015d4:	f000 fff0 	bl	80025b8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 0xffff);
 80015d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80015dc:	4861      	ldr	r0, [pc, #388]	; (8001764 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 80015de:	f001 f8c5 	bl	800276c <HAL_ADC_PollForConversion>

		adc_resolution  = HAL_ADC_GetValue(&hadc1);
 80015e2:	4860      	ldr	r0, [pc, #384]	; (8001764 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 80015e4:	f001 f9c8 	bl	8002978 <HAL_ADC_GetValue>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4a5f      	ldr	r2, [pc, #380]	; (8001768 <HAL_TIM_OC_DelayElapsedCallback+0x1b4>)
 80015ec:	6013      	str	r3, [r2, #0]

		pwm_resolution =   floor( adc_resolution *  MAX_PWM_RESOLUTION/MAX_ADC_RESOLUTION ); // 0 ~ MAX_PWM_RESOLUTION  .
 80015ee:	4b5e      	ldr	r3, [pc, #376]	; (8001768 <HAL_TIM_OC_DelayElapsedCallback+0x1b4>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b5b      	ldr	r3, [pc, #364]	; (800176c <HAL_TIM_OC_DelayElapsedCallback+0x1b8>)
 80015fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001602:	1ad2      	subs	r2, r2, r3
 8001604:	0852      	lsrs	r2, r2, #1
 8001606:	4413      	add	r3, r2
 8001608:	0adb      	lsrs	r3, r3, #11
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe feea 	bl	80003e4 <__aeabi_ui2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4610      	mov	r0, r2
 8001616:	4619      	mov	r1, r3
 8001618:	f7fe ff5e 	bl	80004d8 <__aeabi_d2uiz>
 800161c:	4603      	mov	r3, r0
 800161e:	4a54      	ldr	r2, [pc, #336]	; (8001770 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 8001620:	6013      	str	r3, [r2, #0]

		analogWrite(pwm_resolution);
 8001622:	4b53      	ldr	r3, [pc, #332]	; (8001770 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fc64 	bl	8001ef4 <analogWrite>

		printf("ADC Resolution : %d\n",adc_resolution);
 800162c:	4b4e      	ldr	r3, [pc, #312]	; (8001768 <HAL_TIM_OC_DelayElapsedCallback+0x1b4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4619      	mov	r1, r3
 8001632:	4850      	ldr	r0, [pc, #320]	; (8001774 <HAL_TIM_OC_DelayElapsedCallback+0x1c0>)
 8001634:	f004 fcae 	bl	8005f94 <iprintf>
		printf("PWM Resolution : %d\n",pwm_resolution);
 8001638:	4b4d      	ldr	r3, [pc, #308]	; (8001770 <HAL_TIM_OC_DelayElapsedCallback+0x1bc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4619      	mov	r1, r3
 800163e:	484e      	ldr	r0, [pc, #312]	; (8001778 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8001640:	f004 fca8 	bl	8005f94 <iprintf>

		HAL_ADC_Stop(&hadc1);
 8001644:	4847      	ldr	r0, [pc, #284]	; (8001764 <HAL_TIM_OC_DelayElapsedCallback+0x1b0>)
 8001646:	f001 f865 	bl	8002714 <HAL_ADC_Stop>




		Check_Motor(&Motor1);
 800164a:	484c      	ldr	r0, [pc, #304]	; (800177c <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 800164c:	f7ff f9ae 	bl	80009ac <Check_Motor>
		Check_Motor(&Motor2);
 8001650:	484b      	ldr	r0, [pc, #300]	; (8001780 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 8001652:	f7ff f9ab 	bl	80009ac <Check_Motor>
		Check_Motor(&Motor3);
 8001656:	484b      	ldr	r0, [pc, #300]	; (8001784 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8001658:	f7ff f9a8 	bl	80009ac <Check_Motor>
		Check_Motor(&Motor4);
 800165c:	484a      	ldr	r0, [pc, #296]	; (8001788 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 800165e:	f7ff f9a5 	bl	80009ac <Check_Motor>




		if( Check_Switch(SW1_PIN))
 8001662:	2080      	movs	r0, #128	; 0x80
 8001664:	f7ff f8e8 	bl	8000838 <Check_Switch>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d014      	beq.n	8001698 <HAL_TIM_OC_DelayElapsedCallback+0xe4>
		{


			// printf("SW1 : puhsed\n");
			HAL_GPIO_TogglePin(LD1_GPIO_PORT,LD1_PIN);
 800166e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001672:	4846      	ldr	r0, [pc, #280]	; (800178c <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 8001674:	f001 ff3d 	bl	80034f2 <HAL_GPIO_TogglePin>
			if(Check_Motor(&Motor1) == HOLD )
 8001678:	4840      	ldr	r0, [pc, #256]	; (800177c <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 800167a:	f7ff f997 	bl	80009ac <Check_Motor>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d104      	bne.n	800168e <HAL_TIM_OC_DelayElapsedCallback+0xda>
				Set_Motor(&Motor1,FORWARD);
 8001684:	2101      	movs	r1, #1
 8001686:	483d      	ldr	r0, [pc, #244]	; (800177c <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 8001688:	f7ff f9ce 	bl	8000a28 <Set_Motor>
 800168c:	e007      	b.n	800169e <HAL_TIM_OC_DelayElapsedCallback+0xea>



			else Set_Motor(&Motor1,HOLD);
 800168e:	2100      	movs	r1, #0
 8001690:	483a      	ldr	r0, [pc, #232]	; (800177c <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 8001692:	f7ff f9c9 	bl	8000a28 <Set_Motor>
 8001696:	e002      	b.n	800169e <HAL_TIM_OC_DelayElapsedCallback+0xea>


		}
		else if ( !Check_Switch(SW1_PIN)) {} // printf("SW1 : Pulled\n");
 8001698:	2080      	movs	r0, #128	; 0x80
 800169a:	f7ff f8cd 	bl	8000838 <Check_Switch>





		if( Check_Switch(SW2_PIN))
 800169e:	2001      	movs	r0, #1
 80016a0:	f7ff f8ca 	bl	8000838 <Check_Switch>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d014      	beq.n	80016d4 <HAL_TIM_OC_DelayElapsedCallback+0x120>
		{


			//printf("SW2 : puhsed\n");
			HAL_GPIO_TogglePin(LD2_GPIO_PORT,LD2_PIN);
 80016aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ae:	4837      	ldr	r0, [pc, #220]	; (800178c <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80016b0:	f001 ff1f 	bl	80034f2 <HAL_GPIO_TogglePin>


			if(Check_Motor(&Motor2) == HOLD )
 80016b4:	4832      	ldr	r0, [pc, #200]	; (8001780 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 80016b6:	f7ff f979 	bl	80009ac <Check_Motor>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d104      	bne.n	80016ca <HAL_TIM_OC_DelayElapsedCallback+0x116>
				Set_Motor(&Motor2,FORWARD);
 80016c0:	2101      	movs	r1, #1
 80016c2:	482f      	ldr	r0, [pc, #188]	; (8001780 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 80016c4:	f7ff f9b0 	bl	8000a28 <Set_Motor>
 80016c8:	e007      	b.n	80016da <HAL_TIM_OC_DelayElapsedCallback+0x126>



			else Set_Motor(&Motor2,HOLD);
 80016ca:	2100      	movs	r1, #0
 80016cc:	482c      	ldr	r0, [pc, #176]	; (8001780 <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 80016ce:	f7ff f9ab 	bl	8000a28 <Set_Motor>
 80016d2:	e002      	b.n	80016da <HAL_TIM_OC_DelayElapsedCallback+0x126>


		}
		else if ( !Check_Switch(SW2_PIN)  ) {} //printf("SW2 : Pulled\n");
 80016d4:	2001      	movs	r0, #1
 80016d6:	f7ff f8af 	bl	8000838 <Check_Switch>

		if( Check_Switch(SW3_PIN))
 80016da:	2002      	movs	r0, #2
 80016dc:	f7ff f8ac 	bl	8000838 <Check_Switch>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d014      	beq.n	8001710 <HAL_TIM_OC_DelayElapsedCallback+0x15c>
		{


			//	printf("SW3 : puhsed\n");
			HAL_GPIO_TogglePin(LD3_GPIO_PORT,LD3_PIN);
 80016e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ea:	4828      	ldr	r0, [pc, #160]	; (800178c <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80016ec:	f001 ff01 	bl	80034f2 <HAL_GPIO_TogglePin>


			if(Check_Motor(&Motor3) == HOLD )
 80016f0:	4824      	ldr	r0, [pc, #144]	; (8001784 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80016f2:	f7ff f95b 	bl	80009ac <Check_Motor>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d104      	bne.n	8001706 <HAL_TIM_OC_DelayElapsedCallback+0x152>
				Set_Motor(&Motor3,FORWARD);
 80016fc:	2101      	movs	r1, #1
 80016fe:	4821      	ldr	r0, [pc, #132]	; (8001784 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8001700:	f7ff f992 	bl	8000a28 <Set_Motor>
 8001704:	e007      	b.n	8001716 <HAL_TIM_OC_DelayElapsedCallback+0x162>



			else Set_Motor(&Motor3,HOLD);
 8001706:	2100      	movs	r1, #0
 8001708:	481e      	ldr	r0, [pc, #120]	; (8001784 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 800170a:	f7ff f98d 	bl	8000a28 <Set_Motor>
 800170e:	e002      	b.n	8001716 <HAL_TIM_OC_DelayElapsedCallback+0x162>


		}
		else if ( !Check_Switch(SW3_PIN)) {}//printf("SW3 : Pulled\n");
 8001710:	2002      	movs	r0, #2
 8001712:	f7ff f891 	bl	8000838 <Check_Switch>

		if( Check_Switch(SW4_PIN))
 8001716:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800171a:	f7ff f88d 	bl	8000838 <Check_Switch>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d014      	beq.n	800174e <HAL_TIM_OC_DelayElapsedCallback+0x19a>
		{


			//	printf("SW4 : puhsed\n");
			HAL_GPIO_TogglePin(LD4_GPIO_PORT,LD4_PIN);
 8001724:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001728:	4819      	ldr	r0, [pc, #100]	; (8001790 <HAL_TIM_OC_DelayElapsedCallback+0x1dc>)
 800172a:	f001 fee2 	bl	80034f2 <HAL_GPIO_TogglePin>


			if(Check_Motor(&Motor4) == HOLD )
 800172e:	4816      	ldr	r0, [pc, #88]	; (8001788 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 8001730:	f7ff f93c 	bl	80009ac <Check_Motor>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d104      	bne.n	8001744 <HAL_TIM_OC_DelayElapsedCallback+0x190>
				Set_Motor(&Motor4,FORWARD);
 800173a:	2101      	movs	r1, #1
 800173c:	4812      	ldr	r0, [pc, #72]	; (8001788 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 800173e:	f7ff f973 	bl	8000a28 <Set_Motor>

	}



}
 8001742:	e008      	b.n	8001756 <HAL_TIM_OC_DelayElapsedCallback+0x1a2>
			else Set_Motor(&Motor4,HOLD);
 8001744:	2100      	movs	r1, #0
 8001746:	4810      	ldr	r0, [pc, #64]	; (8001788 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 8001748:	f7ff f96e 	bl	8000a28 <Set_Motor>
}
 800174c:	e003      	b.n	8001756 <HAL_TIM_OC_DelayElapsedCallback+0x1a2>
		else if ( !Check_Switch(SW4_PIN) ){} // printf("SW4 : Pulled\n");
 800174e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001752:	f7ff f871 	bl	8000838 <Check_Switch>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40000800 	.word	0x40000800
 8001764:	20000120 	.word	0x20000120
 8001768:	20001170 	.word	0x20001170
 800176c:	00100101 	.word	0x00100101
 8001770:	20001174 	.word	0x20001174
 8001774:	08007374 	.word	0x08007374
 8001778:	0800738c 	.word	0x0800738c
 800177c:	20000040 	.word	0x20000040
 8001780:	20000054 	.word	0x20000054
 8001784:	20000068 	.word	0x20000068
 8001788:	2000007c 	.word	0x2000007c
 800178c:	40010c00 	.word	0x40010c00
 8001790:	40010800 	.word	0x40010800

08001794 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
		}

	}
	 */

}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017ae:	4b19      	ldr	r3, [pc, #100]	; (8001814 <HAL_MspInit+0x6c>)
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	4a18      	ldr	r2, [pc, #96]	; (8001814 <HAL_MspInit+0x6c>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6193      	str	r3, [r2, #24]
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <HAL_MspInit+0x6c>)
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <HAL_MspInit+0x6c>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	4a12      	ldr	r2, [pc, #72]	; (8001814 <HAL_MspInit+0x6c>)
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d0:	61d3      	str	r3, [r2, #28]
 80017d2:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_MspInit+0x6c>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	2100      	movs	r1, #0
 80017e2:	2005      	movs	r0, #5
 80017e4:	f001 fbeb 	bl	8002fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80017e8:	2005      	movs	r0, #5
 80017ea:	f001 fc04 	bl	8002ff6 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ee:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <HAL_MspInit+0x70>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	4a04      	ldr	r2, [pc, #16]	; (8001818 <HAL_MspInit+0x70>)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40021000 	.word	0x40021000
 8001818:	40010000 	.word	0x40010000

0800181c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a14      	ldr	r2, [pc, #80]	; (8001888 <HAL_ADC_MspInit+0x6c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d121      	bne.n	8001880 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800183c:	4b13      	ldr	r3, [pc, #76]	; (800188c <HAL_ADC_MspInit+0x70>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a12      	ldr	r2, [pc, #72]	; (800188c <HAL_ADC_MspInit+0x70>)
 8001842:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b10      	ldr	r3, [pc, #64]	; (800188c <HAL_ADC_MspInit+0x70>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <HAL_ADC_MspInit+0x70>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	4a0c      	ldr	r2, [pc, #48]	; (800188c <HAL_ADC_MspInit+0x70>)
 800185a:	f043 0304 	orr.w	r3, r3, #4
 800185e:	6193      	str	r3, [r2, #24]
 8001860:	4b0a      	ldr	r3, [pc, #40]	; (800188c <HAL_ADC_MspInit+0x70>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800186c:	2301      	movs	r3, #1
 800186e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001870:	2303      	movs	r3, #3
 8001872:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4619      	mov	r1, r3
 800187a:	4805      	ldr	r0, [pc, #20]	; (8001890 <HAL_ADC_MspInit+0x74>)
 800187c:	f001 fc86 	bl	800318c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001880:	bf00      	nop
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40012400 	.word	0x40012400
 800188c:	40021000 	.word	0x40021000
 8001890:	40010800 	.word	0x40010800

08001894 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a4:	d10b      	bne.n	80018be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018a6:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <HAL_TIM_Base_MspInit+0x34>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <HAL_TIM_Base_MspInit+0x34>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	61d3      	str	r3, [r2, #28]
 80018b2:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <HAL_TIM_Base_MspInit+0x34>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	40021000 	.word	0x40021000

080018cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a20      	ldr	r2, [pc, #128]	; (8001968 <HAL_UART_MspInit+0x9c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d139      	bne.n	8001960 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ec:	4b1f      	ldr	r3, [pc, #124]	; (800196c <HAL_UART_MspInit+0xa0>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a1e      	ldr	r2, [pc, #120]	; (800196c <HAL_UART_MspInit+0xa0>)
 80018f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b1c      	ldr	r3, [pc, #112]	; (800196c <HAL_UART_MspInit+0xa0>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001904:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_UART_MspInit+0xa0>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a18      	ldr	r2, [pc, #96]	; (800196c <HAL_UART_MspInit+0xa0>)
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b16      	ldr	r3, [pc, #88]	; (800196c <HAL_UART_MspInit+0xa0>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800191c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2302      	movs	r3, #2
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001926:	2303      	movs	r3, #3
 8001928:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192a:	f107 0310 	add.w	r3, r7, #16
 800192e:	4619      	mov	r1, r3
 8001930:	480f      	ldr	r0, [pc, #60]	; (8001970 <HAL_UART_MspInit+0xa4>)
 8001932:	f001 fc2b 	bl	800318c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800193a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001944:	f107 0310 	add.w	r3, r7, #16
 8001948:	4619      	mov	r1, r3
 800194a:	4809      	ldr	r0, [pc, #36]	; (8001970 <HAL_UART_MspInit+0xa4>)
 800194c:	f001 fc1e 	bl	800318c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001950:	2200      	movs	r2, #0
 8001952:	2100      	movs	r1, #0
 8001954:	2025      	movs	r0, #37	; 0x25
 8001956:	f001 fb32 	bl	8002fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800195a:	2025      	movs	r0, #37	; 0x25
 800195c:	f001 fb4b 	bl	8002ff6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001960:	bf00      	nop
 8001962:	3720      	adds	r7, #32
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40013800 	.word	0x40013800
 800196c:	40021000 	.word	0x40021000
 8001970:	40010800 	.word	0x40010800

08001974 <NMI_Handler>:
/* USER CODE BEGIN 1 */



void NMI_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0

}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr

08001980 <HardFault_Handler>:


void HardFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

	while (1)
 8001984:	e7fe      	b.n	8001984 <HardFault_Handler+0x4>

08001986 <MemManage_Handler>:
	{
	}
}

void MemManage_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

	while (1)
 800198a:	e7fe      	b.n	800198a <MemManage_Handler+0x4>

0800198c <BusFault_Handler>:
	}
}


void BusFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

	while (1)
 8001990:	e7fe      	b.n	8001990 <BusFault_Handler+0x4>

08001992 <UsageFault_Handler>:
	}
}


void UsageFault_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0

	while (1)
 8001996:	e7fe      	b.n	8001996 <UsageFault_Handler+0x4>

08001998 <SVC_Handler>:
	}
}


void SVC_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <DebugMon_Handler>:


void DebugMon_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <PendSV_Handler>:


void PendSV_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0

}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr

080019bc <SysTick_Handler>:


void SysTick_Handler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0

	HAL_IncTick();
 80019c0:	f000 fd06 	bl	80023d0 <HAL_IncTick>

}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <RCC_IRQHandler>:

void RCC_IRQHandler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0


}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <TIM2_IRQHandler>:




void TIM2_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <TIM2_IRQHandler+0x10>)
 80019da:	f002 ff53 	bl	8004884 <HAL_TIM_IRQHandler>

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20001180 	.word	0x20001180

080019e8 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim4);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <TIM4_IRQHandler+0x10>)
 80019ee:	f002 ff49 	bl	8004884 <HAL_TIM_IRQHandler>

}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200011c8 	.word	0x200011c8

080019fc <EXTI15_10_IRQHandler>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */

void EXTI15_10_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0


	HAL_GPIO_EXTI_IRQHandler(SW4_PIN);
 8001a00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a04:	f001 fd8e 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0


	HAL_GPIO_EXTI_IRQHandler(SW1_PIN);
 8001a10:	2080      	movs	r0, #128	; 0x80
 8001a12:	f001 fd87 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>

}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	af00      	add	r7, sp, #0


	HAL_GPIO_EXTI_IRQHandler(SW2_PIN);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f001 fd80 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>

}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0


	HAL_GPIO_EXTI_IRQHandler(SW3_PIN);
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f001 fd79 	bl	8003524 <HAL_GPIO_EXTI_IRQHandler>

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <USART1_IRQHandler>:




void USART1_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <USART1_IRQHandler+0x10>)
 8001a3e:	f003 fe4b 	bl	80056d8 <HAL_UART_IRQHandler>

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20001210 	.word	0x20001210

08001a4c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0

	HAL_UART_IRQHandler(&huart3);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <USART3_IRQHandler+0x10>)
 8001a52:	f003 fe41 	bl	80056d8 <HAL_UART_IRQHandler>

}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20001254 	.word	0x20001254

08001a60 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e00a      	b.n	8001a88 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a72:	f3af 8000 	nop.w
 8001a76:	4601      	mov	r1, r0
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	60ba      	str	r2, [r7, #8]
 8001a7e:	b2ca      	uxtb	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	3301      	adds	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dbf0      	blt.n	8001a72 <_read+0x12>
	}

return len;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	e009      	b.n	8001ac0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	60ba      	str	r2, [r7, #8]
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fe99 	bl	80007ec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dbf1      	blt.n	8001aac <_write+0x12>
	}
	return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <_close>:

int _close(int file)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	b083      	sub	sp, #12
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
	return -1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr

08001ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af8:	605a      	str	r2, [r3, #4]
	return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr

08001b06 <_isatty>:

int _isatty(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	607a      	str	r2, [r7, #4]
	return 0;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b094      	sub	sp, #80	; 0x50
 8001b36:	af00      	add	r7, sp, #0





  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b3c:	2228      	movs	r2, #40	; 0x28
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4618      	mov	r0, r3
 8001b42:	f004 fa1f 	bl	8005f84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]


  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b62:	2302      	movs	r3, #2
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b66:	2301      	movs	r3, #1
 8001b68:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b6a:	2310      	movs	r3, #16
 8001b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b72:	2300      	movs	r3, #0
 8001b74:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b76:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001b7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b80:	4618      	mov	r0, r3
 8001b82:	f001 fce7 	bl	8003554 <HAL_RCC_OscConfig>



  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b86:	230f      	movs	r3, #15
 8001b88:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b96:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24




  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2102      	movs	r1, #2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f001 ff58 	bl	8003a58 <HAL_RCC_ClockConfig>

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001bac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bb0:	60fb      	str	r3, [r7, #12]
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f002 f8e7 	bl	8003d88 <HAL_RCCEx_PeriphCLKConfig>





}
 8001bba:	bf00      	nop
 8001bbc:	3750      	adds	r7, #80	; 0x50
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bcc:	4a14      	ldr	r2, [pc, #80]	; (8001c20 <_sbrk+0x5c>)
 8001bce:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <_sbrk+0x60>)
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd8:	4b13      	ldr	r3, [pc, #76]	; (8001c28 <_sbrk+0x64>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be0:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <_sbrk+0x64>)
 8001be2:	4a12      	ldr	r2, [pc, #72]	; (8001c2c <_sbrk+0x68>)
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001be6:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d207      	bcs.n	8001c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf4:	f004 f99c 	bl	8005f30 <__errno>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001c02:	e009      	b.n	8001c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c04:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <_sbrk+0x64>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0a:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	4a05      	ldr	r2, [pc, #20]	; (8001c28 <_sbrk+0x64>)
 8001c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20005000 	.word	0x20005000
 8001c24:	00000400 	.word	0x00000400
 8001c28:	2000117c 	.word	0x2000117c
 8001c2c:	200012b0 	.word	0x200012b0

08001c30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr

08001c3c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;


void MX_TIM2_Init(uint16_t PSC, uint16_t ARR, uint16_t CCR)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b098      	sub	sp, #96	; 0x60
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
 8001c46:	460b      	mov	r3, r1
 8001c48:	80bb      	strh	r3, [r7, #4]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]

	TIM_OC_InitTypeDef sConfigOC = {0};
 8001c5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
 8001c6c:	615a      	str	r2, [r3, #20]
 8001c6e:	619a      	str	r2, [r3, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c70:	f107 0320 	add.w	r3, r7, #32
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7e:	f107 0318 	add.w	r3, r7, #24
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c88:	4b57      	ldr	r3, [pc, #348]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	4a56      	ldr	r2, [pc, #344]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	6193      	str	r3, [r2, #24]
 8001c94:	4b54      	ldr	r3, [pc, #336]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca0:	4b51      	ldr	r3, [pc, #324]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001ca6:	f043 0308 	orr.w	r3, r3, #8
 8001caa:	6193      	str	r3, [r2, #24]
 8001cac:	4b4e      	ldr	r3, [pc, #312]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	f003 0308 	and.w	r3, r3, #8
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	693b      	ldr	r3, [r7, #16]
	    PA2     ------>  TIM2_CH3  < EN1 >
	    PA3     ------>  TIM2_CH4  < EN0 >
	    PA15     ------> TIM2_CH1  < EN2 >
	    PB3     ------>  TIM2_CH2  < EN3 >
	 */
	GPIO_InitStruct.Pin = EN0_PIN|EN1_PIN|EN2_PIN;
 8001cb8:	f248 030c 	movw	r3, #32780	; 0x800c
 8001cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	65bb      	str	r3, [r7, #88]	; 0x58
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4847      	ldr	r0, [pc, #284]	; (8001dec <MX_TIM2_Init+0x1b0>)
 8001cce:	f001 fa5d 	bl	800318c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = EN3_PIN;
 8001cd2:	2308      	movs	r3, #8
 8001cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	65bb      	str	r3, [r7, #88]	; 0x58
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cde:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4842      	ldr	r0, [pc, #264]	; (8001df0 <MX_TIM2_Init+0x1b4>)
 8001ce6:	f001 fa51 	bl	800318c <HAL_GPIO_Init>

	__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001cea:	4b42      	ldr	r3, [pc, #264]	; (8001df4 <MX_TIM2_Init+0x1b8>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cf8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001cfe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d08:	4a3a      	ldr	r2, [pc, #232]	; (8001df4 <MX_TIM2_Init+0x1b8>)
 8001d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d0c:	6053      	str	r3, [r2, #4]



	__HAL_RCC_TIM2_CLK_ENABLE();
 8001d0e:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a35      	ldr	r2, [pc, #212]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	61d3      	str	r3, [r2, #28]
 8001d1a:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <MX_TIM2_Init+0x1ac>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
	/* TIM2 interrupt Init */
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	201c      	movs	r0, #28
 8001d2c:	f001 f947 	bl	8002fbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d30:	201c      	movs	r0, #28
 8001d32:	f001 f960 	bl	8002ff6 <HAL_NVIC_EnableIRQ>





	htim2.Instance = TIM2;
 8001d36:	4b30      	ldr	r3, [pc, #192]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d3c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = PSC - 1;
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	461a      	mov	r2, r3
 8001d44:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d46:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d48:	4b2b      	ldr	r3, [pc, #172]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = ARR - 1;
 8001d4e:	88bb      	ldrh	r3, [r7, #4]
 8001d50:	3b01      	subs	r3, #1
 8001d52:	461a      	mov	r2, r3
 8001d54:	4b28      	ldr	r3, [pc, #160]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d56:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d58:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d5e:	4b26      	ldr	r3, [pc, #152]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d60:	2280      	movs	r2, #128	; 0x80
 8001d62:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim2);
 8001d64:	4824      	ldr	r0, [pc, #144]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d66:	f002 f985 	bl	8004074 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6e:	623b      	str	r3, [r7, #32]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8001d70:	f107 0320 	add.w	r3, r7, #32
 8001d74:	4619      	mov	r1, r3
 8001d76:	4820      	ldr	r0, [pc, #128]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d78:	f002 ffa2 	bl	8004cc0 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim2);
 8001d7c:	481e      	ldr	r0, [pc, #120]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d7e:	f002 fc23 	bl	80045c8 <HAL_TIM_PWM_Init>




	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8001d8a:	f107 0318 	add.w	r3, r7, #24
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4819      	ldr	r0, [pc, #100]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001d92:	f003 fb21 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>



	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001d96:	2370      	movs	r3, #112	; 0x70
 8001d98:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = CCR - 1;
 8001d9a:	887b      	ldrh	r3, [r7, #2]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001da0:	2302      	movs	r3, #2
 8001da2:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	643b      	str	r3, [r7, #64]	; 0x40

	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8001da8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dac:	2200      	movs	r2, #0
 8001dae:	4619      	mov	r1, r3
 8001db0:	4811      	ldr	r0, [pc, #68]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001db2:	f002 fec7 	bl	8004b44 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8001db6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dba:	2204      	movs	r2, #4
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	480e      	ldr	r0, [pc, #56]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001dc0:	f002 fec0 	bl	8004b44 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8001dc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dc8:	2208      	movs	r2, #8
 8001dca:	4619      	mov	r1, r3
 8001dcc:	480a      	ldr	r0, [pc, #40]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001dce:	f002 feb9 	bl	8004b44 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8001dd2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4807      	ldr	r0, [pc, #28]	; (8001df8 <MX_TIM2_Init+0x1bc>)
 8001ddc:	f002 feb2 	bl	8004b44 <HAL_TIM_PWM_ConfigChannel>



}
 8001de0:	bf00      	nop
 8001de2:	3760      	adds	r7, #96	; 0x60
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	40010000 	.word	0x40010000
 8001df8:	20001180 	.word	0x20001180

08001dfc <MX_TIM4_Init>:




void MX_TIM4_Init(uint16_t PSC, uint16_t CCR, uint16_t ARR)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b090      	sub	sp, #64	; 0x40
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
 8001e06:	460b      	mov	r3, r1
 8001e08:	80bb      	strh	r3, [r7, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	807b      	strh	r3, [r7, #2]



	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8001e26:	f107 030c 	add.w	r3, r7, #12
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	611a      	str	r2, [r3, #16]
 8001e36:	615a      	str	r2, [r3, #20]
 8001e38:	619a      	str	r2, [r3, #24]


	__HAL_RCC_TIM4_CLK_ENABLE();
 8001e3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ee8 <MX_TIM4_Init+0xec>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	4a2a      	ldr	r2, [pc, #168]	; (8001ee8 <MX_TIM4_Init+0xec>)
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	61d3      	str	r3, [r2, #28]
 8001e46:	4b28      	ldr	r3, [pc, #160]	; (8001ee8 <MX_TIM4_Init+0xec>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	68bb      	ldr	r3, [r7, #8]
	HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	201e      	movs	r0, #30
 8001e58:	f001 f8b1 	bl	8002fbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e5c:	201e      	movs	r0, #30
 8001e5e:	f001 f8ca 	bl	8002ff6 <HAL_NVIC_EnableIRQ>

	htim4.Instance = TIM4;
 8001e62:	4b22      	ldr	r3, [pc, #136]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e64:	4a22      	ldr	r2, [pc, #136]	; (8001ef0 <MX_TIM4_Init+0xf4>)
 8001e66:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = PSC - 1;
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e70:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = ARR - 1;
 8001e78:	887b      	ldrh	r3, [r7, #2]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e80:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e88:	4b18      	ldr	r3, [pc, #96]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e8a:	2280      	movs	r2, #128	; 0x80
 8001e8c:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 8001e8e:	4817      	ldr	r0, [pc, #92]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001e90:	f002 f8f0 	bl	8004074 <HAL_TIM_Base_Init>


	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e98:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001e9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4812      	ldr	r0, [pc, #72]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001ea2:	f002 ff0d 	bl	8004cc0 <HAL_TIM_ConfigClockSource>
	HAL_TIM_OC_Init(&htim4);
 8001ea6:	4811      	ldr	r0, [pc, #68]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001ea8:	f002 f9a4 	bl	80041f4 <HAL_TIM_OC_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001eb4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eb8:	4619      	mov	r1, r3
 8001eba:	480c      	ldr	r0, [pc, #48]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001ebc:	f003 fa8c 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>



	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = CCR - 1;
 8001ec4:	88bb      	ldrh	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]


	HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4804      	ldr	r0, [pc, #16]	; (8001eec <MX_TIM4_Init+0xf0>)
 8001edc:	f002 fdda 	bl	8004a94 <HAL_TIM_OC_ConfigChannel>





}
 8001ee0:	bf00      	nop
 8001ee2:	3740      	adds	r7, #64	; 0x40
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	200011c8 	.word	0x200011c8
 8001ef0:	40000800 	.word	0x40000800

08001ef4 <analogWrite>:




void analogWrite(uint16_t pwm_resolution )
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]





	uint16_t tim2_arr = TIM2 -> ARR;
 8001efe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	81fb      	strh	r3, [r7, #14]
	uint16_t  TIM2_CCR =  floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8001f06:	89fb      	ldrh	r3, [r7, #14]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	88fa      	ldrh	r2, [r7, #6]
 8001f0c:	fb02 f303 	mul.w	r3, r2, r3
 8001f10:	4a20      	ldr	r2, [pc, #128]	; (8001f94 <analogWrite+0xa0>)
 8001f12:	fb82 1203 	smull	r1, r2, r2, r3
 8001f16:	1092      	asrs	r2, r2, #2
 8001f18:	17db      	asrs	r3, r3, #31
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fa70 	bl	8000404 <__aeabi_i2d>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7fe fad4 	bl	80004d8 <__aeabi_d2uiz>
 8001f30:	4603      	mov	r3, r0
 8001f32:	81bb      	strh	r3, [r7, #12]



	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	2b0a      	cmp	r3, #10
 8001f38:	d901      	bls.n	8001f3e <analogWrite+0x4a>
 8001f3a:	230a      	movs	r3, #10
 8001f3c:	80fb      	strh	r3, [r7, #6]


	if( pwm_resolution != 0 )
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d010      	beq.n	8001f66 <analogWrite+0x72>
	{


		TIM2 -> CCR1  =  TIM2_CCR;
 8001f44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f48:	89bb      	ldrh	r3, [r7, #12]
 8001f4a:	6353      	str	r3, [r2, #52]	; 0x34
		TIM2 -> CCR2  =  TIM2_CCR;
 8001f4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f50:	89bb      	ldrh	r3, [r7, #12]
 8001f52:	6393      	str	r3, [r2, #56]	; 0x38
		TIM2 -> CCR3  =  TIM2_CCR;
 8001f54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f58:	89bb      	ldrh	r3, [r7, #12]
 8001f5a:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM2 -> CCR4  =  TIM2_CCR;
 8001f5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f60:	89bb      	ldrh	r3, [r7, #12]
 8001f62:	6413      	str	r3, [r2, #64]	; 0x40





}
 8001f64:	e012      	b.n	8001f8c <analogWrite+0x98>
	else if ( pwm_resolution == 0 )
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10f      	bne.n	8001f8c <analogWrite+0x98>
		TIM2 -> CCR1 = 0;
 8001f6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f70:	2200      	movs	r2, #0
 8001f72:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 0;
 8001f74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f78:	2200      	movs	r2, #0
 8001f7a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM2 -> CCR3 = 0;
 8001f7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f80:	2200      	movs	r2, #0
 8001f82:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM2 -> CCR4  = 0;
 8001f84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f88:	2200      	movs	r2, #0
 8001f8a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001f8c:	bf00      	nop
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	66666667 	.word	0x66666667

08001f98 <analogWrite_ch1>:

void analogWrite_ch1( uint32_t pwm_resolution )
{
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]


	uint32_t tim2_arr = TIM2 -> ARR;
 8001fa0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa6:	60fb      	str	r3, [r7, #12]
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b0a      	cmp	r3, #10
 8001fac:	d901      	bls.n	8001fb2 <analogWrite_ch1+0x1a>
 8001fae:	230a      	movs	r3, #10
 8001fb0:	607b      	str	r3, [r7, #4]

	if(pwm_resolution != 0 )
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d017      	beq.n	8001fe8 <analogWrite_ch1+0x50>
	{


		TIM2 -> CCR1 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	fb02 f303 	mul.w	r3, r2, r3
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	; (8002000 <analogWrite_ch1+0x68>)
 8001fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc8:	08db      	lsrs	r3, r3, #3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fa09 	bl	80003e4 <__aeabi_ui2d>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f7fe fa7b 	bl	80004d8 <__aeabi_d2uiz>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	6363      	str	r3, [r4, #52]	; 0x34
	}




}
 8001fe6:	e006      	b.n	8001ff6 <analogWrite_ch1+0x5e>
	else if ( pwm_resolution == 0 )
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <analogWrite_ch1+0x5e>
		TIM2 -> CCR1 = 0;
 8001fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ff6:	bf00      	nop
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
 8001ffe:	bf00      	nop
 8002000:	cccccccd 	.word	0xcccccccd

08002004 <analogWrite_ch2>:



void analogWrite_ch2( uint32_t pwm_resolution )
{
 8002004:	b590      	push	{r4, r7, lr}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]


	uint32_t tim2_arr = TIM2 -> ARR;
 800200c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002012:	60fb      	str	r3, [r7, #12]
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b0a      	cmp	r3, #10
 8002018:	d901      	bls.n	800201e <analogWrite_ch2+0x1a>
 800201a:	230a      	movs	r3, #10
 800201c:	607b      	str	r3, [r7, #4]

	if(pwm_resolution != 0 )
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d017      	beq.n	8002054 <analogWrite_ch2+0x50>
	{


		TIM2 -> CCR2 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	3301      	adds	r3, #1
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	fb02 f303 	mul.w	r3, r2, r3
 800202e:	4a0f      	ldr	r2, [pc, #60]	; (800206c <analogWrite_ch2+0x68>)
 8002030:	fba2 2303 	umull	r2, r3, r2, r3
 8002034:	08db      	lsrs	r3, r3, #3
 8002036:	3b01      	subs	r3, #1
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe f9d3 	bl	80003e4 <__aeabi_ui2d>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	f7fe fa45 	bl	80004d8 <__aeabi_d2uiz>
 800204e:	4603      	mov	r3, r0
 8002050:	63a3      	str	r3, [r4, #56]	; 0x38
	}




}
 8002052:	e006      	b.n	8002062 <analogWrite_ch2+0x5e>
	else if ( pwm_resolution == 0 )
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d103      	bne.n	8002062 <analogWrite_ch2+0x5e>
		TIM2 -> CCR2 = 0;
 800205a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800205e:	2200      	movs	r2, #0
 8002060:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002062:	bf00      	nop
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	bd90      	pop	{r4, r7, pc}
 800206a:	bf00      	nop
 800206c:	cccccccd 	.word	0xcccccccd

08002070 <analogWrite_ch3>:

void analogWrite_ch3( uint32_t pwm_resolution )
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]


	uint32_t tim2_arr = TIM2 -> ARR;
 8002078:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800207c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207e:	60fb      	str	r3, [r7, #12]
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b0a      	cmp	r3, #10
 8002084:	d901      	bls.n	800208a <analogWrite_ch3+0x1a>
 8002086:	230a      	movs	r3, #10
 8002088:	607b      	str	r3, [r7, #4]

	if(pwm_resolution != 0 )
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d017      	beq.n	80020c0 <analogWrite_ch3+0x50>
	{


		TIM2 -> CCR3 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3301      	adds	r3, #1
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	fb02 f303 	mul.w	r3, r2, r3
 800209a:	4a0f      	ldr	r2, [pc, #60]	; (80020d8 <analogWrite_ch3+0x68>)
 800209c:	fba2 2303 	umull	r2, r3, r2, r3
 80020a0:	08db      	lsrs	r3, r3, #3
 80020a2:	3b01      	subs	r3, #1
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7fe f99d 	bl	80003e4 <__aeabi_ui2d>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	f7fe fa0f 	bl	80004d8 <__aeabi_d2uiz>
 80020ba:	4603      	mov	r3, r0
 80020bc:	63e3      	str	r3, [r4, #60]	; 0x3c
	}




}
 80020be:	e006      	b.n	80020ce <analogWrite_ch3+0x5e>
	else if ( pwm_resolution == 0 )
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d103      	bne.n	80020ce <analogWrite_ch3+0x5e>
		TIM2 -> CCR3 = 0;
 80020c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020ca:	2200      	movs	r2, #0
 80020cc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd90      	pop	{r4, r7, pc}
 80020d6:	bf00      	nop
 80020d8:	cccccccd 	.word	0xcccccccd

080020dc <analogWrite_ch4>:

void analogWrite_ch4( uint32_t pwm_resolution )
{
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]


	uint32_t tim2_arr = TIM2 -> ARR;
 80020e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ea:	60fb      	str	r3, [r7, #12]
	if( pwm_resolution > MAX_PWM_RESOLUTION ) pwm_resolution = MAX_PWM_RESOLUTION;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b0a      	cmp	r3, #10
 80020f0:	d901      	bls.n	80020f6 <analogWrite_ch4+0x1a>
 80020f2:	230a      	movs	r3, #10
 80020f4:	607b      	str	r3, [r7, #4]

	if(pwm_resolution != 0 )
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d017      	beq.n	800212c <analogWrite_ch4+0x50>
	{


		TIM2 -> CCR4 =   floor ( ( ( ( tim2_arr ) + 1 )  * pwm_resolution / MAX_PWM_RESOLUTION ) - 1 );
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	3301      	adds	r3, #1
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	fb02 f303 	mul.w	r3, r2, r3
 8002106:	4a0f      	ldr	r2, [pc, #60]	; (8002144 <analogWrite_ch4+0x68>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	08db      	lsrs	r3, r3, #3
 800210e:	3b01      	subs	r3, #1
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe f967 	bl	80003e4 <__aeabi_ui2d>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800211e:	4610      	mov	r0, r2
 8002120:	4619      	mov	r1, r3
 8002122:	f7fe f9d9 	bl	80004d8 <__aeabi_d2uiz>
 8002126:	4603      	mov	r3, r0
 8002128:	6423      	str	r3, [r4, #64]	; 0x40
	}




}
 800212a:	e006      	b.n	800213a <analogWrite_ch4+0x5e>
	else if ( pwm_resolution == 0 )
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d103      	bne.n	800213a <analogWrite_ch4+0x5e>
		TIM2 -> CCR4 = 0;
 8002132:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002136:	2200      	movs	r2, #0
 8002138:	641a      	str	r2, [r3, #64]	; 0x40
}
 800213a:	bf00      	nop
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	bd90      	pop	{r4, r7, pc}
 8002142:	bf00      	nop
 8002144:	cccccccd 	.word	0xcccccccd

08002148 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;


void MX_USART1_UART_Init(int BaudRate)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]


   /* UART1 ---> USB TO TTL */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 0310 	add.w	r3, r7, #16
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]


	__HAL_RCC_USART1_CLK_ENABLE();
 800215e:	4b2c      	ldr	r3, [pc, #176]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a2b      	ldr	r2, [pc, #172]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 8002164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002168:	6193      	str	r3, [r2, #24]
 800216a:	4b29      	ldr	r3, [pc, #164]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002176:	4b26      	ldr	r3, [pc, #152]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	4a25      	ldr	r2, [pc, #148]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6193      	str	r3, [r2, #24]
 8002182:	4b23      	ldr	r3, [pc, #140]	; (8002210 <MX_USART1_UART_Init+0xc8>)
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]

	/**USART1 GPIO Configuration
		PA9     ------> USART1_TX
		PA10     ------> USART1_RX
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800218e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002192:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002194:	2302      	movs	r3, #2
 8002196:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 0310 	add.w	r3, r7, #16
 80021a0:	4619      	mov	r1, r3
 80021a2:	481c      	ldr	r0, [pc, #112]	; (8002214 <MX_USART1_UART_Init+0xcc>)
 80021a4:	f000 fff2 	bl	800318c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b2:	2301      	movs	r3, #1
 80021b4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b6:	f107 0310 	add.w	r3, r7, #16
 80021ba:	4619      	mov	r1, r3
 80021bc:	4815      	ldr	r0, [pc, #84]	; (8002214 <MX_USART1_UART_Init+0xcc>)
 80021be:	f000 ffe5 	bl	800318c <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	2025      	movs	r0, #37	; 0x25
 80021c8:	f000 fef9 	bl	8002fbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021cc:	2025      	movs	r0, #37	; 0x25
 80021ce:	f000 ff12 	bl	8002ff6 <HAL_NVIC_EnableIRQ>


  huart1.Instance = USART1;
 80021d2:	4b11      	ldr	r3, [pc, #68]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021d4:	4a11      	ldr	r2, [pc, #68]	; (800221c <MX_USART1_UART_Init+0xd4>)
 80021d6:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = BaudRate;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a0f      	ldr	r2, [pc, #60]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021dc:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021ea:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021f0:	4b09      	ldr	r3, [pc, #36]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021f2:	220c      	movs	r2, #12
 80021f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021f6:	4b08      	ldr	r3, [pc, #32]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021fc:	4b06      	ldr	r3, [pc, #24]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 80021fe:	2200      	movs	r2, #0
 8002200:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart1);
 8002202:	4805      	ldr	r0, [pc, #20]	; (8002218 <MX_USART1_UART_Init+0xd0>)
 8002204:	f003 f958 	bl	80054b8 <HAL_UART_Init>



}
 8002208:	bf00      	nop
 800220a:	3720      	adds	r7, #32
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000
 8002214:	40010800 	.word	0x40010800
 8002218:	20001210 	.word	0x20001210
 800221c:	40013800 	.word	0x40013800

08002220 <MX_USART3_UART_Init>:




void MX_USART3_UART_Init(int BaudRate)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b088      	sub	sp, #32
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	60da      	str	r2, [r3, #12]


   /* UART3 ---> BLUETOOTH */
	__HAL_RCC_USART3_CLK_ENABLE();
 8002236:	4b2c      	ldr	r3, [pc, #176]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a2b      	ldr	r2, [pc, #172]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 800223c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002240:	61d3      	str	r3, [r2, #28]
 8002242:	4b29      	ldr	r3, [pc, #164]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800224e:	4b26      	ldr	r3, [pc, #152]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	4a25      	ldr	r2, [pc, #148]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 8002254:	f043 0308 	orr.w	r3, r3, #8
 8002258:	6193      	str	r3, [r2, #24]
 800225a:	4b23      	ldr	r3, [pc, #140]	; (80022e8 <MX_USART3_UART_Init+0xc8>)
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68bb      	ldr	r3, [r7, #8]
	/**USART3 GPIO Configuration
	    PB10     ------> USART3_TX
	    PB11     ------> USART3_RX
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800226a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226c:	2302      	movs	r3, #2
 800226e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002270:	2303      	movs	r3, #3
 8002272:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4619      	mov	r1, r3
 800227a:	481c      	ldr	r0, [pc, #112]	; (80022ec <MX_USART3_UART_Init+0xcc>)
 800227c:	f000 ff86 	bl	800318c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002280:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002284:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800228a:	2301      	movs	r3, #1
 800228c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228e:	f107 0310 	add.w	r3, r7, #16
 8002292:	4619      	mov	r1, r3
 8002294:	4815      	ldr	r0, [pc, #84]	; (80022ec <MX_USART3_UART_Init+0xcc>)
 8002296:	f000 ff79 	bl	800318c <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800229a:	2200      	movs	r2, #0
 800229c:	2100      	movs	r1, #0
 800229e:	2027      	movs	r0, #39	; 0x27
 80022a0:	f000 fe8d 	bl	8002fbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 80022a4:	2027      	movs	r0, #39	; 0x27
 80022a6:	f000 fea6 	bl	8002ff6 <HAL_NVIC_EnableIRQ>


  huart3.Instance = USART3;
 80022aa:	4b11      	ldr	r3, [pc, #68]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022ac:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <MX_USART3_UART_Init+0xd4>)
 80022ae:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = BaudRate;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a0f      	ldr	r2, [pc, #60]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022b4:	6053      	str	r3, [r2, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022be:	2200      	movs	r2, #0
 80022c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022c2:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022c8:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022ca:	220c      	movs	r2, #12
 80022cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart3);
 80022da:	4805      	ldr	r0, [pc, #20]	; (80022f0 <MX_USART3_UART_Init+0xd0>)
 80022dc:	f003 f8ec 	bl	80054b8 <HAL_UART_Init>





}
 80022e0:	bf00      	nop
 80022e2:	3720      	adds	r7, #32
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40010c00 	.word	0x40010c00
 80022f0:	20001254 	.word	0x20001254
 80022f4:	40004800 	.word	0x40004800

080022f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022fa:	490d      	ldr	r1, [pc, #52]	; (8002330 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022fc:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002310:	4c0a      	ldr	r4, [pc, #40]	; (800233c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800231e:	f7ff fc87 	bl	8001c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002322:	f003 fe0b 	bl	8005f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002326:	f7fe fc35 	bl	8000b94 <main>
  bx lr
 800232a:	4770      	bx	lr
  ldr r0, =_sdata
 800232c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002330:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8002334:	08007580 	.word	0x08007580
  ldr r2, =_sbss
 8002338:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 800233c:	200012ac 	.word	0x200012ac

08002340 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC1_2_IRQHandler>
	...

08002344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <HAL_Init+0x28>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a07      	ldr	r2, [pc, #28]	; (800236c <HAL_Init+0x28>)
 800234e:	f043 0310 	orr.w	r3, r3, #16
 8002352:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002354:	2003      	movs	r0, #3
 8002356:	f000 fe27 	bl	8002fa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800235a:	200f      	movs	r0, #15
 800235c:	f000 f808 	bl	8002370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002360:	f7ff fa22 	bl	80017a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000

08002370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x54>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <HAL_InitTick+0x58>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4619      	mov	r1, r3
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	fbb3 f3f1 	udiv	r3, r3, r1
 800238a:	fbb2 f3f3 	udiv	r3, r2, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fe3f 	bl	8003012 <HAL_SYSTICK_Config>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e00e      	b.n	80023bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b0f      	cmp	r3, #15
 80023a2:	d80a      	bhi.n	80023ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a4:	2200      	movs	r2, #0
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	f04f 30ff 	mov.w	r0, #4294967295
 80023ac:	f000 fe07 	bl	8002fbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b0:	4a06      	ldr	r2, [pc, #24]	; (80023cc <HAL_InitTick+0x5c>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e000      	b.n	80023bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000094 	.word	0x20000094
 80023c8:	2000009c 	.word	0x2000009c
 80023cc:	20000098 	.word	0x20000098

080023d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <HAL_IncTick+0x1c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_IncTick+0x20>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	4a03      	ldr	r2, [pc, #12]	; (80023f0 <HAL_IncTick+0x20>)
 80023e2:	6013      	str	r3, [r2, #0]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	2000009c 	.word	0x2000009c
 80023f0:	20001298 	.word	0x20001298

080023f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b02      	ldr	r3, [pc, #8]	; (8002404 <HAL_GetTick+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	20001298 	.word	0x20001298

08002408 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e0be      	b.n	80025a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff f9e8 	bl	800181c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 fbf1 	bl	8002c34 <ADC_ConversionStop_Disable>
 8002452:	4603      	mov	r3, r0
 8002454:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 8099 	bne.w	8002596 <HAL_ADC_Init+0x18e>
 8002464:	7dfb      	ldrb	r3, [r7, #23]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 8095 	bne.w	8002596 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002470:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002474:	f023 0302 	bic.w	r3, r3, #2
 8002478:	f043 0202 	orr.w	r2, r3, #2
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002488:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	7b1b      	ldrb	r3, [r3, #12]
 800248e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002490:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	4313      	orrs	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024a0:	d003      	beq.n	80024aa <HAL_ADC_Init+0xa2>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d102      	bne.n	80024b0 <HAL_ADC_Init+0xa8>
 80024aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024ae:	e000      	b.n	80024b2 <HAL_ADC_Init+0xaa>
 80024b0:	2300      	movs	r3, #0
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	7d1b      	ldrb	r3, [r3, #20]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d119      	bne.n	80024f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	7b1b      	ldrb	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d109      	bne.n	80024dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	3b01      	subs	r3, #1
 80024ce:	035a      	lsls	r2, r3, #13
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	e00b      	b.n	80024f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e0:	f043 0220 	orr.w	r2, r3, #32
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ec:	f043 0201 	orr.w	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	430a      	orrs	r2, r1
 8002506:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <HAL_ADC_Init+0x1a8>)
 8002510:	4013      	ands	r3, r2
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6812      	ldr	r2, [r2, #0]
 8002516:	68b9      	ldr	r1, [r7, #8]
 8002518:	430b      	orrs	r3, r1
 800251a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002524:	d003      	beq.n	800252e <HAL_ADC_Init+0x126>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d104      	bne.n	8002538 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	3b01      	subs	r3, #1
 8002534:	051b      	lsls	r3, r3, #20
 8002536:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	430a      	orrs	r2, r1
 800254a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <HAL_ADC_Init+0x1ac>)
 8002554:	4013      	ands	r3, r2
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	429a      	cmp	r2, r3
 800255a:	d10b      	bne.n	8002574 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002566:	f023 0303 	bic.w	r3, r3, #3
 800256a:	f043 0201 	orr.w	r2, r3, #1
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002572:	e018      	b.n	80025a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002578:	f023 0312 	bic.w	r3, r3, #18
 800257c:	f043 0210 	orr.w	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002594:	e007      	b.n	80025a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259a:	f043 0210 	orr.w	r2, r3, #16
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	ffe1f7fd 	.word	0xffe1f7fd
 80025b4:	ff1f0efe 	.word	0xff1f0efe

080025b8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d101      	bne.n	80025d2 <HAL_ADC_Start+0x1a>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e098      	b.n	8002704 <HAL_ADC_Start+0x14c>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 fad0 	bl	8002b80 <ADC_Enable>
 80025e0:	4603      	mov	r3, r0
 80025e2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f040 8087 	bne.w	80026fa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a41      	ldr	r2, [pc, #260]	; (800270c <HAL_ADC_Start+0x154>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d105      	bne.n	8002616 <HAL_ADC_Start+0x5e>
 800260a:	4b41      	ldr	r3, [pc, #260]	; (8002710 <HAL_ADC_Start+0x158>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d115      	bne.n	8002642 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262c:	2b00      	cmp	r3, #0
 800262e:	d026      	beq.n	800267e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002634:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002638:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002640:	e01d      	b.n	800267e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002646:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a2f      	ldr	r2, [pc, #188]	; (8002710 <HAL_ADC_Start+0x158>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d004      	beq.n	8002662 <HAL_ADC_Start+0xaa>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a2b      	ldr	r2, [pc, #172]	; (800270c <HAL_ADC_Start+0x154>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d10d      	bne.n	800267e <HAL_ADC_Start+0xc6>
 8002662:	4b2b      	ldr	r3, [pc, #172]	; (8002710 <HAL_ADC_Start+0x158>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800266a:	2b00      	cmp	r3, #0
 800266c:	d007      	beq.n	800267e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002672:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002676:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d006      	beq.n	8002698 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268e:	f023 0206 	bic.w	r2, r3, #6
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	62da      	str	r2, [r3, #44]	; 0x2c
 8002696:	e002      	b.n	800269e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f06f 0202 	mvn.w	r2, #2
 80026ae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80026ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026be:	d113      	bne.n	80026e8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026c4:	4a11      	ldr	r2, [pc, #68]	; (800270c <HAL_ADC_Start+0x154>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d105      	bne.n	80026d6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026ca:	4b11      	ldr	r3, [pc, #68]	; (8002710 <HAL_ADC_Start+0x158>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d108      	bne.n	80026e8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80026e4:	609a      	str	r2, [r3, #8]
 80026e6:	e00c      	b.n	8002702 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	e003      	b.n	8002702 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002702:	7bfb      	ldrb	r3, [r7, #15]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40012800 	.word	0x40012800
 8002710:	40012400 	.word	0x40012400

08002714 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002726:	2b01      	cmp	r3, #1
 8002728:	d101      	bne.n	800272e <HAL_ADC_Stop+0x1a>
 800272a:	2302      	movs	r3, #2
 800272c:	e01a      	b.n	8002764 <HAL_ADC_Stop+0x50>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 fa7c 	bl	8002c34 <ADC_ConversionStop_Disable>
 800273c:	4603      	mov	r3, r0
 800273e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d109      	bne.n	800275a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	f043 0201 	orr.w	r2, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002762:	7bfb      	ldrb	r3, [r7, #15]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b087      	sub	sp, #28
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002776:	2300      	movs	r3, #0
 8002778:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002782:	f7ff fe37 	bl	80023f4 <HAL_GetTick>
 8002786:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00b      	beq.n	80027ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279a:	f043 0220 	orr.w	r2, r3, #32
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e0d3      	b.n	8002956 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d131      	bne.n	8002820 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d12a      	bne.n	8002820 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80027ca:	e021      	b.n	8002810 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d2:	d01d      	beq.n	8002810 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d007      	beq.n	80027ea <HAL_ADC_PollForConversion+0x7e>
 80027da:	f7ff fe0b 	bl	80023f4 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d212      	bcs.n	8002810 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10b      	bne.n	8002810 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fc:	f043 0204 	orr.w	r2, r3, #4
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e0a2      	b.n	8002956 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d0d6      	beq.n	80027cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800281e:	e070      	b.n	8002902 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002820:	4b4f      	ldr	r3, [pc, #316]	; (8002960 <HAL_ADC_PollForConversion+0x1f4>)
 8002822:	681c      	ldr	r4, [r3, #0]
 8002824:	2002      	movs	r0, #2
 8002826:	f001 fb65 	bl	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq>
 800282a:	4603      	mov	r3, r0
 800282c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6919      	ldr	r1, [r3, #16]
 8002836:	4b4b      	ldr	r3, [pc, #300]	; (8002964 <HAL_ADC_PollForConversion+0x1f8>)
 8002838:	400b      	ands	r3, r1
 800283a:	2b00      	cmp	r3, #0
 800283c:	d118      	bne.n	8002870 <HAL_ADC_PollForConversion+0x104>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68d9      	ldr	r1, [r3, #12]
 8002844:	4b48      	ldr	r3, [pc, #288]	; (8002968 <HAL_ADC_PollForConversion+0x1fc>)
 8002846:	400b      	ands	r3, r1
 8002848:	2b00      	cmp	r3, #0
 800284a:	d111      	bne.n	8002870 <HAL_ADC_PollForConversion+0x104>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6919      	ldr	r1, [r3, #16]
 8002852:	4b46      	ldr	r3, [pc, #280]	; (800296c <HAL_ADC_PollForConversion+0x200>)
 8002854:	400b      	ands	r3, r1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d108      	bne.n	800286c <HAL_ADC_PollForConversion+0x100>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68d9      	ldr	r1, [r3, #12]
 8002860:	4b43      	ldr	r3, [pc, #268]	; (8002970 <HAL_ADC_PollForConversion+0x204>)
 8002862:	400b      	ands	r3, r1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_ADC_PollForConversion+0x100>
 8002868:	2314      	movs	r3, #20
 800286a:	e020      	b.n	80028ae <HAL_ADC_PollForConversion+0x142>
 800286c:	2329      	movs	r3, #41	; 0x29
 800286e:	e01e      	b.n	80028ae <HAL_ADC_PollForConversion+0x142>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6919      	ldr	r1, [r3, #16]
 8002876:	4b3d      	ldr	r3, [pc, #244]	; (800296c <HAL_ADC_PollForConversion+0x200>)
 8002878:	400b      	ands	r3, r1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d106      	bne.n	800288c <HAL_ADC_PollForConversion+0x120>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68d9      	ldr	r1, [r3, #12]
 8002884:	4b3a      	ldr	r3, [pc, #232]	; (8002970 <HAL_ADC_PollForConversion+0x204>)
 8002886:	400b      	ands	r3, r1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00d      	beq.n	80028a8 <HAL_ADC_PollForConversion+0x13c>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6919      	ldr	r1, [r3, #16]
 8002892:	4b38      	ldr	r3, [pc, #224]	; (8002974 <HAL_ADC_PollForConversion+0x208>)
 8002894:	400b      	ands	r3, r1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d108      	bne.n	80028ac <HAL_ADC_PollForConversion+0x140>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68d9      	ldr	r1, [r3, #12]
 80028a0:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_ADC_PollForConversion+0x208>)
 80028a2:	400b      	ands	r3, r1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_ADC_PollForConversion+0x140>
 80028a8:	2354      	movs	r3, #84	; 0x54
 80028aa:	e000      	b.n	80028ae <HAL_ADC_PollForConversion+0x142>
 80028ac:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80028ae:	fb02 f303 	mul.w	r3, r2, r3
 80028b2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80028b4:	e021      	b.n	80028fa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d01a      	beq.n	80028f4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d007      	beq.n	80028d4 <HAL_ADC_PollForConversion+0x168>
 80028c4:	f7ff fd96 	bl	80023f4 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d20f      	bcs.n	80028f4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d90b      	bls.n	80028f4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	f043 0204 	orr.w	r2, r3, #4
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e030      	b.n	8002956 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	3301      	adds	r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d8d9      	bhi.n	80028b6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f06f 0212 	mvn.w	r2, #18
 800290a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002910:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002922:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002926:	d115      	bne.n	8002954 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800292c:	2b00      	cmp	r3, #0
 800292e:	d111      	bne.n	8002954 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d105      	bne.n	8002954 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	f043 0201 	orr.w	r2, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	371c      	adds	r7, #28
 800295a:	46bd      	mov	sp, r7
 800295c:	bd90      	pop	{r4, r7, pc}
 800295e:	bf00      	nop
 8002960:	20000094 	.word	0x20000094
 8002964:	24924924 	.word	0x24924924
 8002968:	00924924 	.word	0x00924924
 800296c:	12492492 	.word	0x12492492
 8002970:	00492492 	.word	0x00492492
 8002974:	00249249 	.word	0x00249249

08002978 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800299e:	2300      	movs	r3, #0
 80029a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x20>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e0dc      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x1da>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b06      	cmp	r3, #6
 80029be:	d81c      	bhi.n	80029fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	3b05      	subs	r3, #5
 80029d2:	221f      	movs	r2, #31
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	4019      	ands	r1, r3
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	6818      	ldr	r0, [r3, #0]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4413      	add	r3, r2
 80029ea:	3b05      	subs	r3, #5
 80029ec:	fa00 f203 	lsl.w	r2, r0, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	635a      	str	r2, [r3, #52]	; 0x34
 80029f8:	e03c      	b.n	8002a74 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d81c      	bhi.n	8002a3c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	3b23      	subs	r3, #35	; 0x23
 8002a14:	221f      	movs	r2, #31
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	4019      	ands	r1, r3
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6818      	ldr	r0, [r3, #0]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3b23      	subs	r3, #35	; 0x23
 8002a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	631a      	str	r2, [r3, #48]	; 0x30
 8002a3a:	e01b      	b.n	8002a74 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3b41      	subs	r3, #65	; 0x41
 8002a4e:	221f      	movs	r2, #31
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	43db      	mvns	r3, r3
 8002a56:	4019      	ands	r1, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4413      	add	r3, r2
 8002a66:	3b41      	subs	r3, #65	; 0x41
 8002a68:	fa00 f203 	lsl.w	r2, r0, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b09      	cmp	r3, #9
 8002a7a:	d91c      	bls.n	8002ab6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68d9      	ldr	r1, [r3, #12]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	4613      	mov	r3, r2
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	4413      	add	r3, r2
 8002a8c:	3b1e      	subs	r3, #30
 8002a8e:	2207      	movs	r2, #7
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	4019      	ands	r1, r3
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6898      	ldr	r0, [r3, #8]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3b1e      	subs	r3, #30
 8002aa8:	fa00 f203 	lsl.w	r2, r0, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	60da      	str	r2, [r3, #12]
 8002ab4:	e019      	b.n	8002aea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6919      	ldr	r1, [r3, #16]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	2207      	movs	r2, #7
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	4019      	ands	r1, r3
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6898      	ldr	r0, [r3, #8]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	fa00 f203 	lsl.w	r2, r0, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b10      	cmp	r3, #16
 8002af0:	d003      	beq.n	8002afa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002af6:	2b11      	cmp	r3, #17
 8002af8:	d132      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a1d      	ldr	r2, [pc, #116]	; (8002b74 <HAL_ADC_ConfigChannel+0x1e4>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d125      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d126      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b20:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b10      	cmp	r3, #16
 8002b28:	d11a      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b2a:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <HAL_ADC_ConfigChannel+0x1ec>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	0c9a      	lsrs	r2, r3, #18
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b40:	e002      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f9      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x1b2>
 8002b4e:	e007      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	f043 0220 	orr.w	r2, r3, #32
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3714      	adds	r7, #20
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr
 8002b74:	40012400 	.word	0x40012400
 8002b78:	20000094 	.word	0x20000094
 8002b7c:	431bde83 	.word	0x431bde83

08002b80 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d040      	beq.n	8002c20 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f042 0201 	orr.w	r2, r2, #1
 8002bac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bae:	4b1f      	ldr	r3, [pc, #124]	; (8002c2c <ADC_Enable+0xac>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1f      	ldr	r2, [pc, #124]	; (8002c30 <ADC_Enable+0xb0>)
 8002bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb8:	0c9b      	lsrs	r3, r3, #18
 8002bba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bbc:	e002      	b.n	8002bc4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f9      	bne.n	8002bbe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bca:	f7ff fc13 	bl	80023f4 <HAL_GetTick>
 8002bce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bd0:	e01f      	b.n	8002c12 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bd2:	f7ff fc0f 	bl	80023f4 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d918      	bls.n	8002c12 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d011      	beq.n	8002c12 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf2:	f043 0210 	orr.w	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfe:	f043 0201 	orr.w	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e007      	b.n	8002c22 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d1d8      	bne.n	8002bd2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000094 	.word	0x20000094
 8002c30:	431bde83 	.word	0x431bde83

08002c34 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d12e      	bne.n	8002cac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c5e:	f7ff fbc9 	bl	80023f4 <HAL_GetTick>
 8002c62:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c64:	e01b      	b.n	8002c9e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c66:	f7ff fbc5 	bl	80023f4 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d914      	bls.n	8002c9e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d10d      	bne.n	8002c9e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c86:	f043 0210 	orr.w	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c92:	f043 0201 	orr.w	r2, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e007      	b.n	8002cae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d0dc      	beq.n	8002c66 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADCEx_Calibration_Start+0x1e>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e095      	b.n	8002e02 <HAL_ADCEx_Calibration_Start+0x14a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ffa8 	bl	8002c34 <ADC_ConversionStop_Disable>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ce8:	7dfb      	ldrb	r3, [r7, #23]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f040 8084 	bne.w	8002df8 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cf8:	f023 0302 	bic.w	r3, r3, #2
 8002cfc:	f043 0202 	orr.w	r2, r3, #2
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002d04:	4b41      	ldr	r3, [pc, #260]	; (8002e0c <HAL_ADCEx_Calibration_Start+0x154>)
 8002d06:	681c      	ldr	r4, [r3, #0]
 8002d08:	2002      	movs	r0, #2
 8002d0a:	f001 f8f3 	bl	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002d14:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002d16:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002d18:	e002      	b.n	8002d20 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1f9      	bne.n	8002d1a <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff ff2a 	bl	8002b80 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0208 	orr.w	r2, r2, #8
 8002d3a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002d3c:	f7ff fb5a 	bl	80023f4 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d42:	e01b      	b.n	8002d7c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d44:	f7ff fb56 	bl	80023f4 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b0a      	cmp	r3, #10
 8002d50:	d914      	bls.n	8002d7c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 0308 	and.w	r3, r3, #8
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00d      	beq.n	8002d7c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d64:	f023 0312 	bic.w	r3, r3, #18
 8002d68:	f043 0210 	orr.w	r2, r3, #16
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e042      	b.n	8002e02 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1dc      	bne.n	8002d44 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f042 0204 	orr.w	r2, r2, #4
 8002d98:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002d9a:	f7ff fb2b 	bl	80023f4 <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002da0:	e01b      	b.n	8002dda <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002da2:	f7ff fb27 	bl	80023f4 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b0a      	cmp	r3, #10
 8002dae:	d914      	bls.n	8002dda <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 0304 	and.w	r3, r3, #4
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00d      	beq.n	8002dda <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc2:	f023 0312 	bic.w	r3, r3, #18
 8002dc6:	f043 0210 	orr.w	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e013      	b.n	8002e02 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1dc      	bne.n	8002da2 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dec:	f023 0303 	bic.w	r3, r3, #3
 8002df0:	f043 0201 	orr.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	371c      	adds	r7, #28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd90      	pop	{r4, r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000094 	.word	0x20000094

08002e10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e42:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	60d3      	str	r3, [r2, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <__NVIC_GetPriorityGrouping+0x18>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	f003 0307 	and.w	r3, r3, #7
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db0b      	blt.n	8002e9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4906      	ldr	r1, [pc, #24]	; (8002ea8 <__NVIC_EnableIRQ+0x34>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	e000e100 	.word	0xe000e100

08002eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	6039      	str	r1, [r7, #0]
 8002eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	db0a      	blt.n	8002ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	490c      	ldr	r1, [pc, #48]	; (8002ef8 <__NVIC_SetPriority+0x4c>)
 8002ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eca:	0112      	lsls	r2, r2, #4
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	440b      	add	r3, r1
 8002ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed4:	e00a      	b.n	8002eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	4908      	ldr	r1, [pc, #32]	; (8002efc <__NVIC_SetPriority+0x50>)
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	3b04      	subs	r3, #4
 8002ee4:	0112      	lsls	r2, r2, #4
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	440b      	add	r3, r1
 8002eea:	761a      	strb	r2, [r3, #24]
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	e000e100 	.word	0xe000e100
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b089      	sub	sp, #36	; 0x24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f1c3 0307 	rsb	r3, r3, #7
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	bf28      	it	cs
 8002f1e:	2304      	movcs	r3, #4
 8002f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3304      	adds	r3, #4
 8002f26:	2b06      	cmp	r3, #6
 8002f28:	d902      	bls.n	8002f30 <NVIC_EncodePriority+0x30>
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3b03      	subs	r3, #3
 8002f2e:	e000      	b.n	8002f32 <NVIC_EncodePriority+0x32>
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	f04f 32ff 	mov.w	r2, #4294967295
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	401a      	ands	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f48:	f04f 31ff 	mov.w	r1, #4294967295
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f52:	43d9      	mvns	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f58:	4313      	orrs	r3, r2
         );
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3724      	adds	r7, #36	; 0x24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr

08002f64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f74:	d301      	bcc.n	8002f7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f76:	2301      	movs	r3, #1
 8002f78:	e00f      	b.n	8002f9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f7a:	4a0a      	ldr	r2, [pc, #40]	; (8002fa4 <SysTick_Config+0x40>)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f82:	210f      	movs	r1, #15
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	f7ff ff90 	bl	8002eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f8c:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <SysTick_Config+0x40>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f92:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <SysTick_Config+0x40>)
 8002f94:	2207      	movs	r2, #7
 8002f96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	e000e010 	.word	0xe000e010

08002fa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ff2d 	bl	8002e10 <__NVIC_SetPriorityGrouping>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b086      	sub	sp, #24
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	60b9      	str	r1, [r7, #8]
 8002fc8:	607a      	str	r2, [r7, #4]
 8002fca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fd0:	f7ff ff42 	bl	8002e58 <__NVIC_GetPriorityGrouping>
 8002fd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	6978      	ldr	r0, [r7, #20]
 8002fdc:	f7ff ff90 	bl	8002f00 <NVIC_EncodePriority>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff ff5f 	bl	8002eac <__NVIC_SetPriority>
}
 8002fee:	bf00      	nop
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b082      	sub	sp, #8
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff35 	bl	8002e74 <__NVIC_EnableIRQ>
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b082      	sub	sp, #8
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7ff ffa2 	bl	8002f64 <SysTick_Config>
 8003020:	4603      	mov	r3, r0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800302a:	b480      	push	{r7}
 800302c:	b085      	sub	sp, #20
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800303c:	2b02      	cmp	r3, #2
 800303e:	d008      	beq.n	8003052 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2204      	movs	r2, #4
 8003044:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e020      	b.n	8003094 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 020e 	bic.w	r2, r2, #14
 8003060:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307a:	2101      	movs	r1, #1
 800307c:	fa01 f202 	lsl.w	r2, r1, r2
 8003080:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003092:	7bfb      	ldrb	r3, [r7, #15]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	bc80      	pop	{r7}
 800309c:	4770      	bx	lr
	...

080030a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d005      	beq.n	80030c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2204      	movs	r2, #4
 80030ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
 80030c0:	e051      	b.n	8003166 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 020e 	bic.w	r2, r2, #14
 80030d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a22      	ldr	r2, [pc, #136]	; (8003170 <HAL_DMA_Abort_IT+0xd0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d029      	beq.n	8003140 <HAL_DMA_Abort_IT+0xa0>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a20      	ldr	r2, [pc, #128]	; (8003174 <HAL_DMA_Abort_IT+0xd4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d022      	beq.n	800313c <HAL_DMA_Abort_IT+0x9c>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1f      	ldr	r2, [pc, #124]	; (8003178 <HAL_DMA_Abort_IT+0xd8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d01a      	beq.n	8003136 <HAL_DMA_Abort_IT+0x96>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1d      	ldr	r2, [pc, #116]	; (800317c <HAL_DMA_Abort_IT+0xdc>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d012      	beq.n	8003130 <HAL_DMA_Abort_IT+0x90>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <HAL_DMA_Abort_IT+0xe0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d00a      	beq.n	800312a <HAL_DMA_Abort_IT+0x8a>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a1a      	ldr	r2, [pc, #104]	; (8003184 <HAL_DMA_Abort_IT+0xe4>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d102      	bne.n	8003124 <HAL_DMA_Abort_IT+0x84>
 800311e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003122:	e00e      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 8003124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003128:	e00b      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 800312a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800312e:	e008      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 8003130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003134:	e005      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 8003136:	f44f 7380 	mov.w	r3, #256	; 0x100
 800313a:	e002      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 800313c:	2310      	movs	r3, #16
 800313e:	e000      	b.n	8003142 <HAL_DMA_Abort_IT+0xa2>
 8003140:	2301      	movs	r3, #1
 8003142:	4a11      	ldr	r2, [pc, #68]	; (8003188 <HAL_DMA_Abort_IT+0xe8>)
 8003144:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4798      	blx	r3
    } 
  }
  return status;
 8003166:	7bfb      	ldrb	r3, [r7, #15]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	40020008 	.word	0x40020008
 8003174:	4002001c 	.word	0x4002001c
 8003178:	40020030 	.word	0x40020030
 800317c:	40020044 	.word	0x40020044
 8003180:	40020058 	.word	0x40020058
 8003184:	4002006c 	.word	0x4002006c
 8003188:	40020000 	.word	0x40020000

0800318c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800318c:	b480      	push	{r7}
 800318e:	b08b      	sub	sp, #44	; 0x2c
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003196:	2300      	movs	r3, #0
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800319a:	2300      	movs	r3, #0
 800319c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800319e:	e169      	b.n	8003474 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031a0:	2201      	movs	r2, #1
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	69fa      	ldr	r2, [r7, #28]
 80031b0:	4013      	ands	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	f040 8158 	bne.w	800346e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	4a9a      	ldr	r2, [pc, #616]	; (800342c <HAL_GPIO_Init+0x2a0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d05e      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
 80031c8:	4a98      	ldr	r2, [pc, #608]	; (800342c <HAL_GPIO_Init+0x2a0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d875      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 80031ce:	4a98      	ldr	r2, [pc, #608]	; (8003430 <HAL_GPIO_Init+0x2a4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d058      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
 80031d4:	4a96      	ldr	r2, [pc, #600]	; (8003430 <HAL_GPIO_Init+0x2a4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d86f      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 80031da:	4a96      	ldr	r2, [pc, #600]	; (8003434 <HAL_GPIO_Init+0x2a8>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d052      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
 80031e0:	4a94      	ldr	r2, [pc, #592]	; (8003434 <HAL_GPIO_Init+0x2a8>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d869      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 80031e6:	4a94      	ldr	r2, [pc, #592]	; (8003438 <HAL_GPIO_Init+0x2ac>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d04c      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
 80031ec:	4a92      	ldr	r2, [pc, #584]	; (8003438 <HAL_GPIO_Init+0x2ac>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d863      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 80031f2:	4a92      	ldr	r2, [pc, #584]	; (800343c <HAL_GPIO_Init+0x2b0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d046      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
 80031f8:	4a90      	ldr	r2, [pc, #576]	; (800343c <HAL_GPIO_Init+0x2b0>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d85d      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 80031fe:	2b12      	cmp	r3, #18
 8003200:	d82a      	bhi.n	8003258 <HAL_GPIO_Init+0xcc>
 8003202:	2b12      	cmp	r3, #18
 8003204:	d859      	bhi.n	80032ba <HAL_GPIO_Init+0x12e>
 8003206:	a201      	add	r2, pc, #4	; (adr r2, 800320c <HAL_GPIO_Init+0x80>)
 8003208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320c:	08003287 	.word	0x08003287
 8003210:	08003261 	.word	0x08003261
 8003214:	08003273 	.word	0x08003273
 8003218:	080032b5 	.word	0x080032b5
 800321c:	080032bb 	.word	0x080032bb
 8003220:	080032bb 	.word	0x080032bb
 8003224:	080032bb 	.word	0x080032bb
 8003228:	080032bb 	.word	0x080032bb
 800322c:	080032bb 	.word	0x080032bb
 8003230:	080032bb 	.word	0x080032bb
 8003234:	080032bb 	.word	0x080032bb
 8003238:	080032bb 	.word	0x080032bb
 800323c:	080032bb 	.word	0x080032bb
 8003240:	080032bb 	.word	0x080032bb
 8003244:	080032bb 	.word	0x080032bb
 8003248:	080032bb 	.word	0x080032bb
 800324c:	080032bb 	.word	0x080032bb
 8003250:	08003269 	.word	0x08003269
 8003254:	0800327d 	.word	0x0800327d
 8003258:	4a79      	ldr	r2, [pc, #484]	; (8003440 <HAL_GPIO_Init+0x2b4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d013      	beq.n	8003286 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800325e:	e02c      	b.n	80032ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	623b      	str	r3, [r7, #32]
          break;
 8003266:	e029      	b.n	80032bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	3304      	adds	r3, #4
 800326e:	623b      	str	r3, [r7, #32]
          break;
 8003270:	e024      	b.n	80032bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	3308      	adds	r3, #8
 8003278:	623b      	str	r3, [r7, #32]
          break;
 800327a:	e01f      	b.n	80032bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	330c      	adds	r3, #12
 8003282:	623b      	str	r3, [r7, #32]
          break;
 8003284:	e01a      	b.n	80032bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d102      	bne.n	8003294 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800328e:	2304      	movs	r3, #4
 8003290:	623b      	str	r3, [r7, #32]
          break;
 8003292:	e013      	b.n	80032bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d105      	bne.n	80032a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800329c:	2308      	movs	r3, #8
 800329e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69fa      	ldr	r2, [r7, #28]
 80032a4:	611a      	str	r2, [r3, #16]
          break;
 80032a6:	e009      	b.n	80032bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032a8:	2308      	movs	r3, #8
 80032aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	615a      	str	r2, [r3, #20]
          break;
 80032b2:	e003      	b.n	80032bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032b4:	2300      	movs	r3, #0
 80032b6:	623b      	str	r3, [r7, #32]
          break;
 80032b8:	e000      	b.n	80032bc <HAL_GPIO_Init+0x130>
          break;
 80032ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	2bff      	cmp	r3, #255	; 0xff
 80032c0:	d801      	bhi.n	80032c6 <HAL_GPIO_Init+0x13a>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	e001      	b.n	80032ca <HAL_GPIO_Init+0x13e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3304      	adds	r3, #4
 80032ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	2bff      	cmp	r3, #255	; 0xff
 80032d0:	d802      	bhi.n	80032d8 <HAL_GPIO_Init+0x14c>
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	e002      	b.n	80032de <HAL_GPIO_Init+0x152>
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	3b08      	subs	r3, #8
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	210f      	movs	r1, #15
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	401a      	ands	r2, r3
 80032f0:	6a39      	ldr	r1, [r7, #32]
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	fa01 f303 	lsl.w	r3, r1, r3
 80032f8:	431a      	orrs	r2, r3
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 80b1 	beq.w	800346e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800330c:	4b4d      	ldr	r3, [pc, #308]	; (8003444 <HAL_GPIO_Init+0x2b8>)
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	4a4c      	ldr	r2, [pc, #304]	; (8003444 <HAL_GPIO_Init+0x2b8>)
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	6193      	str	r3, [r2, #24]
 8003318:	4b4a      	ldr	r3, [pc, #296]	; (8003444 <HAL_GPIO_Init+0x2b8>)
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	60bb      	str	r3, [r7, #8]
 8003322:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003324:	4a48      	ldr	r2, [pc, #288]	; (8003448 <HAL_GPIO_Init+0x2bc>)
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003328:	089b      	lsrs	r3, r3, #2
 800332a:	3302      	adds	r3, #2
 800332c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003330:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	220f      	movs	r2, #15
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	4013      	ands	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a40      	ldr	r2, [pc, #256]	; (800344c <HAL_GPIO_Init+0x2c0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d013      	beq.n	8003378 <HAL_GPIO_Init+0x1ec>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a3f      	ldr	r2, [pc, #252]	; (8003450 <HAL_GPIO_Init+0x2c4>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d00d      	beq.n	8003374 <HAL_GPIO_Init+0x1e8>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a3e      	ldr	r2, [pc, #248]	; (8003454 <HAL_GPIO_Init+0x2c8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d007      	beq.n	8003370 <HAL_GPIO_Init+0x1e4>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a3d      	ldr	r2, [pc, #244]	; (8003458 <HAL_GPIO_Init+0x2cc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d101      	bne.n	800336c <HAL_GPIO_Init+0x1e0>
 8003368:	2303      	movs	r3, #3
 800336a:	e006      	b.n	800337a <HAL_GPIO_Init+0x1ee>
 800336c:	2304      	movs	r3, #4
 800336e:	e004      	b.n	800337a <HAL_GPIO_Init+0x1ee>
 8003370:	2302      	movs	r3, #2
 8003372:	e002      	b.n	800337a <HAL_GPIO_Init+0x1ee>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <HAL_GPIO_Init+0x1ee>
 8003378:	2300      	movs	r3, #0
 800337a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800337c:	f002 0203 	and.w	r2, r2, #3
 8003380:	0092      	lsls	r2, r2, #2
 8003382:	4093      	lsls	r3, r2
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800338a:	492f      	ldr	r1, [pc, #188]	; (8003448 <HAL_GPIO_Init+0x2bc>)
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	3302      	adds	r3, #2
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d006      	beq.n	80033b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	492c      	ldr	r1, [pc, #176]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	600b      	str	r3, [r1, #0]
 80033b0:	e006      	b.n	80033c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033b2:	4b2a      	ldr	r3, [pc, #168]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	4928      	ldr	r1, [pc, #160]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033bc:	4013      	ands	r3, r2
 80033be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d006      	beq.n	80033da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033cc:	4b23      	ldr	r3, [pc, #140]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033ce:	685a      	ldr	r2, [r3, #4]
 80033d0:	4922      	ldr	r1, [pc, #136]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	604b      	str	r3, [r1, #4]
 80033d8:	e006      	b.n	80033e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033da:	4b20      	ldr	r3, [pc, #128]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	43db      	mvns	r3, r3
 80033e2:	491e      	ldr	r1, [pc, #120]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d006      	beq.n	8003402 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033f4:	4b19      	ldr	r3, [pc, #100]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	4918      	ldr	r1, [pc, #96]	; (800345c <HAL_GPIO_Init+0x2d0>)
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	608b      	str	r3, [r1, #8]
 8003400:	e006      	b.n	8003410 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003402:	4b16      	ldr	r3, [pc, #88]	; (800345c <HAL_GPIO_Init+0x2d0>)
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	43db      	mvns	r3, r3
 800340a:	4914      	ldr	r1, [pc, #80]	; (800345c <HAL_GPIO_Init+0x2d0>)
 800340c:	4013      	ands	r3, r2
 800340e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d021      	beq.n	8003460 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800341c:	4b0f      	ldr	r3, [pc, #60]	; (800345c <HAL_GPIO_Init+0x2d0>)
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	490e      	ldr	r1, [pc, #56]	; (800345c <HAL_GPIO_Init+0x2d0>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	4313      	orrs	r3, r2
 8003426:	60cb      	str	r3, [r1, #12]
 8003428:	e021      	b.n	800346e <HAL_GPIO_Init+0x2e2>
 800342a:	bf00      	nop
 800342c:	10320000 	.word	0x10320000
 8003430:	10310000 	.word	0x10310000
 8003434:	10220000 	.word	0x10220000
 8003438:	10210000 	.word	0x10210000
 800343c:	10120000 	.word	0x10120000
 8003440:	10110000 	.word	0x10110000
 8003444:	40021000 	.word	0x40021000
 8003448:	40010000 	.word	0x40010000
 800344c:	40010800 	.word	0x40010800
 8003450:	40010c00 	.word	0x40010c00
 8003454:	40011000 	.word	0x40011000
 8003458:	40011400 	.word	0x40011400
 800345c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <HAL_GPIO_Init+0x304>)
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	43db      	mvns	r3, r3
 8003468:	4909      	ldr	r1, [pc, #36]	; (8003490 <HAL_GPIO_Init+0x304>)
 800346a:	4013      	ands	r3, r2
 800346c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	3301      	adds	r3, #1
 8003472:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	fa22 f303 	lsr.w	r3, r2, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	f47f ae8e 	bne.w	80031a0 <HAL_GPIO_Init+0x14>
  }
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	372c      	adds	r7, #44	; 0x2c
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr
 8003490:	40010400 	.word	0x40010400

08003494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	460b      	mov	r3, r1
 800349e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	887b      	ldrh	r3, [r7, #2]
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
 80034b0:	e001      	b.n	80034b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034b2:	2300      	movs	r3, #0
 80034b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr

080034c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	460b      	mov	r3, r1
 80034cc:	807b      	strh	r3, [r7, #2]
 80034ce:	4613      	mov	r3, r2
 80034d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034d2:	787b      	ldrb	r3, [r7, #1]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034d8:	887a      	ldrh	r2, [r7, #2]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034de:	e003      	b.n	80034e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034e0:	887b      	ldrh	r3, [r7, #2]
 80034e2:	041a      	lsls	r2, r3, #16
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	611a      	str	r2, [r3, #16]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr

080034f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b085      	sub	sp, #20
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	460b      	mov	r3, r1
 80034fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003504:	887a      	ldrh	r2, [r7, #2]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4013      	ands	r3, r2
 800350a:	041a      	lsls	r2, r3, #16
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	43d9      	mvns	r1, r3
 8003510:	887b      	ldrh	r3, [r7, #2]
 8003512:	400b      	ands	r3, r1
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	611a      	str	r2, [r3, #16]
}
 800351a:	bf00      	nop
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr

08003524 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800352e:	4b08      	ldr	r3, [pc, #32]	; (8003550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	88fb      	ldrh	r3, [r7, #6]
 8003534:	4013      	ands	r3, r2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d006      	beq.n	8003548 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800353a:	4a05      	ldr	r2, [pc, #20]	; (8003550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe f926 	bl	8001794 <HAL_GPIO_EXTI_Callback>
  }
}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40010400 	.word	0x40010400

08003554 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e272      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 8087 	beq.w	8003682 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003574:	4b92      	ldr	r3, [pc, #584]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 030c 	and.w	r3, r3, #12
 800357c:	2b04      	cmp	r3, #4
 800357e:	d00c      	beq.n	800359a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003580:	4b8f      	ldr	r3, [pc, #572]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 030c 	and.w	r3, r3, #12
 8003588:	2b08      	cmp	r3, #8
 800358a:	d112      	bne.n	80035b2 <HAL_RCC_OscConfig+0x5e>
 800358c:	4b8c      	ldr	r3, [pc, #560]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003598:	d10b      	bne.n	80035b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359a:	4b89      	ldr	r3, [pc, #548]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d06c      	beq.n	8003680 <HAL_RCC_OscConfig+0x12c>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d168      	bne.n	8003680 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e24c      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ba:	d106      	bne.n	80035ca <HAL_RCC_OscConfig+0x76>
 80035bc:	4b80      	ldr	r3, [pc, #512]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a7f      	ldr	r2, [pc, #508]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	e02e      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10c      	bne.n	80035ec <HAL_RCC_OscConfig+0x98>
 80035d2:	4b7b      	ldr	r3, [pc, #492]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a7a      	ldr	r2, [pc, #488]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035dc:	6013      	str	r3, [r2, #0]
 80035de:	4b78      	ldr	r3, [pc, #480]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a77      	ldr	r2, [pc, #476]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	e01d      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035f4:	d10c      	bne.n	8003610 <HAL_RCC_OscConfig+0xbc>
 80035f6:	4b72      	ldr	r3, [pc, #456]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a71      	ldr	r2, [pc, #452]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003600:	6013      	str	r3, [r2, #0]
 8003602:	4b6f      	ldr	r3, [pc, #444]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a6e      	ldr	r2, [pc, #440]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	e00b      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 8003610:	4b6b      	ldr	r3, [pc, #428]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a6a      	ldr	r2, [pc, #424]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800361a:	6013      	str	r3, [r2, #0]
 800361c:	4b68      	ldr	r3, [pc, #416]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a67      	ldr	r2, [pc, #412]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003626:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d013      	beq.n	8003658 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7fe fee0 	bl	80023f4 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003638:	f7fe fedc 	bl	80023f4 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b64      	cmp	r3, #100	; 0x64
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e200      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364a:	4b5d      	ldr	r3, [pc, #372]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f0      	beq.n	8003638 <HAL_RCC_OscConfig+0xe4>
 8003656:	e014      	b.n	8003682 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003658:	f7fe fecc 	bl	80023f4 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003660:	f7fe fec8 	bl	80023f4 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	; 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1ec      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003672:	4b53      	ldr	r3, [pc, #332]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x10c>
 800367e:	e000      	b.n	8003682 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d063      	beq.n	8003756 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800368e:	4b4c      	ldr	r3, [pc, #304]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 030c 	and.w	r3, r3, #12
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00b      	beq.n	80036b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800369a:	4b49      	ldr	r3, [pc, #292]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d11c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x18c>
 80036a6:	4b46      	ldr	r3, [pc, #280]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d116      	bne.n	80036e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b2:	4b43      	ldr	r3, [pc, #268]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_RCC_OscConfig+0x176>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d001      	beq.n	80036ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e1c0      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4939      	ldr	r1, [pc, #228]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036de:	e03a      	b.n	8003756 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d020      	beq.n	800372a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036e8:	4b36      	ldr	r3, [pc, #216]	; (80037c4 <HAL_RCC_OscConfig+0x270>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ee:	f7fe fe81 	bl	80023f4 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f6:	f7fe fe7d 	bl	80023f4 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e1a1      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003708:	4b2d      	ldr	r3, [pc, #180]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0f0      	beq.n	80036f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003714:	4b2a      	ldr	r3, [pc, #168]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4927      	ldr	r1, [pc, #156]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003724:	4313      	orrs	r3, r2
 8003726:	600b      	str	r3, [r1, #0]
 8003728:	e015      	b.n	8003756 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800372a:	4b26      	ldr	r3, [pc, #152]	; (80037c4 <HAL_RCC_OscConfig+0x270>)
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003730:	f7fe fe60 	bl	80023f4 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003738:	f7fe fe5c 	bl	80023f4 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e180      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800374a:	4b1d      	ldr	r3, [pc, #116]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f0      	bne.n	8003738 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b00      	cmp	r3, #0
 8003760:	d03a      	beq.n	80037d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d019      	beq.n	800379e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800376a:	4b17      	ldr	r3, [pc, #92]	; (80037c8 <HAL_RCC_OscConfig+0x274>)
 800376c:	2201      	movs	r2, #1
 800376e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003770:	f7fe fe40 	bl	80023f4 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003778:	f7fe fe3c 	bl	80023f4 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e160      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800378a:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d0f0      	beq.n	8003778 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003796:	2001      	movs	r0, #1
 8003798:	f000 fad8 	bl	8003d4c <RCC_Delay>
 800379c:	e01c      	b.n	80037d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800379e:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <HAL_RCC_OscConfig+0x274>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a4:	f7fe fe26 	bl	80023f4 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037aa:	e00f      	b.n	80037cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ac:	f7fe fe22 	bl	80023f4 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d908      	bls.n	80037cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e146      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
 80037be:	bf00      	nop
 80037c0:	40021000 	.word	0x40021000
 80037c4:	42420000 	.word	0x42420000
 80037c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037cc:	4b92      	ldr	r3, [pc, #584]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e9      	bne.n	80037ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80a6 	beq.w	8003932 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037e6:	2300      	movs	r3, #0
 80037e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ea:	4b8b      	ldr	r3, [pc, #556]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10d      	bne.n	8003812 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	4b88      	ldr	r3, [pc, #544]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	4a87      	ldr	r2, [pc, #540]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003800:	61d3      	str	r3, [r2, #28]
 8003802:	4b85      	ldr	r3, [pc, #532]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800380e:	2301      	movs	r3, #1
 8003810:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003812:	4b82      	ldr	r3, [pc, #520]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d118      	bne.n	8003850 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800381e:	4b7f      	ldr	r3, [pc, #508]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a7e      	ldr	r2, [pc, #504]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800382a:	f7fe fde3 	bl	80023f4 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003832:	f7fe fddf 	bl	80023f4 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b64      	cmp	r3, #100	; 0x64
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e103      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	4b75      	ldr	r3, [pc, #468]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x312>
 8003858:	4b6f      	ldr	r3, [pc, #444]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4a6e      	ldr	r2, [pc, #440]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	f043 0301 	orr.w	r3, r3, #1
 8003862:	6213      	str	r3, [r2, #32]
 8003864:	e02d      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0x334>
 800386e:	4b6a      	ldr	r3, [pc, #424]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	4a69      	ldr	r2, [pc, #420]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	6213      	str	r3, [r2, #32]
 800387a:	4b67      	ldr	r3, [pc, #412]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	4a66      	ldr	r2, [pc, #408]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	f023 0304 	bic.w	r3, r3, #4
 8003884:	6213      	str	r3, [r2, #32]
 8003886:	e01c      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b05      	cmp	r3, #5
 800388e:	d10c      	bne.n	80038aa <HAL_RCC_OscConfig+0x356>
 8003890:	4b61      	ldr	r3, [pc, #388]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4a60      	ldr	r2, [pc, #384]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003896:	f043 0304 	orr.w	r3, r3, #4
 800389a:	6213      	str	r3, [r2, #32]
 800389c:	4b5e      	ldr	r3, [pc, #376]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4a5d      	ldr	r2, [pc, #372]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6213      	str	r3, [r2, #32]
 80038a8:	e00b      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 80038aa:	4b5b      	ldr	r3, [pc, #364]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	4a5a      	ldr	r2, [pc, #360]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038b0:	f023 0301 	bic.w	r3, r3, #1
 80038b4:	6213      	str	r3, [r2, #32]
 80038b6:	4b58      	ldr	r3, [pc, #352]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	4a57      	ldr	r2, [pc, #348]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038bc:	f023 0304 	bic.w	r3, r3, #4
 80038c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d015      	beq.n	80038f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ca:	f7fe fd93 	bl	80023f4 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d0:	e00a      	b.n	80038e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d2:	f7fe fd8f 	bl	80023f4 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d901      	bls.n	80038e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e0b1      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e8:	4b4b      	ldr	r3, [pc, #300]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d0ee      	beq.n	80038d2 <HAL_RCC_OscConfig+0x37e>
 80038f4:	e014      	b.n	8003920 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f6:	f7fe fd7d 	bl	80023f4 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038fc:	e00a      	b.n	8003914 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fe:	f7fe fd79 	bl	80023f4 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	f241 3288 	movw	r2, #5000	; 0x1388
 800390c:	4293      	cmp	r3, r2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e09b      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003914:	4b40      	ldr	r3, [pc, #256]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ee      	bne.n	80038fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003920:	7dfb      	ldrb	r3, [r7, #23]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d105      	bne.n	8003932 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003926:	4b3c      	ldr	r3, [pc, #240]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	4a3b      	ldr	r2, [pc, #236]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003930:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8087 	beq.w	8003a4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800393c:	4b36      	ldr	r3, [pc, #216]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 030c 	and.w	r3, r3, #12
 8003944:	2b08      	cmp	r3, #8
 8003946:	d061      	beq.n	8003a0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d146      	bne.n	80039de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003950:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003956:	f7fe fd4d 	bl	80023f4 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395e:	f7fe fd49 	bl	80023f4 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e06d      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003970:	4b29      	ldr	r3, [pc, #164]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f0      	bne.n	800395e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003984:	d108      	bne.n	8003998 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003986:	4b24      	ldr	r3, [pc, #144]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	4921      	ldr	r1, [pc, #132]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003998:	4b1f      	ldr	r3, [pc, #124]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a19      	ldr	r1, [r3, #32]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	430b      	orrs	r3, r1
 80039aa:	491b      	ldr	r1, [pc, #108]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039b0:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b6:	f7fe fd1d 	bl	80023f4 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039be:	f7fe fd19 	bl	80023f4 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e03d      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039d0:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x46a>
 80039dc:	e035      	b.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b10      	ldr	r3, [pc, #64]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe fd06 	bl	80023f4 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe fd02 	bl	80023f4 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e026      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x498>
 8003a0a:	e01e      	b.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d107      	bne.n	8003a24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e019      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_RCC_OscConfig+0x500>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d106      	bne.n	8003a46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d001      	beq.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40021000 	.word	0x40021000

08003a58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0d0      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a6c:	4b6a      	ldr	r3, [pc, #424]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d910      	bls.n	8003a9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7a:	4b67      	ldr	r3, [pc, #412]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 0207 	bic.w	r2, r3, #7
 8003a82:	4965      	ldr	r1, [pc, #404]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8a:	4b63      	ldr	r3, [pc, #396]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0b8      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d020      	beq.n	8003aea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d005      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ab4:	4b59      	ldr	r3, [pc, #356]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	4a58      	ldr	r2, [pc, #352]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003abe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0308 	and.w	r3, r3, #8
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d005      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003acc:	4b53      	ldr	r3, [pc, #332]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	4a52      	ldr	r2, [pc, #328]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ad2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ad6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad8:	4b50      	ldr	r3, [pc, #320]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	494d      	ldr	r1, [pc, #308]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d040      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d107      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afe:	4b47      	ldr	r3, [pc, #284]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d115      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e07f      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d107      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b16:	4b41      	ldr	r3, [pc, #260]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e073      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b26:	4b3d      	ldr	r3, [pc, #244]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e06b      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b36:	4b39      	ldr	r3, [pc, #228]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f023 0203 	bic.w	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	4936      	ldr	r1, [pc, #216]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b48:	f7fe fc54 	bl	80023f4 <HAL_GetTick>
 8003b4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b50:	f7fe fc50 	bl	80023f4 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e053      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b66:	4b2d      	ldr	r3, [pc, #180]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f003 020c 	and.w	r2, r3, #12
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d1eb      	bne.n	8003b50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b78:	4b27      	ldr	r3, [pc, #156]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d210      	bcs.n	8003ba8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b24      	ldr	r3, [pc, #144]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 0207 	bic.w	r2, r3, #7
 8003b8e:	4922      	ldr	r1, [pc, #136]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	4b20      	ldr	r3, [pc, #128]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e032      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	4916      	ldr	r1, [pc, #88]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d009      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bd2:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	490e      	ldr	r1, [pc, #56]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003be6:	f000 f821 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003bea:	4602      	mov	r2, r0
 8003bec:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	091b      	lsrs	r3, r3, #4
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	490a      	ldr	r1, [pc, #40]	; (8003c20 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf8:	5ccb      	ldrb	r3, [r1, r3]
 8003bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfe:	4a09      	ldr	r2, [pc, #36]	; (8003c24 <HAL_RCC_ClockConfig+0x1cc>)
 8003c00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c02:	4b09      	ldr	r3, [pc, #36]	; (8003c28 <HAL_RCC_ClockConfig+0x1d0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fe fbb2 	bl	8002370 <HAL_InitTick>

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40022000 	.word	0x40022000
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	080073c4 	.word	0x080073c4
 8003c24:	20000094 	.word	0x20000094
 8003c28:	20000098 	.word	0x20000098

08003c2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c2c:	b490      	push	{r4, r7}
 8003c2e:	b08a      	sub	sp, #40	; 0x28
 8003c30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003c32:	4b29      	ldr	r3, [pc, #164]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003c34:	1d3c      	adds	r4, r7, #4
 8003c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003c3c:	f240 2301 	movw	r3, #513	; 0x201
 8003c40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	61fb      	str	r3, [r7, #28]
 8003c46:	2300      	movs	r3, #0
 8003c48:	61bb      	str	r3, [r7, #24]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4e:	2300      	movs	r3, #0
 8003c50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c56:	4b21      	ldr	r3, [pc, #132]	; (8003cdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d002      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x40>
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_GetSysClockFreq+0x46>
 8003c6a:	e02b      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c6c:	4b1c      	ldr	r3, [pc, #112]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003c6e:	623b      	str	r3, [r7, #32]
      break;
 8003c70:	e02b      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	0c9b      	lsrs	r3, r3, #18
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	3328      	adds	r3, #40	; 0x28
 8003c7c:	443b      	add	r3, r7
 8003c7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003c82:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d012      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c8e:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	0c5b      	lsrs	r3, r3, #17
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	3328      	adds	r3, #40	; 0x28
 8003c9a:	443b      	add	r3, r7
 8003c9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ca0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	4a0e      	ldr	r2, [pc, #56]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ca6:	fb03 f202 	mul.w	r2, r3, r2
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb2:	e004      	b.n	8003cbe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	4a0b      	ldr	r2, [pc, #44]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cb8:	fb02 f303 	mul.w	r3, r2, r3
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	623b      	str	r3, [r7, #32]
      break;
 8003cc2:	e002      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cc4:	4b06      	ldr	r3, [pc, #24]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003cc6:	623b      	str	r3, [r7, #32]
      break;
 8003cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cca:	6a3b      	ldr	r3, [r7, #32]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3728      	adds	r7, #40	; 0x28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc90      	pop	{r4, r7}
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	080073a4 	.word	0x080073a4
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	007a1200 	.word	0x007a1200
 8003ce4:	003d0900 	.word	0x003d0900

08003ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cec:	4b02      	ldr	r3, [pc, #8]	; (8003cf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cee:	681b      	ldr	r3, [r3, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bc80      	pop	{r7}
 8003cf6:	4770      	bx	lr
 8003cf8:	20000094 	.word	0x20000094

08003cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d00:	f7ff fff2 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b05      	ldr	r3, [pc, #20]	; (8003d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	0a1b      	lsrs	r3, r3, #8
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4903      	ldr	r1, [pc, #12]	; (8003d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	080073d4 	.word	0x080073d4

08003d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d28:	f7ff ffde 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	4b05      	ldr	r3, [pc, #20]	; (8003d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	0adb      	lsrs	r3, r3, #11
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	4903      	ldr	r1, [pc, #12]	; (8003d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3a:	5ccb      	ldrb	r3, [r1, r3]
 8003d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40021000 	.word	0x40021000
 8003d48:	080073d4 	.word	0x080073d4

08003d4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d54:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <RCC_Delay+0x34>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a0a      	ldr	r2, [pc, #40]	; (8003d84 <RCC_Delay+0x38>)
 8003d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5e:	0a5b      	lsrs	r3, r3, #9
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	fb02 f303 	mul.w	r3, r2, r3
 8003d66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d68:	bf00      	nop
  }
  while (Delay --);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1e5a      	subs	r2, r3, #1
 8003d6e:	60fa      	str	r2, [r7, #12]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1f9      	bne.n	8003d68 <RCC_Delay+0x1c>
}
 8003d74:	bf00      	nop
 8003d76:	bf00      	nop
 8003d78:	3714      	adds	r7, #20
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr
 8003d80:	20000094 	.word	0x20000094
 8003d84:	10624dd3 	.word	0x10624dd3

08003d88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	2300      	movs	r3, #0
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d07d      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003da4:	2300      	movs	r3, #0
 8003da6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003da8:	4b4f      	ldr	r3, [pc, #316]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10d      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003db4:	4b4c      	ldr	r3, [pc, #304]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db6:	69db      	ldr	r3, [r3, #28]
 8003db8:	4a4b      	ldr	r2, [pc, #300]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	61d3      	str	r3, [r2, #28]
 8003dc0:	4b49      	ldr	r3, [pc, #292]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	4b46      	ldr	r3, [pc, #280]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d118      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ddc:	4b43      	ldr	r3, [pc, #268]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a42      	ldr	r2, [pc, #264]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003de6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003de8:	f7fe fb04 	bl	80023f4 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dee:	e008      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003df0:	f7fe fb00 	bl	80023f4 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b64      	cmp	r3, #100	; 0x64
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e06d      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e02:	4b3a      	ldr	r3, [pc, #232]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e0e:	4b36      	ldr	r3, [pc, #216]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e16:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d02e      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d027      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e2c:	4b2e      	ldr	r3, [pc, #184]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e36:	4b2e      	ldr	r3, [pc, #184]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e3c:	4b2c      	ldr	r3, [pc, #176]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e42:	4a29      	ldr	r2, [pc, #164]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d014      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7fe facf 	bl	80023f4 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e5a:	f7fe facb 	bl	80023f4 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e036      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0ee      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	4917      	ldr	r1, [pc, #92]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e8e:	7dfb      	ldrb	r3, [r7, #23]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d105      	bne.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e94:	4b14      	ldr	r3, [pc, #80]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e96:	69db      	ldr	r3, [r3, #28]
 8003e98:	4a13      	ldr	r2, [pc, #76]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003eac:	4b0e      	ldr	r3, [pc, #56]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	490b      	ldr	r1, [pc, #44]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d008      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eca:	4b07      	ldr	r3, [pc, #28]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	4904      	ldr	r1, [pc, #16]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3718      	adds	r7, #24
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	40007000 	.word	0x40007000
 8003ef0:	42420440 	.word	0x42420440

08003ef4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ef4:	b590      	push	{r4, r7, lr}
 8003ef6:	b08d      	sub	sp, #52	; 0x34
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003efc:	4b58      	ldr	r3, [pc, #352]	; (8004060 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003efe:	f107 040c 	add.w	r4, r7, #12
 8003f02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f08:	f240 2301 	movw	r3, #513	; 0x201
 8003f0c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	627b      	str	r3, [r7, #36]	; 0x24
 8003f12:	2300      	movs	r3, #0
 8003f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f16:	2300      	movs	r3, #0
 8003f18:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
 8003f1e:	2300      	movs	r3, #0
 8003f20:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d00a      	beq.n	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b10      	cmp	r3, #16
 8003f2c:	f200 808e 	bhi.w	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d049      	beq.n	8003fca <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d079      	beq.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003f3c:	e086      	b.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8003f3e:	4b49      	ldr	r3, [pc, #292]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003f44:	4b47      	ldr	r3, [pc, #284]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d07f      	beq.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	0c9b      	lsrs	r3, r3, #18
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	3330      	adds	r3, #48	; 0x30
 8003f5a:	443b      	add	r3, r7
 8003f5c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f60:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d017      	beq.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f6c:	4b3d      	ldr	r3, [pc, #244]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	0c5b      	lsrs	r3, r3, #17
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	3330      	adds	r3, #48	; 0x30
 8003f78:	443b      	add	r3, r7
 8003f7a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f7e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00d      	beq.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003f8a:	4a37      	ldr	r2, [pc, #220]	; (8004068 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	fb02 f303 	mul.w	r3, r2, r3
 8003f98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f9a:	e004      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	4a33      	ldr	r2, [pc, #204]	; (800406c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003fa0:	fb02 f303 	mul.w	r3, r2, r3
 8003fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003fa6:	4b2f      	ldr	r3, [pc, #188]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fb2:	d102      	bne.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003fb8:	e04a      	b.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	4a2c      	ldr	r2, [pc, #176]	; (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc4:	085b      	lsrs	r3, r3, #1
 8003fc6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003fc8:	e042      	b.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8003fca:	4b26      	ldr	r3, [pc, #152]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fda:	d108      	bne.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fea:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fec:	e01f      	b.n	800402e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ff4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ff8:	d109      	bne.n	800400e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8003ffa:	4b1a      	ldr	r3, [pc, #104]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8004006:	f649 4340 	movw	r3, #40000	; 0x9c40
 800400a:	62bb      	str	r3, [r7, #40]	; 0x28
 800400c:	e00f      	b.n	800402e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004014:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004018:	d11c      	bne.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800401a:	4b12      	ldr	r3, [pc, #72]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d016      	beq.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8004026:	f24f 4324 	movw	r3, #62500	; 0xf424
 800402a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800402c:	e012      	b.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800402e:	e011      	b.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004030:	f7ff fe78 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8004034:	4602      	mov	r2, r0
 8004036:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	0b9b      	lsrs	r3, r3, #14
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	3301      	adds	r3, #1
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	fbb2 f3f3 	udiv	r3, r2, r3
 8004048:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800404a:	e004      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800404c:	bf00      	nop
 800404e:	e002      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004050:	bf00      	nop
 8004052:	e000      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004054:	bf00      	nop
    }
  }
  return (frequency);
 8004056:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004058:	4618      	mov	r0, r3
 800405a:	3734      	adds	r7, #52	; 0x34
 800405c:	46bd      	mov	sp, r7
 800405e:	bd90      	pop	{r4, r7, pc}
 8004060:	080073b4 	.word	0x080073b4
 8004064:	40021000 	.word	0x40021000
 8004068:	007a1200 	.word	0x007a1200
 800406c:	003d0900 	.word	0x003d0900
 8004070:	aaaaaaab 	.word	0xaaaaaaab

08004074 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e041      	b.n	800410a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d106      	bne.n	80040a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fd fbfa 	bl	8001894 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3304      	adds	r3, #4
 80040b0:	4619      	mov	r1, r3
 80040b2:	4610      	mov	r0, r2
 80040b4:	f000 feec 	bl	8004e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
	...

08004114 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b01      	cmp	r3, #1
 8004126:	d001      	beq.n	800412c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e032      	b.n	8004192 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a18      	ldr	r2, [pc, #96]	; (800419c <HAL_TIM_Base_Start+0x88>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00e      	beq.n	800415c <HAL_TIM_Base_Start+0x48>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004146:	d009      	beq.n	800415c <HAL_TIM_Base_Start+0x48>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a14      	ldr	r2, [pc, #80]	; (80041a0 <HAL_TIM_Base_Start+0x8c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d004      	beq.n	800415c <HAL_TIM_Base_Start+0x48>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a13      	ldr	r2, [pc, #76]	; (80041a4 <HAL_TIM_Base_Start+0x90>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d111      	bne.n	8004180 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b06      	cmp	r3, #6
 800416c:	d010      	beq.n	8004190 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	e007      	b.n	8004190 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	40012c00 	.word	0x40012c00
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40000800 	.word	0x40000800

080041a8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6a1a      	ldr	r2, [r3, #32]
 80041b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80041ba:	4013      	ands	r3, r2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d10f      	bne.n	80041e0 <HAL_TIM_Base_Stop+0x38>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6a1a      	ldr	r2, [r3, #32]
 80041c6:	f240 4344 	movw	r3, #1092	; 0x444
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d107      	bne.n	80041e0 <HAL_TIM_Base_Stop+0x38>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0201 	bic.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr

080041f4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e041      	b.n	800428a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f839 	bl	8004292 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3304      	adds	r3, #4
 8004230:	4619      	mov	r1, r3
 8004232:	4610      	mov	r0, r2
 8004234:	f000 fe2c 	bl	8004e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr

080042a4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d109      	bne.n	80042c8 <HAL_TIM_OC_Start_IT+0x24>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b01      	cmp	r3, #1
 80042be:	bf14      	ite	ne
 80042c0:	2301      	movne	r3, #1
 80042c2:	2300      	moveq	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	e022      	b.n	800430e <HAL_TIM_OC_Start_IT+0x6a>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d109      	bne.n	80042e2 <HAL_TIM_OC_Start_IT+0x3e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	bf14      	ite	ne
 80042da:	2301      	movne	r3, #1
 80042dc:	2300      	moveq	r3, #0
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	e015      	b.n	800430e <HAL_TIM_OC_Start_IT+0x6a>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d109      	bne.n	80042fc <HAL_TIM_OC_Start_IT+0x58>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	bf14      	ite	ne
 80042f4:	2301      	movne	r3, #1
 80042f6:	2300      	moveq	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	e008      	b.n	800430e <HAL_TIM_OC_Start_IT+0x6a>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b01      	cmp	r3, #1
 8004306:	bf14      	ite	ne
 8004308:	2301      	movne	r3, #1
 800430a:	2300      	moveq	r3, #0
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0a4      	b.n	8004460 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d104      	bne.n	8004326 <HAL_TIM_OC_Start_IT+0x82>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004324:	e013      	b.n	800434e <HAL_TIM_OC_Start_IT+0xaa>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b04      	cmp	r3, #4
 800432a:	d104      	bne.n	8004336 <HAL_TIM_OC_Start_IT+0x92>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004334:	e00b      	b.n	800434e <HAL_TIM_OC_Start_IT+0xaa>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b08      	cmp	r3, #8
 800433a:	d104      	bne.n	8004346 <HAL_TIM_OC_Start_IT+0xa2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004344:	e003      	b.n	800434e <HAL_TIM_OC_Start_IT+0xaa>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2202      	movs	r2, #2
 800434a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d841      	bhi.n	80043d8 <HAL_TIM_OC_Start_IT+0x134>
 8004354:	a201      	add	r2, pc, #4	; (adr r2, 800435c <HAL_TIM_OC_Start_IT+0xb8>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	080043d9 	.word	0x080043d9
 8004364:	080043d9 	.word	0x080043d9
 8004368:	080043d9 	.word	0x080043d9
 800436c:	080043a3 	.word	0x080043a3
 8004370:	080043d9 	.word	0x080043d9
 8004374:	080043d9 	.word	0x080043d9
 8004378:	080043d9 	.word	0x080043d9
 800437c:	080043b5 	.word	0x080043b5
 8004380:	080043d9 	.word	0x080043d9
 8004384:	080043d9 	.word	0x080043d9
 8004388:	080043d9 	.word	0x080043d9
 800438c:	080043c7 	.word	0x080043c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0202 	orr.w	r2, r2, #2
 800439e:	60da      	str	r2, [r3, #12]
      break;
 80043a0:	e01b      	b.n	80043da <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0204 	orr.w	r2, r2, #4
 80043b0:	60da      	str	r2, [r3, #12]
      break;
 80043b2:	e012      	b.n	80043da <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f042 0208 	orr.w	r2, r2, #8
 80043c2:	60da      	str	r2, [r3, #12]
      break;
 80043c4:	e009      	b.n	80043da <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0210 	orr.w	r2, r2, #16
 80043d4:	60da      	str	r2, [r3, #12]
      break;
 80043d6:	e000      	b.n	80043da <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 80043d8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2201      	movs	r2, #1
 80043e0:	6839      	ldr	r1, [r7, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 ffd4 	bl	8005390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1e      	ldr	r2, [pc, #120]	; (8004468 <HAL_TIM_OC_Start_IT+0x1c4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d107      	bne.n	8004402 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004400:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a18      	ldr	r2, [pc, #96]	; (8004468 <HAL_TIM_OC_Start_IT+0x1c4>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00e      	beq.n	800442a <HAL_TIM_OC_Start_IT+0x186>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004414:	d009      	beq.n	800442a <HAL_TIM_OC_Start_IT+0x186>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a14      	ldr	r2, [pc, #80]	; (800446c <HAL_TIM_OC_Start_IT+0x1c8>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d004      	beq.n	800442a <HAL_TIM_OC_Start_IT+0x186>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a12      	ldr	r2, [pc, #72]	; (8004470 <HAL_TIM_OC_Start_IT+0x1cc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d111      	bne.n	800444e <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2b06      	cmp	r3, #6
 800443a:	d010      	beq.n	800445e <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444c:	e007      	b.n	800445e <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0201 	orr.w	r2, r2, #1
 800445c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	40012c00 	.word	0x40012c00
 800446c:	40000400 	.word	0x40000400
 8004470:	40000800 	.word	0x40000800

08004474 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b0c      	cmp	r3, #12
 8004482:	d841      	bhi.n	8004508 <HAL_TIM_OC_Stop_IT+0x94>
 8004484:	a201      	add	r2, pc, #4	; (adr r2, 800448c <HAL_TIM_OC_Stop_IT+0x18>)
 8004486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448a:	bf00      	nop
 800448c:	080044c1 	.word	0x080044c1
 8004490:	08004509 	.word	0x08004509
 8004494:	08004509 	.word	0x08004509
 8004498:	08004509 	.word	0x08004509
 800449c:	080044d3 	.word	0x080044d3
 80044a0:	08004509 	.word	0x08004509
 80044a4:	08004509 	.word	0x08004509
 80044a8:	08004509 	.word	0x08004509
 80044ac:	080044e5 	.word	0x080044e5
 80044b0:	08004509 	.word	0x08004509
 80044b4:	08004509 	.word	0x08004509
 80044b8:	08004509 	.word	0x08004509
 80044bc:	080044f7 	.word	0x080044f7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68da      	ldr	r2, [r3, #12]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 0202 	bic.w	r2, r2, #2
 80044ce:	60da      	str	r2, [r3, #12]
      break;
 80044d0:	e01b      	b.n	800450a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68da      	ldr	r2, [r3, #12]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0204 	bic.w	r2, r2, #4
 80044e0:	60da      	str	r2, [r3, #12]
      break;
 80044e2:	e012      	b.n	800450a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0208 	bic.w	r2, r2, #8
 80044f2:	60da      	str	r2, [r3, #12]
      break;
 80044f4:	e009      	b.n	800450a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0210 	bic.w	r2, r2, #16
 8004504:	60da      	str	r2, [r3, #12]
      break;
 8004506:	e000      	b.n	800450a <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8004508:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2200      	movs	r2, #0
 8004510:	6839      	ldr	r1, [r7, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f000 ff3c 	bl	8005390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a29      	ldr	r2, [pc, #164]	; (80045c4 <HAL_TIM_OC_Stop_IT+0x150>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d117      	bne.n	8004552 <HAL_TIM_OC_Stop_IT+0xde>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6a1a      	ldr	r2, [r3, #32]
 8004528:	f241 1311 	movw	r3, #4369	; 0x1111
 800452c:	4013      	ands	r3, r2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10f      	bne.n	8004552 <HAL_TIM_OC_Stop_IT+0xde>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6a1a      	ldr	r2, [r3, #32]
 8004538:	f240 4344 	movw	r3, #1092	; 0x444
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d107      	bne.n	8004552 <HAL_TIM_OC_Stop_IT+0xde>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004550:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6a1a      	ldr	r2, [r3, #32]
 8004558:	f241 1311 	movw	r3, #4369	; 0x1111
 800455c:	4013      	ands	r3, r2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10f      	bne.n	8004582 <HAL_TIM_OC_Stop_IT+0x10e>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6a1a      	ldr	r2, [r3, #32]
 8004568:	f240 4344 	movw	r3, #1092	; 0x444
 800456c:	4013      	ands	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d107      	bne.n	8004582 <HAL_TIM_OC_Stop_IT+0x10e>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0201 	bic.w	r2, r2, #1
 8004580:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d104      	bne.n	8004592 <HAL_TIM_OC_Stop_IT+0x11e>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004590:	e013      	b.n	80045ba <HAL_TIM_OC_Stop_IT+0x146>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b04      	cmp	r3, #4
 8004596:	d104      	bne.n	80045a2 <HAL_TIM_OC_Stop_IT+0x12e>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045a0:	e00b      	b.n	80045ba <HAL_TIM_OC_Stop_IT+0x146>
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d104      	bne.n	80045b2 <HAL_TIM_OC_Stop_IT+0x13e>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045b0:	e003      	b.n	80045ba <HAL_TIM_OC_Stop_IT+0x146>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40012c00 	.word	0x40012c00

080045c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e041      	b.n	800465e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d106      	bne.n	80045f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f839 	bl	8004666 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3304      	adds	r3, #4
 8004604:	4619      	mov	r1, r3
 8004606:	4610      	mov	r0, r2
 8004608:	f000 fc42 	bl	8004e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr

08004678 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d109      	bne.n	800469c <HAL_TIM_PWM_Start+0x24>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b01      	cmp	r3, #1
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	e022      	b.n	80046e2 <HAL_TIM_PWM_Start+0x6a>
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d109      	bne.n	80046b6 <HAL_TIM_PWM_Start+0x3e>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	bf14      	ite	ne
 80046ae:	2301      	movne	r3, #1
 80046b0:	2300      	moveq	r3, #0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	e015      	b.n	80046e2 <HAL_TIM_PWM_Start+0x6a>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b08      	cmp	r3, #8
 80046ba:	d109      	bne.n	80046d0 <HAL_TIM_PWM_Start+0x58>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	bf14      	ite	ne
 80046c8:	2301      	movne	r3, #1
 80046ca:	2300      	moveq	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	e008      	b.n	80046e2 <HAL_TIM_PWM_Start+0x6a>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b01      	cmp	r3, #1
 80046da:	bf14      	ite	ne
 80046dc:	2301      	movne	r3, #1
 80046de:	2300      	moveq	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e05e      	b.n	80047a8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d104      	bne.n	80046fa <HAL_TIM_PWM_Start+0x82>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046f8:	e013      	b.n	8004722 <HAL_TIM_PWM_Start+0xaa>
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d104      	bne.n	800470a <HAL_TIM_PWM_Start+0x92>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2202      	movs	r2, #2
 8004704:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004708:	e00b      	b.n	8004722 <HAL_TIM_PWM_Start+0xaa>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b08      	cmp	r3, #8
 800470e:	d104      	bne.n	800471a <HAL_TIM_PWM_Start+0xa2>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2202      	movs	r2, #2
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004718:	e003      	b.n	8004722 <HAL_TIM_PWM_Start+0xaa>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2202      	movs	r2, #2
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2201      	movs	r2, #1
 8004728:	6839      	ldr	r1, [r7, #0]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fe30 	bl	8005390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a1e      	ldr	r2, [pc, #120]	; (80047b0 <HAL_TIM_PWM_Start+0x138>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d107      	bne.n	800474a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004748:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <HAL_TIM_PWM_Start+0x138>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00e      	beq.n	8004772 <HAL_TIM_PWM_Start+0xfa>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800475c:	d009      	beq.n	8004772 <HAL_TIM_PWM_Start+0xfa>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a14      	ldr	r2, [pc, #80]	; (80047b4 <HAL_TIM_PWM_Start+0x13c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d004      	beq.n	8004772 <HAL_TIM_PWM_Start+0xfa>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a12      	ldr	r2, [pc, #72]	; (80047b8 <HAL_TIM_PWM_Start+0x140>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d111      	bne.n	8004796 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b06      	cmp	r3, #6
 8004782:	d010      	beq.n	80047a6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004794:	e007      	b.n	80047a6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f042 0201 	orr.w	r2, r2, #1
 80047a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40012c00 	.word	0x40012c00
 80047b4:	40000400 	.word	0x40000400
 80047b8:	40000800 	.word	0x40000800

080047bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2200      	movs	r2, #0
 80047cc:	6839      	ldr	r1, [r7, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fdde 	bl	8005390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a29      	ldr	r2, [pc, #164]	; (8004880 <HAL_TIM_PWM_Stop+0xc4>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d117      	bne.n	800480e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a1a      	ldr	r2, [r3, #32]
 80047e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80047e8:	4013      	ands	r3, r2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <HAL_TIM_PWM_Stop+0x52>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6a1a      	ldr	r2, [r3, #32]
 80047f4:	f240 4344 	movw	r3, #1092	; 0x444
 80047f8:	4013      	ands	r3, r2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d107      	bne.n	800480e <HAL_TIM_PWM_Stop+0x52>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800480c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6a1a      	ldr	r2, [r3, #32]
 8004814:	f241 1311 	movw	r3, #4369	; 0x1111
 8004818:	4013      	ands	r3, r2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10f      	bne.n	800483e <HAL_TIM_PWM_Stop+0x82>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6a1a      	ldr	r2, [r3, #32]
 8004824:	f240 4344 	movw	r3, #1092	; 0x444
 8004828:	4013      	ands	r3, r2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d107      	bne.n	800483e <HAL_TIM_PWM_Stop+0x82>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0201 	bic.w	r2, r2, #1
 800483c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d104      	bne.n	800484e <HAL_TIM_PWM_Stop+0x92>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800484c:	e013      	b.n	8004876 <HAL_TIM_PWM_Stop+0xba>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b04      	cmp	r3, #4
 8004852:	d104      	bne.n	800485e <HAL_TIM_PWM_Stop+0xa2>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800485c:	e00b      	b.n	8004876 <HAL_TIM_PWM_Stop+0xba>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b08      	cmp	r3, #8
 8004862:	d104      	bne.n	800486e <HAL_TIM_PWM_Stop+0xb2>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800486c:	e003      	b.n	8004876 <HAL_TIM_PWM_Stop+0xba>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40012c00 	.word	0x40012c00

08004884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b02      	cmp	r3, #2
 8004898:	d122      	bne.n	80048e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d11b      	bne.n	80048e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0202 	mvn.w	r2, #2
 80048b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 fac7 	bl	8004e5a <HAL_TIM_IC_CaptureCallback>
 80048cc:	e005      	b.n	80048da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7fc fe70 	bl	80015b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 fac9 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f003 0304 	and.w	r3, r3, #4
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d122      	bne.n	8004934 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d11b      	bne.n	8004934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 0204 	mvn.w	r2, #4
 8004904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2202      	movs	r2, #2
 800490a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 fa9d 	bl	8004e5a <HAL_TIM_IC_CaptureCallback>
 8004920:	e005      	b.n	800492e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7fc fe46 	bl	80015b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 fa9f 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f003 0308 	and.w	r3, r3, #8
 800493e:	2b08      	cmp	r3, #8
 8004940:	d122      	bne.n	8004988 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	f003 0308 	and.w	r3, r3, #8
 800494c:	2b08      	cmp	r3, #8
 800494e:	d11b      	bne.n	8004988 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f06f 0208 	mvn.w	r2, #8
 8004958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2204      	movs	r2, #4
 800495e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fa73 	bl	8004e5a <HAL_TIM_IC_CaptureCallback>
 8004974:	e005      	b.n	8004982 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7fc fe1c 	bl	80015b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 fa75 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b10      	cmp	r3, #16
 8004994:	d122      	bne.n	80049dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	2b10      	cmp	r3, #16
 80049a2:	d11b      	bne.n	80049dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0210 	mvn.w	r2, #16
 80049ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2208      	movs	r2, #8
 80049b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fa49 	bl	8004e5a <HAL_TIM_IC_CaptureCallback>
 80049c8:	e005      	b.n	80049d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fc fdf2 	bl	80015b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fa4b 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d10e      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d107      	bne.n	8004a08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0201 	mvn.w	r2, #1
 8004a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 fa20 	bl	8004e48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	2b80      	cmp	r3, #128	; 0x80
 8004a14:	d10e      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a20:	2b80      	cmp	r3, #128	; 0x80
 8004a22:	d107      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 fd39 	bl	80054a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3e:	2b40      	cmp	r3, #64	; 0x40
 8004a40:	d10e      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4c:	2b40      	cmp	r3, #64	; 0x40
 8004a4e:	d107      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fa0f 	bl	8004e7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b20      	cmp	r3, #32
 8004a6c:	d10e      	bne.n	8004a8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f003 0320 	and.w	r3, r3, #32
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	d107      	bne.n	8004a8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0220 	mvn.w	r2, #32
 8004a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 fd04 	bl	8005494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d101      	bne.n	8004aae <HAL_TIM_OC_ConfigChannel+0x1a>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	e046      	b.n	8004b3c <HAL_TIM_OC_ConfigChannel+0xa8>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b0c      	cmp	r3, #12
 8004aba:	d839      	bhi.n	8004b30 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004abc:	a201      	add	r2, pc, #4	; (adr r2, 8004ac4 <HAL_TIM_OC_ConfigChannel+0x30>)
 8004abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004af9 	.word	0x08004af9
 8004ac8:	08004b31 	.word	0x08004b31
 8004acc:	08004b31 	.word	0x08004b31
 8004ad0:	08004b31 	.word	0x08004b31
 8004ad4:	08004b07 	.word	0x08004b07
 8004ad8:	08004b31 	.word	0x08004b31
 8004adc:	08004b31 	.word	0x08004b31
 8004ae0:	08004b31 	.word	0x08004b31
 8004ae4:	08004b15 	.word	0x08004b15
 8004ae8:	08004b31 	.word	0x08004b31
 8004aec:	08004b31 	.word	0x08004b31
 8004af0:	08004b31 	.word	0x08004b31
 8004af4:	08004b23 	.word	0x08004b23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68b9      	ldr	r1, [r7, #8]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fa28 	bl	8004f54 <TIM_OC1_SetConfig>
      break;
 8004b04:	e015      	b.n	8004b32 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 fa87 	bl	8005020 <TIM_OC2_SetConfig>
      break;
 8004b12:	e00e      	b.n	8004b32 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68b9      	ldr	r1, [r7, #8]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 faea 	bl	80050f4 <TIM_OC3_SetConfig>
      break;
 8004b20:	e007      	b.n	8004b32 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68b9      	ldr	r1, [r7, #8]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fb4d 	bl	80051c8 <TIM_OC4_SetConfig>
      break;
 8004b2e:	e000      	b.n	8004b32 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004b30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e0ac      	b.n	8004cb8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b0c      	cmp	r3, #12
 8004b6a:	f200 809f 	bhi.w	8004cac <HAL_TIM_PWM_ConfigChannel+0x168>
 8004b6e:	a201      	add	r2, pc, #4	; (adr r2, 8004b74 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b74:	08004ba9 	.word	0x08004ba9
 8004b78:	08004cad 	.word	0x08004cad
 8004b7c:	08004cad 	.word	0x08004cad
 8004b80:	08004cad 	.word	0x08004cad
 8004b84:	08004be9 	.word	0x08004be9
 8004b88:	08004cad 	.word	0x08004cad
 8004b8c:	08004cad 	.word	0x08004cad
 8004b90:	08004cad 	.word	0x08004cad
 8004b94:	08004c2b 	.word	0x08004c2b
 8004b98:	08004cad 	.word	0x08004cad
 8004b9c:	08004cad 	.word	0x08004cad
 8004ba0:	08004cad 	.word	0x08004cad
 8004ba4:	08004c6b 	.word	0x08004c6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68b9      	ldr	r1, [r7, #8]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 f9d0 	bl	8004f54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699a      	ldr	r2, [r3, #24]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0208 	orr.w	r2, r2, #8
 8004bc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0204 	bic.w	r2, r2, #4
 8004bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6999      	ldr	r1, [r3, #24]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	619a      	str	r2, [r3, #24]
      break;
 8004be6:	e062      	b.n	8004cae <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68b9      	ldr	r1, [r7, #8]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f000 fa16 	bl	8005020 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6999      	ldr	r1, [r3, #24]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	021a      	lsls	r2, r3, #8
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	619a      	str	r2, [r3, #24]
      break;
 8004c28:	e041      	b.n	8004cae <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68b9      	ldr	r1, [r7, #8]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f000 fa5f 	bl	80050f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	69da      	ldr	r2, [r3, #28]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f042 0208 	orr.w	r2, r2, #8
 8004c44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69da      	ldr	r2, [r3, #28]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0204 	bic.w	r2, r2, #4
 8004c54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69d9      	ldr	r1, [r3, #28]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	691a      	ldr	r2, [r3, #16]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	61da      	str	r2, [r3, #28]
      break;
 8004c68:	e021      	b.n	8004cae <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 faa9 	bl	80051c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	69da      	ldr	r2, [r3, #28]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69da      	ldr	r2, [r3, #28]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	69d9      	ldr	r1, [r3, #28]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	021a      	lsls	r2, r3, #8
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	61da      	str	r2, [r3, #28]
      break;
 8004caa:	e000      	b.n	8004cae <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004cac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <HAL_TIM_ConfigClockSource+0x18>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e0b3      	b.n	8004e40 <HAL_TIM_ConfigClockSource+0x180>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cf6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cfe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d10:	d03e      	beq.n	8004d90 <HAL_TIM_ConfigClockSource+0xd0>
 8004d12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d16:	f200 8087 	bhi.w	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d1e:	f000 8085 	beq.w	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d26:	d87f      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d28:	2b70      	cmp	r3, #112	; 0x70
 8004d2a:	d01a      	beq.n	8004d62 <HAL_TIM_ConfigClockSource+0xa2>
 8004d2c:	2b70      	cmp	r3, #112	; 0x70
 8004d2e:	d87b      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d30:	2b60      	cmp	r3, #96	; 0x60
 8004d32:	d050      	beq.n	8004dd6 <HAL_TIM_ConfigClockSource+0x116>
 8004d34:	2b60      	cmp	r3, #96	; 0x60
 8004d36:	d877      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d38:	2b50      	cmp	r3, #80	; 0x50
 8004d3a:	d03c      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0xf6>
 8004d3c:	2b50      	cmp	r3, #80	; 0x50
 8004d3e:	d873      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d40:	2b40      	cmp	r3, #64	; 0x40
 8004d42:	d058      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x136>
 8004d44:	2b40      	cmp	r3, #64	; 0x40
 8004d46:	d86f      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d48:	2b30      	cmp	r3, #48	; 0x30
 8004d4a:	d064      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0x156>
 8004d4c:	2b30      	cmp	r3, #48	; 0x30
 8004d4e:	d86b      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d060      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0x156>
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	d867      	bhi.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d05c      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0x156>
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d05a      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d60:	e062      	b.n	8004e28 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	6899      	ldr	r1, [r3, #8]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f000 faee 	bl	8005352 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d84:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	609a      	str	r2, [r3, #8]
      break;
 8004d8e:	e04e      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6818      	ldr	r0, [r3, #0]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	6899      	ldr	r1, [r3, #8]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f000 fad7 	bl	8005352 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004db2:	609a      	str	r2, [r3, #8]
      break;
 8004db4:	e03b      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6818      	ldr	r0, [r3, #0]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	6859      	ldr	r1, [r3, #4]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	f000 fa4e 	bl	8005264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2150      	movs	r1, #80	; 0x50
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 faa5 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004dd4:	e02b      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6818      	ldr	r0, [r3, #0]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	6859      	ldr	r1, [r3, #4]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	461a      	mov	r2, r3
 8004de4:	f000 fa6c 	bl	80052c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2160      	movs	r1, #96	; 0x60
 8004dee:	4618      	mov	r0, r3
 8004df0:	f000 fa95 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004df4:	e01b      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	6859      	ldr	r1, [r3, #4]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	461a      	mov	r2, r3
 8004e04:	f000 fa2e 	bl	8005264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2140      	movs	r1, #64	; 0x40
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fa85 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004e14:	e00b      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4610      	mov	r0, r2
 8004e22:	f000 fa7c 	bl	800531e <TIM_ITRx_SetConfig>
        break;
 8004e26:	e002      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e28:	bf00      	nop
 8004e2a:	e000      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bc80      	pop	{r7}
 8004e58:	4770      	bx	lr

08004e5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr

08004e6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr

08004e7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bc80      	pop	{r7}
 8004e8e:	4770      	bx	lr

08004e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a29      	ldr	r2, [pc, #164]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00b      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eae:	d007      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <TIM_Base_SetConfig+0xbc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d003      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a25      	ldr	r2, [pc, #148]	; (8004f50 <TIM_Base_SetConfig+0xc0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d108      	bne.n	8004ed2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a1c      	ldr	r2, [pc, #112]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a19      	ldr	r2, [pc, #100]	; (8004f4c <TIM_Base_SetConfig+0xbc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a18      	ldr	r2, [pc, #96]	; (8004f50 <TIM_Base_SetConfig+0xc0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a07      	ldr	r2, [pc, #28]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d103      	bne.n	8004f38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	691a      	ldr	r2, [r3, #16]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	615a      	str	r2, [r3, #20]
}
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bc80      	pop	{r7}
 8004f46:	4770      	bx	lr
 8004f48:	40012c00 	.word	0x40012c00
 8004f4c:	40000400 	.word	0x40000400
 8004f50:	40000800 	.word	0x40000800

08004f54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b087      	sub	sp, #28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	f023 0201 	bic.w	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0303 	bic.w	r3, r3, #3
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f023 0302 	bic.w	r3, r3, #2
 8004f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a1c      	ldr	r2, [pc, #112]	; (800501c <TIM_OC1_SetConfig+0xc8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d10c      	bne.n	8004fca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f023 0308 	bic.w	r3, r3, #8
 8004fb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f023 0304 	bic.w	r3, r3, #4
 8004fc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a13      	ldr	r2, [pc, #76]	; (800501c <TIM_OC1_SetConfig+0xc8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d111      	bne.n	8004ff6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	621a      	str	r2, [r3, #32]
}
 8005010:	bf00      	nop
 8005012:	371c      	adds	r7, #28
 8005014:	46bd      	mov	sp, r7
 8005016:	bc80      	pop	{r7}
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40012c00 	.word	0x40012c00

08005020 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	f023 0210 	bic.w	r2, r3, #16
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800504e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005056:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	021b      	lsls	r3, r3, #8
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f023 0320 	bic.w	r3, r3, #32
 800506a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	011b      	lsls	r3, r3, #4
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	4313      	orrs	r3, r2
 8005076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a1d      	ldr	r2, [pc, #116]	; (80050f0 <TIM_OC2_SetConfig+0xd0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d10d      	bne.n	800509c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800509a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a14      	ldr	r2, [pc, #80]	; (80050f0 <TIM_OC2_SetConfig+0xd0>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d113      	bne.n	80050cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	621a      	str	r2, [r3, #32]
}
 80050e6:	bf00      	nop
 80050e8:	371c      	adds	r7, #28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr
 80050f0:	40012c00 	.word	0x40012c00

080050f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b087      	sub	sp, #28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0303 	bic.w	r3, r3, #3
 800512a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800513c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <TIM_OC3_SetConfig+0xd0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d10d      	bne.n	800516e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800516c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a14      	ldr	r2, [pc, #80]	; (80051c4 <TIM_OC3_SetConfig+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d113      	bne.n	800519e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800517c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	011b      	lsls	r3, r3, #4
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	4313      	orrs	r3, r2
 8005190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	697a      	ldr	r2, [r7, #20]
 80051b6:	621a      	str	r2, [r3, #32]
}
 80051b8:	bf00      	nop
 80051ba:	371c      	adds	r7, #28
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40012c00 	.word	0x40012c00

080051c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	021b      	lsls	r3, r3, #8
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	4313      	orrs	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	031b      	lsls	r3, r3, #12
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	4313      	orrs	r3, r2
 800521e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a0f      	ldr	r2, [pc, #60]	; (8005260 <TIM_OC4_SetConfig+0x98>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d109      	bne.n	800523c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800522e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	019b      	lsls	r3, r3, #6
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	4313      	orrs	r3, r2
 800523a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	bf00      	nop
 8005258:	371c      	adds	r7, #28
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	40012c00 	.word	0x40012c00

08005264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f023 0201 	bic.w	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800528e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f023 030a 	bic.w	r3, r3, #10
 80052a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	621a      	str	r2, [r3, #32]
}
 80052b6:	bf00      	nop
 80052b8:	371c      	adds	r7, #28
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr

080052c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	f023 0210 	bic.w	r2, r3, #16
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	031b      	lsls	r3, r3, #12
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	621a      	str	r2, [r3, #32]
}
 8005314:	bf00      	nop
 8005316:	371c      	adds	r7, #28
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr

0800531e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800531e:	b480      	push	{r7}
 8005320:	b085      	sub	sp, #20
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	f043 0307 	orr.w	r3, r3, #7
 8005340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	609a      	str	r2, [r3, #8]
}
 8005348:	bf00      	nop
 800534a:	3714      	adds	r7, #20
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr

08005352 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005352:	b480      	push	{r7}
 8005354:	b087      	sub	sp, #28
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
 800535e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800536c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	021a      	lsls	r2, r3, #8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	431a      	orrs	r2, r3
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	4313      	orrs	r3, r2
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	609a      	str	r2, [r3, #8]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	bc80      	pop	{r7}
 800538e:	4770      	bx	lr

08005390 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005390:	b480      	push	{r7}
 8005392:	b087      	sub	sp, #28
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	2201      	movs	r2, #1
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6a1a      	ldr	r2, [r3, #32]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	43db      	mvns	r3, r3
 80053b2:	401a      	ands	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 031f 	and.w	r3, r3, #31
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	fa01 f303 	lsl.w	r3, r1, r3
 80053c8:	431a      	orrs	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	621a      	str	r2, [r3, #32]
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e046      	b.n	800547e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a16      	ldr	r2, [pc, #88]	; (8005488 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543c:	d009      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a12      	ldr	r2, [pc, #72]	; (800548c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a10      	ldr	r2, [pc, #64]	; (8005490 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d10c      	bne.n	800546c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005458:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	4313      	orrs	r3, r2
 8005462:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	40012c00 	.word	0x40012c00
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800

08005494 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bc80      	pop	{r7}
 80054a4:	4770      	bx	lr

080054a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b083      	sub	sp, #12
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e03f      	b.n	800554a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d106      	bne.n	80054e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fc f9f4 	bl	80018cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2224      	movs	r2, #36	; 0x24
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 fc85 	bl	8005e0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005510:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695a      	ldr	r2, [r3, #20]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005520:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005530:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b08a      	sub	sp, #40	; 0x28
 8005556:	af02      	add	r7, sp, #8
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	603b      	str	r3, [r7, #0]
 800555e:	4613      	mov	r3, r2
 8005560:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b20      	cmp	r3, #32
 8005570:	d17c      	bne.n	800566c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <HAL_UART_Transmit+0x2c>
 8005578:	88fb      	ldrh	r3, [r7, #6]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e075      	b.n	800566e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_UART_Transmit+0x3e>
 800558c:	2302      	movs	r3, #2
 800558e:	e06e      	b.n	800566e <HAL_UART_Transmit+0x11c>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2221      	movs	r2, #33	; 0x21
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055a6:	f7fc ff25 	bl	80023f4 <HAL_GetTick>
 80055aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	88fa      	ldrh	r2, [r7, #6]
 80055b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	88fa      	ldrh	r2, [r7, #6]
 80055b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055c0:	d108      	bne.n	80055d4 <HAL_UART_Transmit+0x82>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d104      	bne.n	80055d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	e003      	b.n	80055dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055d8:	2300      	movs	r3, #0
 80055da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80055e4:	e02a      	b.n	800563c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2200      	movs	r2, #0
 80055ee:	2180      	movs	r1, #128	; 0x80
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 fa38 	bl	8005a66 <UART_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e036      	b.n	800566e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10b      	bne.n	800561e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	881b      	ldrh	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005614:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	3302      	adds	r3, #2
 800561a:	61bb      	str	r3, [r7, #24]
 800561c:	e007      	b.n	800562e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	781a      	ldrb	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3301      	adds	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1cf      	bne.n	80055e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	2200      	movs	r2, #0
 800564e:	2140      	movs	r1, #64	; 0x40
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 fa08 	bl	8005a66 <UART_WaitOnFlagUntilTimeout>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e006      	b.n	800566e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005668:	2300      	movs	r3, #0
 800566a:	e000      	b.n	800566e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800566c:	2302      	movs	r3, #2
  }
}
 800566e:	4618      	mov	r0, r3
 8005670:	3720      	adds	r7, #32
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	60f8      	str	r0, [r7, #12]
 800567e:	60b9      	str	r1, [r7, #8]
 8005680:	4613      	mov	r3, r2
 8005682:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b20      	cmp	r3, #32
 800568e:	d11d      	bne.n	80056cc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <HAL_UART_Receive_IT+0x26>
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e016      	b.n	80056ce <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_UART_Receive_IT+0x38>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e00f      	b.n	80056ce <HAL_UART_Receive_IT+0x58>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80056bc:	88fb      	ldrh	r3, [r7, #6]
 80056be:	461a      	mov	r2, r3
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 fa19 	bl	8005afa <UART_Start_Receive_IT>
 80056c8:	4603      	mov	r3, r0
 80056ca:	e000      	b.n	80056ce <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
  }
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b08a      	sub	sp, #40	; 0x28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10d      	bne.n	800572a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800570e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005710:	f003 0320 	and.w	r3, r3, #32
 8005714:	2b00      	cmp	r3, #0
 8005716:	d008      	beq.n	800572a <HAL_UART_IRQHandler+0x52>
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fac9 	bl	8005cba <UART_Receive_IT>
      return;
 8005728:	e17b      	b.n	8005a22 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80b1 	beq.w	8005894 <HAL_UART_IRQHandler+0x1bc>
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d105      	bne.n	8005748 <HAL_UART_IRQHandler+0x70>
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 80a6 	beq.w	8005894 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <HAL_UART_IRQHandler+0x90>
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005758:	2b00      	cmp	r3, #0
 800575a:	d005      	beq.n	8005768 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005760:	f043 0201 	orr.w	r2, r3, #1
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <HAL_UART_IRQHandler+0xb0>
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	f043 0202 	orr.w	r2, r3, #2
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <HAL_UART_IRQHandler+0xd0>
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	f043 0204 	orr.w	r2, r3, #4
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00f      	beq.n	80057d2 <HAL_UART_IRQHandler+0xfa>
 80057b2:	6a3b      	ldr	r3, [r7, #32]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d104      	bne.n	80057c6 <HAL_UART_IRQHandler+0xee>
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d005      	beq.n	80057d2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f043 0208 	orr.w	r2, r3, #8
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 811e 	beq.w	8005a18 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d007      	beq.n	80057f6 <HAL_UART_IRQHandler+0x11e>
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f003 0320 	and.w	r3, r3, #32
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fa62 	bl	8005cba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005800:	2b00      	cmp	r3, #0
 8005802:	bf14      	ite	ne
 8005804:	2301      	movne	r3, #1
 8005806:	2300      	moveq	r3, #0
 8005808:	b2db      	uxtb	r3, r3
 800580a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005810:	f003 0308 	and.w	r3, r3, #8
 8005814:	2b00      	cmp	r3, #0
 8005816:	d102      	bne.n	800581e <HAL_UART_IRQHandler+0x146>
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d031      	beq.n	8005882 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f9a4 	bl	8005b6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582e:	2b00      	cmp	r3, #0
 8005830:	d023      	beq.n	800587a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	695a      	ldr	r2, [r3, #20]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005840:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005846:	2b00      	cmp	r3, #0
 8005848:	d013      	beq.n	8005872 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584e:	4a76      	ldr	r2, [pc, #472]	; (8005a28 <HAL_UART_IRQHandler+0x350>)
 8005850:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005856:	4618      	mov	r0, r3
 8005858:	f7fd fc22 	bl	80030a0 <HAL_DMA_Abort_IT>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d016      	beq.n	8005890 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800586c:	4610      	mov	r0, r2
 800586e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005870:	e00e      	b.n	8005890 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f8e3 	bl	8005a3e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005878:	e00a      	b.n	8005890 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f8df 	bl	8005a3e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005880:	e006      	b.n	8005890 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f8db 	bl	8005a3e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800588e:	e0c3      	b.n	8005a18 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005890:	bf00      	nop
    return;
 8005892:	e0c1      	b.n	8005a18 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005898:	2b01      	cmp	r3, #1
 800589a:	f040 80a1 	bne.w	80059e0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 809b 	beq.w	80059e0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	f003 0310 	and.w	r3, r3, #16
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 8095 	beq.w	80059e0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058b6:	2300      	movs	r3, #0
 80058b8:	60fb      	str	r3, [r7, #12]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d04e      	beq.n	8005978 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80058e4:	8a3b      	ldrh	r3, [r7, #16]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f000 8098 	beq.w	8005a1c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80058f0:	8a3a      	ldrh	r2, [r7, #16]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	f080 8092 	bcs.w	8005a1c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	8a3a      	ldrh	r2, [r7, #16]
 80058fc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	2b20      	cmp	r3, #32
 8005906:	d02b      	beq.n	8005960 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005916:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0201 	bic.w	r2, r2, #1
 8005926:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695a      	ldr	r2, [r3, #20]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005936:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68da      	ldr	r2, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0210 	bic.w	r2, r2, #16
 8005954:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	4618      	mov	r0, r3
 800595c:	f7fd fb65 	bl	800302a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005968:	b29b      	uxth	r3, r3
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	b29b      	uxth	r3, r3
 800596e:	4619      	mov	r1, r3
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f86d 	bl	8005a50 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005976:	e051      	b.n	8005a1c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005980:	b29b      	uxth	r3, r3
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800598a:	b29b      	uxth	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d047      	beq.n	8005a20 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005990:	8a7b      	ldrh	r3, [r7, #18]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d044      	beq.n	8005a20 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059a4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695a      	ldr	r2, [r3, #20]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f022 0201 	bic.w	r2, r2, #1
 80059b4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 0210 	bic.w	r2, r2, #16
 80059d2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059d4:	8a7b      	ldrh	r3, [r7, #18]
 80059d6:	4619      	mov	r1, r3
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 f839 	bl	8005a50 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80059de:	e01f      	b.n	8005a20 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d008      	beq.n	80059fc <HAL_UART_IRQHandler+0x324>
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f8f9 	bl	8005bec <UART_Transmit_IT>
    return;
 80059fa:	e012      	b.n	8005a22 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00d      	beq.n	8005a22 <HAL_UART_IRQHandler+0x34a>
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d008      	beq.n	8005a22 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 f93a 	bl	8005c8a <UART_EndTransmit_IT>
    return;
 8005a16:	e004      	b.n	8005a22 <HAL_UART_IRQHandler+0x34a>
    return;
 8005a18:	bf00      	nop
 8005a1a:	e002      	b.n	8005a22 <HAL_UART_IRQHandler+0x34a>
      return;
 8005a1c:	bf00      	nop
 8005a1e:	e000      	b.n	8005a22 <HAL_UART_IRQHandler+0x34a>
      return;
 8005a20:	bf00      	nop
  }
}
 8005a22:	3728      	adds	r7, #40	; 0x28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	08005bc5 	.word	0x08005bc5

08005a2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr

08005a3e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bc80      	pop	{r7}
 8005a4e:	4770      	bx	lr

08005a50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr

08005a66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b084      	sub	sp, #16
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	60f8      	str	r0, [r7, #12]
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	603b      	str	r3, [r7, #0]
 8005a72:	4613      	mov	r3, r2
 8005a74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a76:	e02c      	b.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7e:	d028      	beq.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d007      	beq.n	8005a96 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a86:	f7fc fcb5 	bl	80023f4 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d21d      	bcs.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005aa4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695a      	ldr	r2, [r3, #20]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f022 0201 	bic.w	r2, r2, #1
 8005ab4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e00f      	b.n	8005af2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	4013      	ands	r3, r2
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	bf0c      	ite	eq
 8005ae2:	2301      	moveq	r3, #1
 8005ae4:	2300      	movne	r3, #0
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	461a      	mov	r2, r3
 8005aea:	79fb      	ldrb	r3, [r7, #7]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d0c3      	beq.n	8005a78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b085      	sub	sp, #20
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	60f8      	str	r0, [r7, #12]
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	4613      	mov	r3, r2
 8005b06:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	88fa      	ldrh	r2, [r7, #6]
 8005b12:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	88fa      	ldrh	r2, [r7, #6]
 8005b18:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2222      	movs	r2, #34	; 0x22
 8005b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b3e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	695a      	ldr	r2, [r3, #20]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0201 	orr.w	r2, r2, #1
 8005b4e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f042 0220 	orr.w	r2, r2, #32
 8005b5e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr

08005b6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b82:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	695a      	ldr	r2, [r3, #20]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f022 0201 	bic.w	r2, r2, #1
 8005b92:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d107      	bne.n	8005bac <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68da      	ldr	r2, [r3, #12]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0210 	bic.w	r2, r2, #16
 8005baa:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bc80      	pop	{r7}
 8005bc2:	4770      	bx	lr

08005bc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f7ff ff2d 	bl	8005a3e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b21      	cmp	r3, #33	; 0x21
 8005bfe:	d13e      	bne.n	8005c7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c08:	d114      	bne.n	8005c34 <UART_Transmit_IT+0x48>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d110      	bne.n	8005c34 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	881b      	ldrh	r3, [r3, #0]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	1c9a      	adds	r2, r3, #2
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	621a      	str	r2, [r3, #32]
 8005c32:	e008      	b.n	8005c46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	1c59      	adds	r1, r3, #1
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	6211      	str	r1, [r2, #32]
 8005c3e:	781a      	ldrb	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	4619      	mov	r1, r3
 8005c54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10f      	bne.n	8005c7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68da      	ldr	r2, [r3, #12]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	e000      	b.n	8005c80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c7e:	2302      	movs	r3, #2
  }
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bc80      	pop	{r7}
 8005c88:	4770      	bx	lr

08005c8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b082      	sub	sp, #8
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ca0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f7ff febe 	bl	8005a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b086      	sub	sp, #24
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b22      	cmp	r3, #34	; 0x22
 8005ccc:	f040 8099 	bne.w	8005e02 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cd8:	d117      	bne.n	8005d0a <UART_Receive_IT+0x50>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d113      	bne.n	8005d0a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cea:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d02:	1c9a      	adds	r2, r3, #2
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	629a      	str	r2, [r3, #40]	; 0x28
 8005d08:	e026      	b.n	8005d58 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005d10:	2300      	movs	r3, #0
 8005d12:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d1c:	d007      	beq.n	8005d2e <UART_Receive_IT+0x74>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10a      	bne.n	8005d3c <UART_Receive_IT+0x82>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	701a      	strb	r2, [r3, #0]
 8005d3a:	e008      	b.n	8005d4e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	4619      	mov	r1, r3
 8005d66:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d148      	bne.n	8005dfe <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68da      	ldr	r2, [r3, #12]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0220 	bic.w	r2, r2, #32
 8005d7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	695a      	ldr	r2, [r3, #20]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0201 	bic.w	r2, r2, #1
 8005d9a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d123      	bne.n	8005df4 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0210 	bic.w	r2, r2, #16
 8005dc0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0310 	and.w	r3, r3, #16
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	d10a      	bne.n	8005de6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dea:	4619      	mov	r1, r3
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f7ff fe2f 	bl	8005a50 <HAL_UARTEx_RxEventCallback>
 8005df2:	e002      	b.n	8005dfa <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f7fa ff43 	bl	8000c80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	e002      	b.n	8005e04 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	e000      	b.n	8005e04 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005e02:	2302      	movs	r3, #2
  }
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3718      	adds	r7, #24
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005e46:	f023 030c 	bic.w	r3, r3, #12
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6812      	ldr	r2, [r2, #0]
 8005e4e:	68b9      	ldr	r1, [r7, #8]
 8005e50:	430b      	orrs	r3, r1
 8005e52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699a      	ldr	r2, [r3, #24]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a2c      	ldr	r2, [pc, #176]	; (8005f20 <UART_SetConfig+0x114>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d103      	bne.n	8005e7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e74:	f7fd ff56 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	e002      	b.n	8005e82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e7c:	f7fd ff3e 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8005e80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	009a      	lsls	r2, r3, #2
 8005e8c:	441a      	add	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e98:	4a22      	ldr	r2, [pc, #136]	; (8005f24 <UART_SetConfig+0x118>)
 8005e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	0119      	lsls	r1, r3, #4
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	009a      	lsls	r2, r3, #2
 8005eac:	441a      	add	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005eb8:	4b1a      	ldr	r3, [pc, #104]	; (8005f24 <UART_SetConfig+0x118>)
 8005eba:	fba3 0302 	umull	r0, r3, r3, r2
 8005ebe:	095b      	lsrs	r3, r3, #5
 8005ec0:	2064      	movs	r0, #100	; 0x64
 8005ec2:	fb00 f303 	mul.w	r3, r0, r3
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	011b      	lsls	r3, r3, #4
 8005eca:	3332      	adds	r3, #50	; 0x32
 8005ecc:	4a15      	ldr	r2, [pc, #84]	; (8005f24 <UART_SetConfig+0x118>)
 8005ece:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed2:	095b      	lsrs	r3, r3, #5
 8005ed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ed8:	4419      	add	r1, r3
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	4613      	mov	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	009a      	lsls	r2, r3, #2
 8005ee4:	441a      	add	r2, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ef0:	4b0c      	ldr	r3, [pc, #48]	; (8005f24 <UART_SetConfig+0x118>)
 8005ef2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ef6:	095b      	lsrs	r3, r3, #5
 8005ef8:	2064      	movs	r0, #100	; 0x64
 8005efa:	fb00 f303 	mul.w	r3, r0, r3
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	011b      	lsls	r3, r3, #4
 8005f02:	3332      	adds	r3, #50	; 0x32
 8005f04:	4a07      	ldr	r2, [pc, #28]	; (8005f24 <UART_SetConfig+0x118>)
 8005f06:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0a:	095b      	lsrs	r3, r3, #5
 8005f0c:	f003 020f 	and.w	r2, r3, #15
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	440a      	add	r2, r1
 8005f16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005f18:	bf00      	nop
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40013800 	.word	0x40013800
 8005f24:	51eb851f 	.word	0x51eb851f

08005f28 <atoi>:
 8005f28:	220a      	movs	r2, #10
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	f000 b950 	b.w	80061d0 <strtol>

08005f30 <__errno>:
 8005f30:	4b01      	ldr	r3, [pc, #4]	; (8005f38 <__errno+0x8>)
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	200000a0 	.word	0x200000a0

08005f3c <__libc_init_array>:
 8005f3c:	b570      	push	{r4, r5, r6, lr}
 8005f3e:	2600      	movs	r6, #0
 8005f40:	4d0c      	ldr	r5, [pc, #48]	; (8005f74 <__libc_init_array+0x38>)
 8005f42:	4c0d      	ldr	r4, [pc, #52]	; (8005f78 <__libc_init_array+0x3c>)
 8005f44:	1b64      	subs	r4, r4, r5
 8005f46:	10a4      	asrs	r4, r4, #2
 8005f48:	42a6      	cmp	r6, r4
 8005f4a:	d109      	bne.n	8005f60 <__libc_init_array+0x24>
 8005f4c:	f001 f90e 	bl	800716c <_init>
 8005f50:	2600      	movs	r6, #0
 8005f52:	4d0a      	ldr	r5, [pc, #40]	; (8005f7c <__libc_init_array+0x40>)
 8005f54:	4c0a      	ldr	r4, [pc, #40]	; (8005f80 <__libc_init_array+0x44>)
 8005f56:	1b64      	subs	r4, r4, r5
 8005f58:	10a4      	asrs	r4, r4, #2
 8005f5a:	42a6      	cmp	r6, r4
 8005f5c:	d105      	bne.n	8005f6a <__libc_init_array+0x2e>
 8005f5e:	bd70      	pop	{r4, r5, r6, pc}
 8005f60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f64:	4798      	blx	r3
 8005f66:	3601      	adds	r6, #1
 8005f68:	e7ee      	b.n	8005f48 <__libc_init_array+0xc>
 8005f6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f6e:	4798      	blx	r3
 8005f70:	3601      	adds	r6, #1
 8005f72:	e7f2      	b.n	8005f5a <__libc_init_array+0x1e>
 8005f74:	08007578 	.word	0x08007578
 8005f78:	08007578 	.word	0x08007578
 8005f7c:	08007578 	.word	0x08007578
 8005f80:	0800757c 	.word	0x0800757c

08005f84 <memset>:
 8005f84:	4603      	mov	r3, r0
 8005f86:	4402      	add	r2, r0
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d100      	bne.n	8005f8e <memset+0xa>
 8005f8c:	4770      	bx	lr
 8005f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f92:	e7f9      	b.n	8005f88 <memset+0x4>

08005f94 <iprintf>:
 8005f94:	b40f      	push	{r0, r1, r2, r3}
 8005f96:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <iprintf+0x2c>)
 8005f98:	b513      	push	{r0, r1, r4, lr}
 8005f9a:	681c      	ldr	r4, [r3, #0]
 8005f9c:	b124      	cbz	r4, 8005fa8 <iprintf+0x14>
 8005f9e:	69a3      	ldr	r3, [r4, #24]
 8005fa0:	b913      	cbnz	r3, 8005fa8 <iprintf+0x14>
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f000 faf4 	bl	8006590 <__sinit>
 8005fa8:	ab05      	add	r3, sp, #20
 8005faa:	4620      	mov	r0, r4
 8005fac:	9a04      	ldr	r2, [sp, #16]
 8005fae:	68a1      	ldr	r1, [r4, #8]
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	f000 fcf7 	bl	80069a4 <_vfiprintf_r>
 8005fb6:	b002      	add	sp, #8
 8005fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fbc:	b004      	add	sp, #16
 8005fbe:	4770      	bx	lr
 8005fc0:	200000a0 	.word	0x200000a0

08005fc4 <putchar>:
 8005fc4:	b538      	push	{r3, r4, r5, lr}
 8005fc6:	4b08      	ldr	r3, [pc, #32]	; (8005fe8 <putchar+0x24>)
 8005fc8:	4605      	mov	r5, r0
 8005fca:	681c      	ldr	r4, [r3, #0]
 8005fcc:	b124      	cbz	r4, 8005fd8 <putchar+0x14>
 8005fce:	69a3      	ldr	r3, [r4, #24]
 8005fd0:	b913      	cbnz	r3, 8005fd8 <putchar+0x14>
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f000 fadc 	bl	8006590 <__sinit>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	4620      	mov	r0, r4
 8005fdc:	68a2      	ldr	r2, [r4, #8]
 8005fde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fe2:	f000 bfa5 	b.w	8006f30 <_putc_r>
 8005fe6:	bf00      	nop
 8005fe8:	200000a0 	.word	0x200000a0

08005fec <_puts_r>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	460e      	mov	r6, r1
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	b118      	cbz	r0, 8005ffc <_puts_r+0x10>
 8005ff4:	6983      	ldr	r3, [r0, #24]
 8005ff6:	b90b      	cbnz	r3, 8005ffc <_puts_r+0x10>
 8005ff8:	f000 faca 	bl	8006590 <__sinit>
 8005ffc:	69ab      	ldr	r3, [r5, #24]
 8005ffe:	68ac      	ldr	r4, [r5, #8]
 8006000:	b913      	cbnz	r3, 8006008 <_puts_r+0x1c>
 8006002:	4628      	mov	r0, r5
 8006004:	f000 fac4 	bl	8006590 <__sinit>
 8006008:	4b2c      	ldr	r3, [pc, #176]	; (80060bc <_puts_r+0xd0>)
 800600a:	429c      	cmp	r4, r3
 800600c:	d120      	bne.n	8006050 <_puts_r+0x64>
 800600e:	686c      	ldr	r4, [r5, #4]
 8006010:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006012:	07db      	lsls	r3, r3, #31
 8006014:	d405      	bmi.n	8006022 <_puts_r+0x36>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	0598      	lsls	r0, r3, #22
 800601a:	d402      	bmi.n	8006022 <_puts_r+0x36>
 800601c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800601e:	f000 fb55 	bl	80066cc <__retarget_lock_acquire_recursive>
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	0719      	lsls	r1, r3, #28
 8006026:	d51d      	bpl.n	8006064 <_puts_r+0x78>
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	b1db      	cbz	r3, 8006064 <_puts_r+0x78>
 800602c:	3e01      	subs	r6, #1
 800602e:	68a3      	ldr	r3, [r4, #8]
 8006030:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006034:	3b01      	subs	r3, #1
 8006036:	60a3      	str	r3, [r4, #8]
 8006038:	bb39      	cbnz	r1, 800608a <_puts_r+0x9e>
 800603a:	2b00      	cmp	r3, #0
 800603c:	da38      	bge.n	80060b0 <_puts_r+0xc4>
 800603e:	4622      	mov	r2, r4
 8006040:	210a      	movs	r1, #10
 8006042:	4628      	mov	r0, r5
 8006044:	f000 f8ce 	bl	80061e4 <__swbuf_r>
 8006048:	3001      	adds	r0, #1
 800604a:	d011      	beq.n	8006070 <_puts_r+0x84>
 800604c:	250a      	movs	r5, #10
 800604e:	e011      	b.n	8006074 <_puts_r+0x88>
 8006050:	4b1b      	ldr	r3, [pc, #108]	; (80060c0 <_puts_r+0xd4>)
 8006052:	429c      	cmp	r4, r3
 8006054:	d101      	bne.n	800605a <_puts_r+0x6e>
 8006056:	68ac      	ldr	r4, [r5, #8]
 8006058:	e7da      	b.n	8006010 <_puts_r+0x24>
 800605a:	4b1a      	ldr	r3, [pc, #104]	; (80060c4 <_puts_r+0xd8>)
 800605c:	429c      	cmp	r4, r3
 800605e:	bf08      	it	eq
 8006060:	68ec      	ldreq	r4, [r5, #12]
 8006062:	e7d5      	b.n	8006010 <_puts_r+0x24>
 8006064:	4621      	mov	r1, r4
 8006066:	4628      	mov	r0, r5
 8006068:	f000 f90e 	bl	8006288 <__swsetup_r>
 800606c:	2800      	cmp	r0, #0
 800606e:	d0dd      	beq.n	800602c <_puts_r+0x40>
 8006070:	f04f 35ff 	mov.w	r5, #4294967295
 8006074:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006076:	07da      	lsls	r2, r3, #31
 8006078:	d405      	bmi.n	8006086 <_puts_r+0x9a>
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	059b      	lsls	r3, r3, #22
 800607e:	d402      	bmi.n	8006086 <_puts_r+0x9a>
 8006080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006082:	f000 fb24 	bl	80066ce <__retarget_lock_release_recursive>
 8006086:	4628      	mov	r0, r5
 8006088:	bd70      	pop	{r4, r5, r6, pc}
 800608a:	2b00      	cmp	r3, #0
 800608c:	da04      	bge.n	8006098 <_puts_r+0xac>
 800608e:	69a2      	ldr	r2, [r4, #24]
 8006090:	429a      	cmp	r2, r3
 8006092:	dc06      	bgt.n	80060a2 <_puts_r+0xb6>
 8006094:	290a      	cmp	r1, #10
 8006096:	d004      	beq.n	80060a2 <_puts_r+0xb6>
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	6022      	str	r2, [r4, #0]
 800609e:	7019      	strb	r1, [r3, #0]
 80060a0:	e7c5      	b.n	800602e <_puts_r+0x42>
 80060a2:	4622      	mov	r2, r4
 80060a4:	4628      	mov	r0, r5
 80060a6:	f000 f89d 	bl	80061e4 <__swbuf_r>
 80060aa:	3001      	adds	r0, #1
 80060ac:	d1bf      	bne.n	800602e <_puts_r+0x42>
 80060ae:	e7df      	b.n	8006070 <_puts_r+0x84>
 80060b0:	250a      	movs	r5, #10
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	1c5a      	adds	r2, r3, #1
 80060b6:	6022      	str	r2, [r4, #0]
 80060b8:	701d      	strb	r5, [r3, #0]
 80060ba:	e7db      	b.n	8006074 <_puts_r+0x88>
 80060bc:	08007504 	.word	0x08007504
 80060c0:	08007524 	.word	0x08007524
 80060c4:	080074e4 	.word	0x080074e4

080060c8 <puts>:
 80060c8:	4b02      	ldr	r3, [pc, #8]	; (80060d4 <puts+0xc>)
 80060ca:	4601      	mov	r1, r0
 80060cc:	6818      	ldr	r0, [r3, #0]
 80060ce:	f7ff bf8d 	b.w	8005fec <_puts_r>
 80060d2:	bf00      	nop
 80060d4:	200000a0 	.word	0x200000a0

080060d8 <_strtol_l.constprop.0>:
 80060d8:	2b01      	cmp	r3, #1
 80060da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060de:	4680      	mov	r8, r0
 80060e0:	d001      	beq.n	80060e6 <_strtol_l.constprop.0+0xe>
 80060e2:	2b24      	cmp	r3, #36	; 0x24
 80060e4:	d906      	bls.n	80060f4 <_strtol_l.constprop.0+0x1c>
 80060e6:	f7ff ff23 	bl	8005f30 <__errno>
 80060ea:	2316      	movs	r3, #22
 80060ec:	6003      	str	r3, [r0, #0]
 80060ee:	2000      	movs	r0, #0
 80060f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f4:	460d      	mov	r5, r1
 80060f6:	4f35      	ldr	r7, [pc, #212]	; (80061cc <_strtol_l.constprop.0+0xf4>)
 80060f8:	4628      	mov	r0, r5
 80060fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060fe:	5de6      	ldrb	r6, [r4, r7]
 8006100:	f016 0608 	ands.w	r6, r6, #8
 8006104:	d1f8      	bne.n	80060f8 <_strtol_l.constprop.0+0x20>
 8006106:	2c2d      	cmp	r4, #45	; 0x2d
 8006108:	d12f      	bne.n	800616a <_strtol_l.constprop.0+0x92>
 800610a:	2601      	movs	r6, #1
 800610c:	782c      	ldrb	r4, [r5, #0]
 800610e:	1c85      	adds	r5, r0, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d057      	beq.n	80061c4 <_strtol_l.constprop.0+0xec>
 8006114:	2b10      	cmp	r3, #16
 8006116:	d109      	bne.n	800612c <_strtol_l.constprop.0+0x54>
 8006118:	2c30      	cmp	r4, #48	; 0x30
 800611a:	d107      	bne.n	800612c <_strtol_l.constprop.0+0x54>
 800611c:	7828      	ldrb	r0, [r5, #0]
 800611e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006122:	2858      	cmp	r0, #88	; 0x58
 8006124:	d149      	bne.n	80061ba <_strtol_l.constprop.0+0xe2>
 8006126:	2310      	movs	r3, #16
 8006128:	786c      	ldrb	r4, [r5, #1]
 800612a:	3502      	adds	r5, #2
 800612c:	2700      	movs	r7, #0
 800612e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8006132:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006136:	fbbe f9f3 	udiv	r9, lr, r3
 800613a:	4638      	mov	r0, r7
 800613c:	fb03 ea19 	mls	sl, r3, r9, lr
 8006140:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006144:	f1bc 0f09 	cmp.w	ip, #9
 8006148:	d814      	bhi.n	8006174 <_strtol_l.constprop.0+0x9c>
 800614a:	4664      	mov	r4, ip
 800614c:	42a3      	cmp	r3, r4
 800614e:	dd22      	ble.n	8006196 <_strtol_l.constprop.0+0xbe>
 8006150:	2f00      	cmp	r7, #0
 8006152:	db1d      	blt.n	8006190 <_strtol_l.constprop.0+0xb8>
 8006154:	4581      	cmp	r9, r0
 8006156:	d31b      	bcc.n	8006190 <_strtol_l.constprop.0+0xb8>
 8006158:	d101      	bne.n	800615e <_strtol_l.constprop.0+0x86>
 800615a:	45a2      	cmp	sl, r4
 800615c:	db18      	blt.n	8006190 <_strtol_l.constprop.0+0xb8>
 800615e:	2701      	movs	r7, #1
 8006160:	fb00 4003 	mla	r0, r0, r3, r4
 8006164:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006168:	e7ea      	b.n	8006140 <_strtol_l.constprop.0+0x68>
 800616a:	2c2b      	cmp	r4, #43	; 0x2b
 800616c:	bf04      	itt	eq
 800616e:	782c      	ldrbeq	r4, [r5, #0]
 8006170:	1c85      	addeq	r5, r0, #2
 8006172:	e7cd      	b.n	8006110 <_strtol_l.constprop.0+0x38>
 8006174:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006178:	f1bc 0f19 	cmp.w	ip, #25
 800617c:	d801      	bhi.n	8006182 <_strtol_l.constprop.0+0xaa>
 800617e:	3c37      	subs	r4, #55	; 0x37
 8006180:	e7e4      	b.n	800614c <_strtol_l.constprop.0+0x74>
 8006182:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006186:	f1bc 0f19 	cmp.w	ip, #25
 800618a:	d804      	bhi.n	8006196 <_strtol_l.constprop.0+0xbe>
 800618c:	3c57      	subs	r4, #87	; 0x57
 800618e:	e7dd      	b.n	800614c <_strtol_l.constprop.0+0x74>
 8006190:	f04f 37ff 	mov.w	r7, #4294967295
 8006194:	e7e6      	b.n	8006164 <_strtol_l.constprop.0+0x8c>
 8006196:	2f00      	cmp	r7, #0
 8006198:	da07      	bge.n	80061aa <_strtol_l.constprop.0+0xd2>
 800619a:	2322      	movs	r3, #34	; 0x22
 800619c:	4670      	mov	r0, lr
 800619e:	f8c8 3000 	str.w	r3, [r8]
 80061a2:	2a00      	cmp	r2, #0
 80061a4:	d0a4      	beq.n	80060f0 <_strtol_l.constprop.0+0x18>
 80061a6:	1e69      	subs	r1, r5, #1
 80061a8:	e005      	b.n	80061b6 <_strtol_l.constprop.0+0xde>
 80061aa:	b106      	cbz	r6, 80061ae <_strtol_l.constprop.0+0xd6>
 80061ac:	4240      	negs	r0, r0
 80061ae:	2a00      	cmp	r2, #0
 80061b0:	d09e      	beq.n	80060f0 <_strtol_l.constprop.0+0x18>
 80061b2:	2f00      	cmp	r7, #0
 80061b4:	d1f7      	bne.n	80061a6 <_strtol_l.constprop.0+0xce>
 80061b6:	6011      	str	r1, [r2, #0]
 80061b8:	e79a      	b.n	80060f0 <_strtol_l.constprop.0+0x18>
 80061ba:	2430      	movs	r4, #48	; 0x30
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1b5      	bne.n	800612c <_strtol_l.constprop.0+0x54>
 80061c0:	2308      	movs	r3, #8
 80061c2:	e7b3      	b.n	800612c <_strtol_l.constprop.0+0x54>
 80061c4:	2c30      	cmp	r4, #48	; 0x30
 80061c6:	d0a9      	beq.n	800611c <_strtol_l.constprop.0+0x44>
 80061c8:	230a      	movs	r3, #10
 80061ca:	e7af      	b.n	800612c <_strtol_l.constprop.0+0x54>
 80061cc:	080073e1 	.word	0x080073e1

080061d0 <strtol>:
 80061d0:	4613      	mov	r3, r2
 80061d2:	460a      	mov	r2, r1
 80061d4:	4601      	mov	r1, r0
 80061d6:	4802      	ldr	r0, [pc, #8]	; (80061e0 <strtol+0x10>)
 80061d8:	6800      	ldr	r0, [r0, #0]
 80061da:	f7ff bf7d 	b.w	80060d8 <_strtol_l.constprop.0>
 80061de:	bf00      	nop
 80061e0:	200000a0 	.word	0x200000a0

080061e4 <__swbuf_r>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	460e      	mov	r6, r1
 80061e8:	4614      	mov	r4, r2
 80061ea:	4605      	mov	r5, r0
 80061ec:	b118      	cbz	r0, 80061f6 <__swbuf_r+0x12>
 80061ee:	6983      	ldr	r3, [r0, #24]
 80061f0:	b90b      	cbnz	r3, 80061f6 <__swbuf_r+0x12>
 80061f2:	f000 f9cd 	bl	8006590 <__sinit>
 80061f6:	4b21      	ldr	r3, [pc, #132]	; (800627c <__swbuf_r+0x98>)
 80061f8:	429c      	cmp	r4, r3
 80061fa:	d12b      	bne.n	8006254 <__swbuf_r+0x70>
 80061fc:	686c      	ldr	r4, [r5, #4]
 80061fe:	69a3      	ldr	r3, [r4, #24]
 8006200:	60a3      	str	r3, [r4, #8]
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	071a      	lsls	r2, r3, #28
 8006206:	d52f      	bpl.n	8006268 <__swbuf_r+0x84>
 8006208:	6923      	ldr	r3, [r4, #16]
 800620a:	b36b      	cbz	r3, 8006268 <__swbuf_r+0x84>
 800620c:	6923      	ldr	r3, [r4, #16]
 800620e:	6820      	ldr	r0, [r4, #0]
 8006210:	b2f6      	uxtb	r6, r6
 8006212:	1ac0      	subs	r0, r0, r3
 8006214:	6963      	ldr	r3, [r4, #20]
 8006216:	4637      	mov	r7, r6
 8006218:	4283      	cmp	r3, r0
 800621a:	dc04      	bgt.n	8006226 <__swbuf_r+0x42>
 800621c:	4621      	mov	r1, r4
 800621e:	4628      	mov	r0, r5
 8006220:	f000 f922 	bl	8006468 <_fflush_r>
 8006224:	bb30      	cbnz	r0, 8006274 <__swbuf_r+0x90>
 8006226:	68a3      	ldr	r3, [r4, #8]
 8006228:	3001      	adds	r0, #1
 800622a:	3b01      	subs	r3, #1
 800622c:	60a3      	str	r3, [r4, #8]
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	1c5a      	adds	r2, r3, #1
 8006232:	6022      	str	r2, [r4, #0]
 8006234:	701e      	strb	r6, [r3, #0]
 8006236:	6963      	ldr	r3, [r4, #20]
 8006238:	4283      	cmp	r3, r0
 800623a:	d004      	beq.n	8006246 <__swbuf_r+0x62>
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	07db      	lsls	r3, r3, #31
 8006240:	d506      	bpl.n	8006250 <__swbuf_r+0x6c>
 8006242:	2e0a      	cmp	r6, #10
 8006244:	d104      	bne.n	8006250 <__swbuf_r+0x6c>
 8006246:	4621      	mov	r1, r4
 8006248:	4628      	mov	r0, r5
 800624a:	f000 f90d 	bl	8006468 <_fflush_r>
 800624e:	b988      	cbnz	r0, 8006274 <__swbuf_r+0x90>
 8006250:	4638      	mov	r0, r7
 8006252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006254:	4b0a      	ldr	r3, [pc, #40]	; (8006280 <__swbuf_r+0x9c>)
 8006256:	429c      	cmp	r4, r3
 8006258:	d101      	bne.n	800625e <__swbuf_r+0x7a>
 800625a:	68ac      	ldr	r4, [r5, #8]
 800625c:	e7cf      	b.n	80061fe <__swbuf_r+0x1a>
 800625e:	4b09      	ldr	r3, [pc, #36]	; (8006284 <__swbuf_r+0xa0>)
 8006260:	429c      	cmp	r4, r3
 8006262:	bf08      	it	eq
 8006264:	68ec      	ldreq	r4, [r5, #12]
 8006266:	e7ca      	b.n	80061fe <__swbuf_r+0x1a>
 8006268:	4621      	mov	r1, r4
 800626a:	4628      	mov	r0, r5
 800626c:	f000 f80c 	bl	8006288 <__swsetup_r>
 8006270:	2800      	cmp	r0, #0
 8006272:	d0cb      	beq.n	800620c <__swbuf_r+0x28>
 8006274:	f04f 37ff 	mov.w	r7, #4294967295
 8006278:	e7ea      	b.n	8006250 <__swbuf_r+0x6c>
 800627a:	bf00      	nop
 800627c:	08007504 	.word	0x08007504
 8006280:	08007524 	.word	0x08007524
 8006284:	080074e4 	.word	0x080074e4

08006288 <__swsetup_r>:
 8006288:	4b32      	ldr	r3, [pc, #200]	; (8006354 <__swsetup_r+0xcc>)
 800628a:	b570      	push	{r4, r5, r6, lr}
 800628c:	681d      	ldr	r5, [r3, #0]
 800628e:	4606      	mov	r6, r0
 8006290:	460c      	mov	r4, r1
 8006292:	b125      	cbz	r5, 800629e <__swsetup_r+0x16>
 8006294:	69ab      	ldr	r3, [r5, #24]
 8006296:	b913      	cbnz	r3, 800629e <__swsetup_r+0x16>
 8006298:	4628      	mov	r0, r5
 800629a:	f000 f979 	bl	8006590 <__sinit>
 800629e:	4b2e      	ldr	r3, [pc, #184]	; (8006358 <__swsetup_r+0xd0>)
 80062a0:	429c      	cmp	r4, r3
 80062a2:	d10f      	bne.n	80062c4 <__swsetup_r+0x3c>
 80062a4:	686c      	ldr	r4, [r5, #4]
 80062a6:	89a3      	ldrh	r3, [r4, #12]
 80062a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062ac:	0719      	lsls	r1, r3, #28
 80062ae:	d42c      	bmi.n	800630a <__swsetup_r+0x82>
 80062b0:	06dd      	lsls	r5, r3, #27
 80062b2:	d411      	bmi.n	80062d8 <__swsetup_r+0x50>
 80062b4:	2309      	movs	r3, #9
 80062b6:	6033      	str	r3, [r6, #0]
 80062b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062bc:	f04f 30ff 	mov.w	r0, #4294967295
 80062c0:	81a3      	strh	r3, [r4, #12]
 80062c2:	e03e      	b.n	8006342 <__swsetup_r+0xba>
 80062c4:	4b25      	ldr	r3, [pc, #148]	; (800635c <__swsetup_r+0xd4>)
 80062c6:	429c      	cmp	r4, r3
 80062c8:	d101      	bne.n	80062ce <__swsetup_r+0x46>
 80062ca:	68ac      	ldr	r4, [r5, #8]
 80062cc:	e7eb      	b.n	80062a6 <__swsetup_r+0x1e>
 80062ce:	4b24      	ldr	r3, [pc, #144]	; (8006360 <__swsetup_r+0xd8>)
 80062d0:	429c      	cmp	r4, r3
 80062d2:	bf08      	it	eq
 80062d4:	68ec      	ldreq	r4, [r5, #12]
 80062d6:	e7e6      	b.n	80062a6 <__swsetup_r+0x1e>
 80062d8:	0758      	lsls	r0, r3, #29
 80062da:	d512      	bpl.n	8006302 <__swsetup_r+0x7a>
 80062dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062de:	b141      	cbz	r1, 80062f2 <__swsetup_r+0x6a>
 80062e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062e4:	4299      	cmp	r1, r3
 80062e6:	d002      	beq.n	80062ee <__swsetup_r+0x66>
 80062e8:	4630      	mov	r0, r6
 80062ea:	f000 fa57 	bl	800679c <_free_r>
 80062ee:	2300      	movs	r3, #0
 80062f0:	6363      	str	r3, [r4, #52]	; 0x34
 80062f2:	89a3      	ldrh	r3, [r4, #12]
 80062f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80062f8:	81a3      	strh	r3, [r4, #12]
 80062fa:	2300      	movs	r3, #0
 80062fc:	6063      	str	r3, [r4, #4]
 80062fe:	6923      	ldr	r3, [r4, #16]
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	89a3      	ldrh	r3, [r4, #12]
 8006304:	f043 0308 	orr.w	r3, r3, #8
 8006308:	81a3      	strh	r3, [r4, #12]
 800630a:	6923      	ldr	r3, [r4, #16]
 800630c:	b94b      	cbnz	r3, 8006322 <__swsetup_r+0x9a>
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006318:	d003      	beq.n	8006322 <__swsetup_r+0x9a>
 800631a:	4621      	mov	r1, r4
 800631c:	4630      	mov	r0, r6
 800631e:	f000 f9fd 	bl	800671c <__smakebuf_r>
 8006322:	89a0      	ldrh	r0, [r4, #12]
 8006324:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006328:	f010 0301 	ands.w	r3, r0, #1
 800632c:	d00a      	beq.n	8006344 <__swsetup_r+0xbc>
 800632e:	2300      	movs	r3, #0
 8006330:	60a3      	str	r3, [r4, #8]
 8006332:	6963      	ldr	r3, [r4, #20]
 8006334:	425b      	negs	r3, r3
 8006336:	61a3      	str	r3, [r4, #24]
 8006338:	6923      	ldr	r3, [r4, #16]
 800633a:	b943      	cbnz	r3, 800634e <__swsetup_r+0xc6>
 800633c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006340:	d1ba      	bne.n	80062b8 <__swsetup_r+0x30>
 8006342:	bd70      	pop	{r4, r5, r6, pc}
 8006344:	0781      	lsls	r1, r0, #30
 8006346:	bf58      	it	pl
 8006348:	6963      	ldrpl	r3, [r4, #20]
 800634a:	60a3      	str	r3, [r4, #8]
 800634c:	e7f4      	b.n	8006338 <__swsetup_r+0xb0>
 800634e:	2000      	movs	r0, #0
 8006350:	e7f7      	b.n	8006342 <__swsetup_r+0xba>
 8006352:	bf00      	nop
 8006354:	200000a0 	.word	0x200000a0
 8006358:	08007504 	.word	0x08007504
 800635c:	08007524 	.word	0x08007524
 8006360:	080074e4 	.word	0x080074e4

08006364 <__sflush_r>:
 8006364:	898a      	ldrh	r2, [r1, #12]
 8006366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006368:	4605      	mov	r5, r0
 800636a:	0710      	lsls	r0, r2, #28
 800636c:	460c      	mov	r4, r1
 800636e:	d457      	bmi.n	8006420 <__sflush_r+0xbc>
 8006370:	684b      	ldr	r3, [r1, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	dc04      	bgt.n	8006380 <__sflush_r+0x1c>
 8006376:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006378:	2b00      	cmp	r3, #0
 800637a:	dc01      	bgt.n	8006380 <__sflush_r+0x1c>
 800637c:	2000      	movs	r0, #0
 800637e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006380:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006382:	2e00      	cmp	r6, #0
 8006384:	d0fa      	beq.n	800637c <__sflush_r+0x18>
 8006386:	2300      	movs	r3, #0
 8006388:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800638c:	682f      	ldr	r7, [r5, #0]
 800638e:	602b      	str	r3, [r5, #0]
 8006390:	d032      	beq.n	80063f8 <__sflush_r+0x94>
 8006392:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006394:	89a3      	ldrh	r3, [r4, #12]
 8006396:	075a      	lsls	r2, r3, #29
 8006398:	d505      	bpl.n	80063a6 <__sflush_r+0x42>
 800639a:	6863      	ldr	r3, [r4, #4]
 800639c:	1ac0      	subs	r0, r0, r3
 800639e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063a0:	b10b      	cbz	r3, 80063a6 <__sflush_r+0x42>
 80063a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063a4:	1ac0      	subs	r0, r0, r3
 80063a6:	2300      	movs	r3, #0
 80063a8:	4602      	mov	r2, r0
 80063aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063ac:	4628      	mov	r0, r5
 80063ae:	6a21      	ldr	r1, [r4, #32]
 80063b0:	47b0      	blx	r6
 80063b2:	1c43      	adds	r3, r0, #1
 80063b4:	89a3      	ldrh	r3, [r4, #12]
 80063b6:	d106      	bne.n	80063c6 <__sflush_r+0x62>
 80063b8:	6829      	ldr	r1, [r5, #0]
 80063ba:	291d      	cmp	r1, #29
 80063bc:	d82c      	bhi.n	8006418 <__sflush_r+0xb4>
 80063be:	4a29      	ldr	r2, [pc, #164]	; (8006464 <__sflush_r+0x100>)
 80063c0:	40ca      	lsrs	r2, r1
 80063c2:	07d6      	lsls	r6, r2, #31
 80063c4:	d528      	bpl.n	8006418 <__sflush_r+0xb4>
 80063c6:	2200      	movs	r2, #0
 80063c8:	6062      	str	r2, [r4, #4]
 80063ca:	6922      	ldr	r2, [r4, #16]
 80063cc:	04d9      	lsls	r1, r3, #19
 80063ce:	6022      	str	r2, [r4, #0]
 80063d0:	d504      	bpl.n	80063dc <__sflush_r+0x78>
 80063d2:	1c42      	adds	r2, r0, #1
 80063d4:	d101      	bne.n	80063da <__sflush_r+0x76>
 80063d6:	682b      	ldr	r3, [r5, #0]
 80063d8:	b903      	cbnz	r3, 80063dc <__sflush_r+0x78>
 80063da:	6560      	str	r0, [r4, #84]	; 0x54
 80063dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063de:	602f      	str	r7, [r5, #0]
 80063e0:	2900      	cmp	r1, #0
 80063e2:	d0cb      	beq.n	800637c <__sflush_r+0x18>
 80063e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063e8:	4299      	cmp	r1, r3
 80063ea:	d002      	beq.n	80063f2 <__sflush_r+0x8e>
 80063ec:	4628      	mov	r0, r5
 80063ee:	f000 f9d5 	bl	800679c <_free_r>
 80063f2:	2000      	movs	r0, #0
 80063f4:	6360      	str	r0, [r4, #52]	; 0x34
 80063f6:	e7c2      	b.n	800637e <__sflush_r+0x1a>
 80063f8:	6a21      	ldr	r1, [r4, #32]
 80063fa:	2301      	movs	r3, #1
 80063fc:	4628      	mov	r0, r5
 80063fe:	47b0      	blx	r6
 8006400:	1c41      	adds	r1, r0, #1
 8006402:	d1c7      	bne.n	8006394 <__sflush_r+0x30>
 8006404:	682b      	ldr	r3, [r5, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d0c4      	beq.n	8006394 <__sflush_r+0x30>
 800640a:	2b1d      	cmp	r3, #29
 800640c:	d001      	beq.n	8006412 <__sflush_r+0xae>
 800640e:	2b16      	cmp	r3, #22
 8006410:	d101      	bne.n	8006416 <__sflush_r+0xb2>
 8006412:	602f      	str	r7, [r5, #0]
 8006414:	e7b2      	b.n	800637c <__sflush_r+0x18>
 8006416:	89a3      	ldrh	r3, [r4, #12]
 8006418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800641c:	81a3      	strh	r3, [r4, #12]
 800641e:	e7ae      	b.n	800637e <__sflush_r+0x1a>
 8006420:	690f      	ldr	r7, [r1, #16]
 8006422:	2f00      	cmp	r7, #0
 8006424:	d0aa      	beq.n	800637c <__sflush_r+0x18>
 8006426:	0793      	lsls	r3, r2, #30
 8006428:	bf18      	it	ne
 800642a:	2300      	movne	r3, #0
 800642c:	680e      	ldr	r6, [r1, #0]
 800642e:	bf08      	it	eq
 8006430:	694b      	ldreq	r3, [r1, #20]
 8006432:	1bf6      	subs	r6, r6, r7
 8006434:	600f      	str	r7, [r1, #0]
 8006436:	608b      	str	r3, [r1, #8]
 8006438:	2e00      	cmp	r6, #0
 800643a:	dd9f      	ble.n	800637c <__sflush_r+0x18>
 800643c:	4633      	mov	r3, r6
 800643e:	463a      	mov	r2, r7
 8006440:	4628      	mov	r0, r5
 8006442:	6a21      	ldr	r1, [r4, #32]
 8006444:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006448:	47e0      	blx	ip
 800644a:	2800      	cmp	r0, #0
 800644c:	dc06      	bgt.n	800645c <__sflush_r+0xf8>
 800644e:	89a3      	ldrh	r3, [r4, #12]
 8006450:	f04f 30ff 	mov.w	r0, #4294967295
 8006454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006458:	81a3      	strh	r3, [r4, #12]
 800645a:	e790      	b.n	800637e <__sflush_r+0x1a>
 800645c:	4407      	add	r7, r0
 800645e:	1a36      	subs	r6, r6, r0
 8006460:	e7ea      	b.n	8006438 <__sflush_r+0xd4>
 8006462:	bf00      	nop
 8006464:	20400001 	.word	0x20400001

08006468 <_fflush_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	690b      	ldr	r3, [r1, #16]
 800646c:	4605      	mov	r5, r0
 800646e:	460c      	mov	r4, r1
 8006470:	b913      	cbnz	r3, 8006478 <_fflush_r+0x10>
 8006472:	2500      	movs	r5, #0
 8006474:	4628      	mov	r0, r5
 8006476:	bd38      	pop	{r3, r4, r5, pc}
 8006478:	b118      	cbz	r0, 8006482 <_fflush_r+0x1a>
 800647a:	6983      	ldr	r3, [r0, #24]
 800647c:	b90b      	cbnz	r3, 8006482 <_fflush_r+0x1a>
 800647e:	f000 f887 	bl	8006590 <__sinit>
 8006482:	4b14      	ldr	r3, [pc, #80]	; (80064d4 <_fflush_r+0x6c>)
 8006484:	429c      	cmp	r4, r3
 8006486:	d11b      	bne.n	80064c0 <_fflush_r+0x58>
 8006488:	686c      	ldr	r4, [r5, #4]
 800648a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d0ef      	beq.n	8006472 <_fflush_r+0xa>
 8006492:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006494:	07d0      	lsls	r0, r2, #31
 8006496:	d404      	bmi.n	80064a2 <_fflush_r+0x3a>
 8006498:	0599      	lsls	r1, r3, #22
 800649a:	d402      	bmi.n	80064a2 <_fflush_r+0x3a>
 800649c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800649e:	f000 f915 	bl	80066cc <__retarget_lock_acquire_recursive>
 80064a2:	4628      	mov	r0, r5
 80064a4:	4621      	mov	r1, r4
 80064a6:	f7ff ff5d 	bl	8006364 <__sflush_r>
 80064aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064ac:	4605      	mov	r5, r0
 80064ae:	07da      	lsls	r2, r3, #31
 80064b0:	d4e0      	bmi.n	8006474 <_fflush_r+0xc>
 80064b2:	89a3      	ldrh	r3, [r4, #12]
 80064b4:	059b      	lsls	r3, r3, #22
 80064b6:	d4dd      	bmi.n	8006474 <_fflush_r+0xc>
 80064b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ba:	f000 f908 	bl	80066ce <__retarget_lock_release_recursive>
 80064be:	e7d9      	b.n	8006474 <_fflush_r+0xc>
 80064c0:	4b05      	ldr	r3, [pc, #20]	; (80064d8 <_fflush_r+0x70>)
 80064c2:	429c      	cmp	r4, r3
 80064c4:	d101      	bne.n	80064ca <_fflush_r+0x62>
 80064c6:	68ac      	ldr	r4, [r5, #8]
 80064c8:	e7df      	b.n	800648a <_fflush_r+0x22>
 80064ca:	4b04      	ldr	r3, [pc, #16]	; (80064dc <_fflush_r+0x74>)
 80064cc:	429c      	cmp	r4, r3
 80064ce:	bf08      	it	eq
 80064d0:	68ec      	ldreq	r4, [r5, #12]
 80064d2:	e7da      	b.n	800648a <_fflush_r+0x22>
 80064d4:	08007504 	.word	0x08007504
 80064d8:	08007524 	.word	0x08007524
 80064dc:	080074e4 	.word	0x080074e4

080064e0 <std>:
 80064e0:	2300      	movs	r3, #0
 80064e2:	b510      	push	{r4, lr}
 80064e4:	4604      	mov	r4, r0
 80064e6:	e9c0 3300 	strd	r3, r3, [r0]
 80064ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064ee:	6083      	str	r3, [r0, #8]
 80064f0:	8181      	strh	r1, [r0, #12]
 80064f2:	6643      	str	r3, [r0, #100]	; 0x64
 80064f4:	81c2      	strh	r2, [r0, #14]
 80064f6:	6183      	str	r3, [r0, #24]
 80064f8:	4619      	mov	r1, r3
 80064fa:	2208      	movs	r2, #8
 80064fc:	305c      	adds	r0, #92	; 0x5c
 80064fe:	f7ff fd41 	bl	8005f84 <memset>
 8006502:	4b05      	ldr	r3, [pc, #20]	; (8006518 <std+0x38>)
 8006504:	6224      	str	r4, [r4, #32]
 8006506:	6263      	str	r3, [r4, #36]	; 0x24
 8006508:	4b04      	ldr	r3, [pc, #16]	; (800651c <std+0x3c>)
 800650a:	62a3      	str	r3, [r4, #40]	; 0x28
 800650c:	4b04      	ldr	r3, [pc, #16]	; (8006520 <std+0x40>)
 800650e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006510:	4b04      	ldr	r3, [pc, #16]	; (8006524 <std+0x44>)
 8006512:	6323      	str	r3, [r4, #48]	; 0x30
 8006514:	bd10      	pop	{r4, pc}
 8006516:	bf00      	nop
 8006518:	08006fe1 	.word	0x08006fe1
 800651c:	08007003 	.word	0x08007003
 8006520:	0800703b 	.word	0x0800703b
 8006524:	0800705f 	.word	0x0800705f

08006528 <_cleanup_r>:
 8006528:	4901      	ldr	r1, [pc, #4]	; (8006530 <_cleanup_r+0x8>)
 800652a:	f000 b8af 	b.w	800668c <_fwalk_reent>
 800652e:	bf00      	nop
 8006530:	08006469 	.word	0x08006469

08006534 <__sfmoreglue>:
 8006534:	2268      	movs	r2, #104	; 0x68
 8006536:	b570      	push	{r4, r5, r6, lr}
 8006538:	1e4d      	subs	r5, r1, #1
 800653a:	4355      	muls	r5, r2
 800653c:	460e      	mov	r6, r1
 800653e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006542:	f000 f993 	bl	800686c <_malloc_r>
 8006546:	4604      	mov	r4, r0
 8006548:	b140      	cbz	r0, 800655c <__sfmoreglue+0x28>
 800654a:	2100      	movs	r1, #0
 800654c:	e9c0 1600 	strd	r1, r6, [r0]
 8006550:	300c      	adds	r0, #12
 8006552:	60a0      	str	r0, [r4, #8]
 8006554:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006558:	f7ff fd14 	bl	8005f84 <memset>
 800655c:	4620      	mov	r0, r4
 800655e:	bd70      	pop	{r4, r5, r6, pc}

08006560 <__sfp_lock_acquire>:
 8006560:	4801      	ldr	r0, [pc, #4]	; (8006568 <__sfp_lock_acquire+0x8>)
 8006562:	f000 b8b3 	b.w	80066cc <__retarget_lock_acquire_recursive>
 8006566:	bf00      	nop
 8006568:	2000129d 	.word	0x2000129d

0800656c <__sfp_lock_release>:
 800656c:	4801      	ldr	r0, [pc, #4]	; (8006574 <__sfp_lock_release+0x8>)
 800656e:	f000 b8ae 	b.w	80066ce <__retarget_lock_release_recursive>
 8006572:	bf00      	nop
 8006574:	2000129d 	.word	0x2000129d

08006578 <__sinit_lock_acquire>:
 8006578:	4801      	ldr	r0, [pc, #4]	; (8006580 <__sinit_lock_acquire+0x8>)
 800657a:	f000 b8a7 	b.w	80066cc <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	2000129e 	.word	0x2000129e

08006584 <__sinit_lock_release>:
 8006584:	4801      	ldr	r0, [pc, #4]	; (800658c <__sinit_lock_release+0x8>)
 8006586:	f000 b8a2 	b.w	80066ce <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	2000129e 	.word	0x2000129e

08006590 <__sinit>:
 8006590:	b510      	push	{r4, lr}
 8006592:	4604      	mov	r4, r0
 8006594:	f7ff fff0 	bl	8006578 <__sinit_lock_acquire>
 8006598:	69a3      	ldr	r3, [r4, #24]
 800659a:	b11b      	cbz	r3, 80065a4 <__sinit+0x14>
 800659c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a0:	f7ff bff0 	b.w	8006584 <__sinit_lock_release>
 80065a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065a8:	6523      	str	r3, [r4, #80]	; 0x50
 80065aa:	4b13      	ldr	r3, [pc, #76]	; (80065f8 <__sinit+0x68>)
 80065ac:	4a13      	ldr	r2, [pc, #76]	; (80065fc <__sinit+0x6c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80065b2:	42a3      	cmp	r3, r4
 80065b4:	bf08      	it	eq
 80065b6:	2301      	moveq	r3, #1
 80065b8:	4620      	mov	r0, r4
 80065ba:	bf08      	it	eq
 80065bc:	61a3      	streq	r3, [r4, #24]
 80065be:	f000 f81f 	bl	8006600 <__sfp>
 80065c2:	6060      	str	r0, [r4, #4]
 80065c4:	4620      	mov	r0, r4
 80065c6:	f000 f81b 	bl	8006600 <__sfp>
 80065ca:	60a0      	str	r0, [r4, #8]
 80065cc:	4620      	mov	r0, r4
 80065ce:	f000 f817 	bl	8006600 <__sfp>
 80065d2:	2200      	movs	r2, #0
 80065d4:	2104      	movs	r1, #4
 80065d6:	60e0      	str	r0, [r4, #12]
 80065d8:	6860      	ldr	r0, [r4, #4]
 80065da:	f7ff ff81 	bl	80064e0 <std>
 80065de:	2201      	movs	r2, #1
 80065e0:	2109      	movs	r1, #9
 80065e2:	68a0      	ldr	r0, [r4, #8]
 80065e4:	f7ff ff7c 	bl	80064e0 <std>
 80065e8:	2202      	movs	r2, #2
 80065ea:	2112      	movs	r1, #18
 80065ec:	68e0      	ldr	r0, [r4, #12]
 80065ee:	f7ff ff77 	bl	80064e0 <std>
 80065f2:	2301      	movs	r3, #1
 80065f4:	61a3      	str	r3, [r4, #24]
 80065f6:	e7d1      	b.n	800659c <__sinit+0xc>
 80065f8:	080073dc 	.word	0x080073dc
 80065fc:	08006529 	.word	0x08006529

08006600 <__sfp>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	4607      	mov	r7, r0
 8006604:	f7ff ffac 	bl	8006560 <__sfp_lock_acquire>
 8006608:	4b1e      	ldr	r3, [pc, #120]	; (8006684 <__sfp+0x84>)
 800660a:	681e      	ldr	r6, [r3, #0]
 800660c:	69b3      	ldr	r3, [r6, #24]
 800660e:	b913      	cbnz	r3, 8006616 <__sfp+0x16>
 8006610:	4630      	mov	r0, r6
 8006612:	f7ff ffbd 	bl	8006590 <__sinit>
 8006616:	3648      	adds	r6, #72	; 0x48
 8006618:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800661c:	3b01      	subs	r3, #1
 800661e:	d503      	bpl.n	8006628 <__sfp+0x28>
 8006620:	6833      	ldr	r3, [r6, #0]
 8006622:	b30b      	cbz	r3, 8006668 <__sfp+0x68>
 8006624:	6836      	ldr	r6, [r6, #0]
 8006626:	e7f7      	b.n	8006618 <__sfp+0x18>
 8006628:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800662c:	b9d5      	cbnz	r5, 8006664 <__sfp+0x64>
 800662e:	4b16      	ldr	r3, [pc, #88]	; (8006688 <__sfp+0x88>)
 8006630:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006634:	60e3      	str	r3, [r4, #12]
 8006636:	6665      	str	r5, [r4, #100]	; 0x64
 8006638:	f000 f847 	bl	80066ca <__retarget_lock_init_recursive>
 800663c:	f7ff ff96 	bl	800656c <__sfp_lock_release>
 8006640:	2208      	movs	r2, #8
 8006642:	4629      	mov	r1, r5
 8006644:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006648:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800664c:	6025      	str	r5, [r4, #0]
 800664e:	61a5      	str	r5, [r4, #24]
 8006650:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006654:	f7ff fc96 	bl	8005f84 <memset>
 8006658:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800665c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006660:	4620      	mov	r0, r4
 8006662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006664:	3468      	adds	r4, #104	; 0x68
 8006666:	e7d9      	b.n	800661c <__sfp+0x1c>
 8006668:	2104      	movs	r1, #4
 800666a:	4638      	mov	r0, r7
 800666c:	f7ff ff62 	bl	8006534 <__sfmoreglue>
 8006670:	4604      	mov	r4, r0
 8006672:	6030      	str	r0, [r6, #0]
 8006674:	2800      	cmp	r0, #0
 8006676:	d1d5      	bne.n	8006624 <__sfp+0x24>
 8006678:	f7ff ff78 	bl	800656c <__sfp_lock_release>
 800667c:	230c      	movs	r3, #12
 800667e:	603b      	str	r3, [r7, #0]
 8006680:	e7ee      	b.n	8006660 <__sfp+0x60>
 8006682:	bf00      	nop
 8006684:	080073dc 	.word	0x080073dc
 8006688:	ffff0001 	.word	0xffff0001

0800668c <_fwalk_reent>:
 800668c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006690:	4606      	mov	r6, r0
 8006692:	4688      	mov	r8, r1
 8006694:	2700      	movs	r7, #0
 8006696:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800669a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800669e:	f1b9 0901 	subs.w	r9, r9, #1
 80066a2:	d505      	bpl.n	80066b0 <_fwalk_reent+0x24>
 80066a4:	6824      	ldr	r4, [r4, #0]
 80066a6:	2c00      	cmp	r4, #0
 80066a8:	d1f7      	bne.n	800669a <_fwalk_reent+0xe>
 80066aa:	4638      	mov	r0, r7
 80066ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066b0:	89ab      	ldrh	r3, [r5, #12]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d907      	bls.n	80066c6 <_fwalk_reent+0x3a>
 80066b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066ba:	3301      	adds	r3, #1
 80066bc:	d003      	beq.n	80066c6 <_fwalk_reent+0x3a>
 80066be:	4629      	mov	r1, r5
 80066c0:	4630      	mov	r0, r6
 80066c2:	47c0      	blx	r8
 80066c4:	4307      	orrs	r7, r0
 80066c6:	3568      	adds	r5, #104	; 0x68
 80066c8:	e7e9      	b.n	800669e <_fwalk_reent+0x12>

080066ca <__retarget_lock_init_recursive>:
 80066ca:	4770      	bx	lr

080066cc <__retarget_lock_acquire_recursive>:
 80066cc:	4770      	bx	lr

080066ce <__retarget_lock_release_recursive>:
 80066ce:	4770      	bx	lr

080066d0 <__swhatbuf_r>:
 80066d0:	b570      	push	{r4, r5, r6, lr}
 80066d2:	460e      	mov	r6, r1
 80066d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d8:	4614      	mov	r4, r2
 80066da:	2900      	cmp	r1, #0
 80066dc:	461d      	mov	r5, r3
 80066de:	b096      	sub	sp, #88	; 0x58
 80066e0:	da08      	bge.n	80066f4 <__swhatbuf_r+0x24>
 80066e2:	2200      	movs	r2, #0
 80066e4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80066e8:	602a      	str	r2, [r5, #0]
 80066ea:	061a      	lsls	r2, r3, #24
 80066ec:	d410      	bmi.n	8006710 <__swhatbuf_r+0x40>
 80066ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066f2:	e00e      	b.n	8006712 <__swhatbuf_r+0x42>
 80066f4:	466a      	mov	r2, sp
 80066f6:	f000 fcd9 	bl	80070ac <_fstat_r>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	dbf1      	blt.n	80066e2 <__swhatbuf_r+0x12>
 80066fe:	9a01      	ldr	r2, [sp, #4]
 8006700:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006704:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006708:	425a      	negs	r2, r3
 800670a:	415a      	adcs	r2, r3
 800670c:	602a      	str	r2, [r5, #0]
 800670e:	e7ee      	b.n	80066ee <__swhatbuf_r+0x1e>
 8006710:	2340      	movs	r3, #64	; 0x40
 8006712:	2000      	movs	r0, #0
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	b016      	add	sp, #88	; 0x58
 8006718:	bd70      	pop	{r4, r5, r6, pc}
	...

0800671c <__smakebuf_r>:
 800671c:	898b      	ldrh	r3, [r1, #12]
 800671e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006720:	079d      	lsls	r5, r3, #30
 8006722:	4606      	mov	r6, r0
 8006724:	460c      	mov	r4, r1
 8006726:	d507      	bpl.n	8006738 <__smakebuf_r+0x1c>
 8006728:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800672c:	6023      	str	r3, [r4, #0]
 800672e:	6123      	str	r3, [r4, #16]
 8006730:	2301      	movs	r3, #1
 8006732:	6163      	str	r3, [r4, #20]
 8006734:	b002      	add	sp, #8
 8006736:	bd70      	pop	{r4, r5, r6, pc}
 8006738:	466a      	mov	r2, sp
 800673a:	ab01      	add	r3, sp, #4
 800673c:	f7ff ffc8 	bl	80066d0 <__swhatbuf_r>
 8006740:	9900      	ldr	r1, [sp, #0]
 8006742:	4605      	mov	r5, r0
 8006744:	4630      	mov	r0, r6
 8006746:	f000 f891 	bl	800686c <_malloc_r>
 800674a:	b948      	cbnz	r0, 8006760 <__smakebuf_r+0x44>
 800674c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006750:	059a      	lsls	r2, r3, #22
 8006752:	d4ef      	bmi.n	8006734 <__smakebuf_r+0x18>
 8006754:	f023 0303 	bic.w	r3, r3, #3
 8006758:	f043 0302 	orr.w	r3, r3, #2
 800675c:	81a3      	strh	r3, [r4, #12]
 800675e:	e7e3      	b.n	8006728 <__smakebuf_r+0xc>
 8006760:	4b0d      	ldr	r3, [pc, #52]	; (8006798 <__smakebuf_r+0x7c>)
 8006762:	62b3      	str	r3, [r6, #40]	; 0x28
 8006764:	89a3      	ldrh	r3, [r4, #12]
 8006766:	6020      	str	r0, [r4, #0]
 8006768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800676c:	81a3      	strh	r3, [r4, #12]
 800676e:	9b00      	ldr	r3, [sp, #0]
 8006770:	6120      	str	r0, [r4, #16]
 8006772:	6163      	str	r3, [r4, #20]
 8006774:	9b01      	ldr	r3, [sp, #4]
 8006776:	b15b      	cbz	r3, 8006790 <__smakebuf_r+0x74>
 8006778:	4630      	mov	r0, r6
 800677a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800677e:	f000 fca7 	bl	80070d0 <_isatty_r>
 8006782:	b128      	cbz	r0, 8006790 <__smakebuf_r+0x74>
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	f023 0303 	bic.w	r3, r3, #3
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	81a3      	strh	r3, [r4, #12]
 8006790:	89a0      	ldrh	r0, [r4, #12]
 8006792:	4305      	orrs	r5, r0
 8006794:	81a5      	strh	r5, [r4, #12]
 8006796:	e7cd      	b.n	8006734 <__smakebuf_r+0x18>
 8006798:	08006529 	.word	0x08006529

0800679c <_free_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	4605      	mov	r5, r0
 80067a0:	2900      	cmp	r1, #0
 80067a2:	d040      	beq.n	8006826 <_free_r+0x8a>
 80067a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067a8:	1f0c      	subs	r4, r1, #4
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	bfb8      	it	lt
 80067ae:	18e4      	addlt	r4, r4, r3
 80067b0:	f000 fcbe 	bl	8007130 <__malloc_lock>
 80067b4:	4a1c      	ldr	r2, [pc, #112]	; (8006828 <_free_r+0x8c>)
 80067b6:	6813      	ldr	r3, [r2, #0]
 80067b8:	b933      	cbnz	r3, 80067c8 <_free_r+0x2c>
 80067ba:	6063      	str	r3, [r4, #4]
 80067bc:	6014      	str	r4, [r2, #0]
 80067be:	4628      	mov	r0, r5
 80067c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067c4:	f000 bcba 	b.w	800713c <__malloc_unlock>
 80067c8:	42a3      	cmp	r3, r4
 80067ca:	d908      	bls.n	80067de <_free_r+0x42>
 80067cc:	6820      	ldr	r0, [r4, #0]
 80067ce:	1821      	adds	r1, r4, r0
 80067d0:	428b      	cmp	r3, r1
 80067d2:	bf01      	itttt	eq
 80067d4:	6819      	ldreq	r1, [r3, #0]
 80067d6:	685b      	ldreq	r3, [r3, #4]
 80067d8:	1809      	addeq	r1, r1, r0
 80067da:	6021      	streq	r1, [r4, #0]
 80067dc:	e7ed      	b.n	80067ba <_free_r+0x1e>
 80067de:	461a      	mov	r2, r3
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	b10b      	cbz	r3, 80067e8 <_free_r+0x4c>
 80067e4:	42a3      	cmp	r3, r4
 80067e6:	d9fa      	bls.n	80067de <_free_r+0x42>
 80067e8:	6811      	ldr	r1, [r2, #0]
 80067ea:	1850      	adds	r0, r2, r1
 80067ec:	42a0      	cmp	r0, r4
 80067ee:	d10b      	bne.n	8006808 <_free_r+0x6c>
 80067f0:	6820      	ldr	r0, [r4, #0]
 80067f2:	4401      	add	r1, r0
 80067f4:	1850      	adds	r0, r2, r1
 80067f6:	4283      	cmp	r3, r0
 80067f8:	6011      	str	r1, [r2, #0]
 80067fa:	d1e0      	bne.n	80067be <_free_r+0x22>
 80067fc:	6818      	ldr	r0, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4401      	add	r1, r0
 8006802:	6011      	str	r1, [r2, #0]
 8006804:	6053      	str	r3, [r2, #4]
 8006806:	e7da      	b.n	80067be <_free_r+0x22>
 8006808:	d902      	bls.n	8006810 <_free_r+0x74>
 800680a:	230c      	movs	r3, #12
 800680c:	602b      	str	r3, [r5, #0]
 800680e:	e7d6      	b.n	80067be <_free_r+0x22>
 8006810:	6820      	ldr	r0, [r4, #0]
 8006812:	1821      	adds	r1, r4, r0
 8006814:	428b      	cmp	r3, r1
 8006816:	bf01      	itttt	eq
 8006818:	6819      	ldreq	r1, [r3, #0]
 800681a:	685b      	ldreq	r3, [r3, #4]
 800681c:	1809      	addeq	r1, r1, r0
 800681e:	6021      	streq	r1, [r4, #0]
 8006820:	6063      	str	r3, [r4, #4]
 8006822:	6054      	str	r4, [r2, #4]
 8006824:	e7cb      	b.n	80067be <_free_r+0x22>
 8006826:	bd38      	pop	{r3, r4, r5, pc}
 8006828:	200012a0 	.word	0x200012a0

0800682c <sbrk_aligned>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	4e0e      	ldr	r6, [pc, #56]	; (8006868 <sbrk_aligned+0x3c>)
 8006830:	460c      	mov	r4, r1
 8006832:	6831      	ldr	r1, [r6, #0]
 8006834:	4605      	mov	r5, r0
 8006836:	b911      	cbnz	r1, 800683e <sbrk_aligned+0x12>
 8006838:	f000 fbc2 	bl	8006fc0 <_sbrk_r>
 800683c:	6030      	str	r0, [r6, #0]
 800683e:	4621      	mov	r1, r4
 8006840:	4628      	mov	r0, r5
 8006842:	f000 fbbd 	bl	8006fc0 <_sbrk_r>
 8006846:	1c43      	adds	r3, r0, #1
 8006848:	d00a      	beq.n	8006860 <sbrk_aligned+0x34>
 800684a:	1cc4      	adds	r4, r0, #3
 800684c:	f024 0403 	bic.w	r4, r4, #3
 8006850:	42a0      	cmp	r0, r4
 8006852:	d007      	beq.n	8006864 <sbrk_aligned+0x38>
 8006854:	1a21      	subs	r1, r4, r0
 8006856:	4628      	mov	r0, r5
 8006858:	f000 fbb2 	bl	8006fc0 <_sbrk_r>
 800685c:	3001      	adds	r0, #1
 800685e:	d101      	bne.n	8006864 <sbrk_aligned+0x38>
 8006860:	f04f 34ff 	mov.w	r4, #4294967295
 8006864:	4620      	mov	r0, r4
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	200012a4 	.word	0x200012a4

0800686c <_malloc_r>:
 800686c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006870:	1ccd      	adds	r5, r1, #3
 8006872:	f025 0503 	bic.w	r5, r5, #3
 8006876:	3508      	adds	r5, #8
 8006878:	2d0c      	cmp	r5, #12
 800687a:	bf38      	it	cc
 800687c:	250c      	movcc	r5, #12
 800687e:	2d00      	cmp	r5, #0
 8006880:	4607      	mov	r7, r0
 8006882:	db01      	blt.n	8006888 <_malloc_r+0x1c>
 8006884:	42a9      	cmp	r1, r5
 8006886:	d905      	bls.n	8006894 <_malloc_r+0x28>
 8006888:	230c      	movs	r3, #12
 800688a:	2600      	movs	r6, #0
 800688c:	603b      	str	r3, [r7, #0]
 800688e:	4630      	mov	r0, r6
 8006890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006894:	4e2e      	ldr	r6, [pc, #184]	; (8006950 <_malloc_r+0xe4>)
 8006896:	f000 fc4b 	bl	8007130 <__malloc_lock>
 800689a:	6833      	ldr	r3, [r6, #0]
 800689c:	461c      	mov	r4, r3
 800689e:	bb34      	cbnz	r4, 80068ee <_malloc_r+0x82>
 80068a0:	4629      	mov	r1, r5
 80068a2:	4638      	mov	r0, r7
 80068a4:	f7ff ffc2 	bl	800682c <sbrk_aligned>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	4604      	mov	r4, r0
 80068ac:	d14d      	bne.n	800694a <_malloc_r+0xde>
 80068ae:	6834      	ldr	r4, [r6, #0]
 80068b0:	4626      	mov	r6, r4
 80068b2:	2e00      	cmp	r6, #0
 80068b4:	d140      	bne.n	8006938 <_malloc_r+0xcc>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	4631      	mov	r1, r6
 80068ba:	4638      	mov	r0, r7
 80068bc:	eb04 0803 	add.w	r8, r4, r3
 80068c0:	f000 fb7e 	bl	8006fc0 <_sbrk_r>
 80068c4:	4580      	cmp	r8, r0
 80068c6:	d13a      	bne.n	800693e <_malloc_r+0xd2>
 80068c8:	6821      	ldr	r1, [r4, #0]
 80068ca:	3503      	adds	r5, #3
 80068cc:	1a6d      	subs	r5, r5, r1
 80068ce:	f025 0503 	bic.w	r5, r5, #3
 80068d2:	3508      	adds	r5, #8
 80068d4:	2d0c      	cmp	r5, #12
 80068d6:	bf38      	it	cc
 80068d8:	250c      	movcc	r5, #12
 80068da:	4638      	mov	r0, r7
 80068dc:	4629      	mov	r1, r5
 80068de:	f7ff ffa5 	bl	800682c <sbrk_aligned>
 80068e2:	3001      	adds	r0, #1
 80068e4:	d02b      	beq.n	800693e <_malloc_r+0xd2>
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	442b      	add	r3, r5
 80068ea:	6023      	str	r3, [r4, #0]
 80068ec:	e00e      	b.n	800690c <_malloc_r+0xa0>
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	1b52      	subs	r2, r2, r5
 80068f2:	d41e      	bmi.n	8006932 <_malloc_r+0xc6>
 80068f4:	2a0b      	cmp	r2, #11
 80068f6:	d916      	bls.n	8006926 <_malloc_r+0xba>
 80068f8:	1961      	adds	r1, r4, r5
 80068fa:	42a3      	cmp	r3, r4
 80068fc:	6025      	str	r5, [r4, #0]
 80068fe:	bf18      	it	ne
 8006900:	6059      	strne	r1, [r3, #4]
 8006902:	6863      	ldr	r3, [r4, #4]
 8006904:	bf08      	it	eq
 8006906:	6031      	streq	r1, [r6, #0]
 8006908:	5162      	str	r2, [r4, r5]
 800690a:	604b      	str	r3, [r1, #4]
 800690c:	4638      	mov	r0, r7
 800690e:	f104 060b 	add.w	r6, r4, #11
 8006912:	f000 fc13 	bl	800713c <__malloc_unlock>
 8006916:	f026 0607 	bic.w	r6, r6, #7
 800691a:	1d23      	adds	r3, r4, #4
 800691c:	1af2      	subs	r2, r6, r3
 800691e:	d0b6      	beq.n	800688e <_malloc_r+0x22>
 8006920:	1b9b      	subs	r3, r3, r6
 8006922:	50a3      	str	r3, [r4, r2]
 8006924:	e7b3      	b.n	800688e <_malloc_r+0x22>
 8006926:	6862      	ldr	r2, [r4, #4]
 8006928:	42a3      	cmp	r3, r4
 800692a:	bf0c      	ite	eq
 800692c:	6032      	streq	r2, [r6, #0]
 800692e:	605a      	strne	r2, [r3, #4]
 8006930:	e7ec      	b.n	800690c <_malloc_r+0xa0>
 8006932:	4623      	mov	r3, r4
 8006934:	6864      	ldr	r4, [r4, #4]
 8006936:	e7b2      	b.n	800689e <_malloc_r+0x32>
 8006938:	4634      	mov	r4, r6
 800693a:	6876      	ldr	r6, [r6, #4]
 800693c:	e7b9      	b.n	80068b2 <_malloc_r+0x46>
 800693e:	230c      	movs	r3, #12
 8006940:	4638      	mov	r0, r7
 8006942:	603b      	str	r3, [r7, #0]
 8006944:	f000 fbfa 	bl	800713c <__malloc_unlock>
 8006948:	e7a1      	b.n	800688e <_malloc_r+0x22>
 800694a:	6025      	str	r5, [r4, #0]
 800694c:	e7de      	b.n	800690c <_malloc_r+0xa0>
 800694e:	bf00      	nop
 8006950:	200012a0 	.word	0x200012a0

08006954 <__sfputc_r>:
 8006954:	6893      	ldr	r3, [r2, #8]
 8006956:	b410      	push	{r4}
 8006958:	3b01      	subs	r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	6093      	str	r3, [r2, #8]
 800695e:	da07      	bge.n	8006970 <__sfputc_r+0x1c>
 8006960:	6994      	ldr	r4, [r2, #24]
 8006962:	42a3      	cmp	r3, r4
 8006964:	db01      	blt.n	800696a <__sfputc_r+0x16>
 8006966:	290a      	cmp	r1, #10
 8006968:	d102      	bne.n	8006970 <__sfputc_r+0x1c>
 800696a:	bc10      	pop	{r4}
 800696c:	f7ff bc3a 	b.w	80061e4 <__swbuf_r>
 8006970:	6813      	ldr	r3, [r2, #0]
 8006972:	1c58      	adds	r0, r3, #1
 8006974:	6010      	str	r0, [r2, #0]
 8006976:	7019      	strb	r1, [r3, #0]
 8006978:	4608      	mov	r0, r1
 800697a:	bc10      	pop	{r4}
 800697c:	4770      	bx	lr

0800697e <__sfputs_r>:
 800697e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006980:	4606      	mov	r6, r0
 8006982:	460f      	mov	r7, r1
 8006984:	4614      	mov	r4, r2
 8006986:	18d5      	adds	r5, r2, r3
 8006988:	42ac      	cmp	r4, r5
 800698a:	d101      	bne.n	8006990 <__sfputs_r+0x12>
 800698c:	2000      	movs	r0, #0
 800698e:	e007      	b.n	80069a0 <__sfputs_r+0x22>
 8006990:	463a      	mov	r2, r7
 8006992:	4630      	mov	r0, r6
 8006994:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006998:	f7ff ffdc 	bl	8006954 <__sfputc_r>
 800699c:	1c43      	adds	r3, r0, #1
 800699e:	d1f3      	bne.n	8006988 <__sfputs_r+0xa>
 80069a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069a4 <_vfiprintf_r>:
 80069a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a8:	460d      	mov	r5, r1
 80069aa:	4614      	mov	r4, r2
 80069ac:	4698      	mov	r8, r3
 80069ae:	4606      	mov	r6, r0
 80069b0:	b09d      	sub	sp, #116	; 0x74
 80069b2:	b118      	cbz	r0, 80069bc <_vfiprintf_r+0x18>
 80069b4:	6983      	ldr	r3, [r0, #24]
 80069b6:	b90b      	cbnz	r3, 80069bc <_vfiprintf_r+0x18>
 80069b8:	f7ff fdea 	bl	8006590 <__sinit>
 80069bc:	4b89      	ldr	r3, [pc, #548]	; (8006be4 <_vfiprintf_r+0x240>)
 80069be:	429d      	cmp	r5, r3
 80069c0:	d11b      	bne.n	80069fa <_vfiprintf_r+0x56>
 80069c2:	6875      	ldr	r5, [r6, #4]
 80069c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069c6:	07d9      	lsls	r1, r3, #31
 80069c8:	d405      	bmi.n	80069d6 <_vfiprintf_r+0x32>
 80069ca:	89ab      	ldrh	r3, [r5, #12]
 80069cc:	059a      	lsls	r2, r3, #22
 80069ce:	d402      	bmi.n	80069d6 <_vfiprintf_r+0x32>
 80069d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069d2:	f7ff fe7b 	bl	80066cc <__retarget_lock_acquire_recursive>
 80069d6:	89ab      	ldrh	r3, [r5, #12]
 80069d8:	071b      	lsls	r3, r3, #28
 80069da:	d501      	bpl.n	80069e0 <_vfiprintf_r+0x3c>
 80069dc:	692b      	ldr	r3, [r5, #16]
 80069de:	b9eb      	cbnz	r3, 8006a1c <_vfiprintf_r+0x78>
 80069e0:	4629      	mov	r1, r5
 80069e2:	4630      	mov	r0, r6
 80069e4:	f7ff fc50 	bl	8006288 <__swsetup_r>
 80069e8:	b1c0      	cbz	r0, 8006a1c <_vfiprintf_r+0x78>
 80069ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069ec:	07dc      	lsls	r4, r3, #31
 80069ee:	d50e      	bpl.n	8006a0e <_vfiprintf_r+0x6a>
 80069f0:	f04f 30ff 	mov.w	r0, #4294967295
 80069f4:	b01d      	add	sp, #116	; 0x74
 80069f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069fa:	4b7b      	ldr	r3, [pc, #492]	; (8006be8 <_vfiprintf_r+0x244>)
 80069fc:	429d      	cmp	r5, r3
 80069fe:	d101      	bne.n	8006a04 <_vfiprintf_r+0x60>
 8006a00:	68b5      	ldr	r5, [r6, #8]
 8006a02:	e7df      	b.n	80069c4 <_vfiprintf_r+0x20>
 8006a04:	4b79      	ldr	r3, [pc, #484]	; (8006bec <_vfiprintf_r+0x248>)
 8006a06:	429d      	cmp	r5, r3
 8006a08:	bf08      	it	eq
 8006a0a:	68f5      	ldreq	r5, [r6, #12]
 8006a0c:	e7da      	b.n	80069c4 <_vfiprintf_r+0x20>
 8006a0e:	89ab      	ldrh	r3, [r5, #12]
 8006a10:	0598      	lsls	r0, r3, #22
 8006a12:	d4ed      	bmi.n	80069f0 <_vfiprintf_r+0x4c>
 8006a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a16:	f7ff fe5a 	bl	80066ce <__retarget_lock_release_recursive>
 8006a1a:	e7e9      	b.n	80069f0 <_vfiprintf_r+0x4c>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8006a20:	2320      	movs	r3, #32
 8006a22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a26:	2330      	movs	r3, #48	; 0x30
 8006a28:	f04f 0901 	mov.w	r9, #1
 8006a2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006bf0 <_vfiprintf_r+0x24c>
 8006a34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a38:	4623      	mov	r3, r4
 8006a3a:	469a      	mov	sl, r3
 8006a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a40:	b10a      	cbz	r2, 8006a46 <_vfiprintf_r+0xa2>
 8006a42:	2a25      	cmp	r2, #37	; 0x25
 8006a44:	d1f9      	bne.n	8006a3a <_vfiprintf_r+0x96>
 8006a46:	ebba 0b04 	subs.w	fp, sl, r4
 8006a4a:	d00b      	beq.n	8006a64 <_vfiprintf_r+0xc0>
 8006a4c:	465b      	mov	r3, fp
 8006a4e:	4622      	mov	r2, r4
 8006a50:	4629      	mov	r1, r5
 8006a52:	4630      	mov	r0, r6
 8006a54:	f7ff ff93 	bl	800697e <__sfputs_r>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f000 80aa 	beq.w	8006bb2 <_vfiprintf_r+0x20e>
 8006a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a60:	445a      	add	r2, fp
 8006a62:	9209      	str	r2, [sp, #36]	; 0x24
 8006a64:	f89a 3000 	ldrb.w	r3, [sl]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 80a2 	beq.w	8006bb2 <_vfiprintf_r+0x20e>
 8006a6e:	2300      	movs	r3, #0
 8006a70:	f04f 32ff 	mov.w	r2, #4294967295
 8006a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a78:	f10a 0a01 	add.w	sl, sl, #1
 8006a7c:	9304      	str	r3, [sp, #16]
 8006a7e:	9307      	str	r3, [sp, #28]
 8006a80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a84:	931a      	str	r3, [sp, #104]	; 0x68
 8006a86:	4654      	mov	r4, sl
 8006a88:	2205      	movs	r2, #5
 8006a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a8e:	4858      	ldr	r0, [pc, #352]	; (8006bf0 <_vfiprintf_r+0x24c>)
 8006a90:	f000 fb40 	bl	8007114 <memchr>
 8006a94:	9a04      	ldr	r2, [sp, #16]
 8006a96:	b9d8      	cbnz	r0, 8006ad0 <_vfiprintf_r+0x12c>
 8006a98:	06d1      	lsls	r1, r2, #27
 8006a9a:	bf44      	itt	mi
 8006a9c:	2320      	movmi	r3, #32
 8006a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aa2:	0713      	lsls	r3, r2, #28
 8006aa4:	bf44      	itt	mi
 8006aa6:	232b      	movmi	r3, #43	; 0x2b
 8006aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aac:	f89a 3000 	ldrb.w	r3, [sl]
 8006ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ab2:	d015      	beq.n	8006ae0 <_vfiprintf_r+0x13c>
 8006ab4:	4654      	mov	r4, sl
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f04f 0c0a 	mov.w	ip, #10
 8006abc:	9a07      	ldr	r2, [sp, #28]
 8006abe:	4621      	mov	r1, r4
 8006ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ac4:	3b30      	subs	r3, #48	; 0x30
 8006ac6:	2b09      	cmp	r3, #9
 8006ac8:	d94e      	bls.n	8006b68 <_vfiprintf_r+0x1c4>
 8006aca:	b1b0      	cbz	r0, 8006afa <_vfiprintf_r+0x156>
 8006acc:	9207      	str	r2, [sp, #28]
 8006ace:	e014      	b.n	8006afa <_vfiprintf_r+0x156>
 8006ad0:	eba0 0308 	sub.w	r3, r0, r8
 8006ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	46a2      	mov	sl, r4
 8006adc:	9304      	str	r3, [sp, #16]
 8006ade:	e7d2      	b.n	8006a86 <_vfiprintf_r+0xe2>
 8006ae0:	9b03      	ldr	r3, [sp, #12]
 8006ae2:	1d19      	adds	r1, r3, #4
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	9103      	str	r1, [sp, #12]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	bfbb      	ittet	lt
 8006aec:	425b      	neglt	r3, r3
 8006aee:	f042 0202 	orrlt.w	r2, r2, #2
 8006af2:	9307      	strge	r3, [sp, #28]
 8006af4:	9307      	strlt	r3, [sp, #28]
 8006af6:	bfb8      	it	lt
 8006af8:	9204      	strlt	r2, [sp, #16]
 8006afa:	7823      	ldrb	r3, [r4, #0]
 8006afc:	2b2e      	cmp	r3, #46	; 0x2e
 8006afe:	d10c      	bne.n	8006b1a <_vfiprintf_r+0x176>
 8006b00:	7863      	ldrb	r3, [r4, #1]
 8006b02:	2b2a      	cmp	r3, #42	; 0x2a
 8006b04:	d135      	bne.n	8006b72 <_vfiprintf_r+0x1ce>
 8006b06:	9b03      	ldr	r3, [sp, #12]
 8006b08:	3402      	adds	r4, #2
 8006b0a:	1d1a      	adds	r2, r3, #4
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	9203      	str	r2, [sp, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	bfb8      	it	lt
 8006b14:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b18:	9305      	str	r3, [sp, #20]
 8006b1a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006bf4 <_vfiprintf_r+0x250>
 8006b1e:	2203      	movs	r2, #3
 8006b20:	4650      	mov	r0, sl
 8006b22:	7821      	ldrb	r1, [r4, #0]
 8006b24:	f000 faf6 	bl	8007114 <memchr>
 8006b28:	b140      	cbz	r0, 8006b3c <_vfiprintf_r+0x198>
 8006b2a:	2340      	movs	r3, #64	; 0x40
 8006b2c:	eba0 000a 	sub.w	r0, r0, sl
 8006b30:	fa03 f000 	lsl.w	r0, r3, r0
 8006b34:	9b04      	ldr	r3, [sp, #16]
 8006b36:	3401      	adds	r4, #1
 8006b38:	4303      	orrs	r3, r0
 8006b3a:	9304      	str	r3, [sp, #16]
 8006b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b40:	2206      	movs	r2, #6
 8006b42:	482d      	ldr	r0, [pc, #180]	; (8006bf8 <_vfiprintf_r+0x254>)
 8006b44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b48:	f000 fae4 	bl	8007114 <memchr>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d03f      	beq.n	8006bd0 <_vfiprintf_r+0x22c>
 8006b50:	4b2a      	ldr	r3, [pc, #168]	; (8006bfc <_vfiprintf_r+0x258>)
 8006b52:	bb1b      	cbnz	r3, 8006b9c <_vfiprintf_r+0x1f8>
 8006b54:	9b03      	ldr	r3, [sp, #12]
 8006b56:	3307      	adds	r3, #7
 8006b58:	f023 0307 	bic.w	r3, r3, #7
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	9303      	str	r3, [sp, #12]
 8006b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b62:	443b      	add	r3, r7
 8006b64:	9309      	str	r3, [sp, #36]	; 0x24
 8006b66:	e767      	b.n	8006a38 <_vfiprintf_r+0x94>
 8006b68:	460c      	mov	r4, r1
 8006b6a:	2001      	movs	r0, #1
 8006b6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b70:	e7a5      	b.n	8006abe <_vfiprintf_r+0x11a>
 8006b72:	2300      	movs	r3, #0
 8006b74:	f04f 0c0a 	mov.w	ip, #10
 8006b78:	4619      	mov	r1, r3
 8006b7a:	3401      	adds	r4, #1
 8006b7c:	9305      	str	r3, [sp, #20]
 8006b7e:	4620      	mov	r0, r4
 8006b80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b84:	3a30      	subs	r2, #48	; 0x30
 8006b86:	2a09      	cmp	r2, #9
 8006b88:	d903      	bls.n	8006b92 <_vfiprintf_r+0x1ee>
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d0c5      	beq.n	8006b1a <_vfiprintf_r+0x176>
 8006b8e:	9105      	str	r1, [sp, #20]
 8006b90:	e7c3      	b.n	8006b1a <_vfiprintf_r+0x176>
 8006b92:	4604      	mov	r4, r0
 8006b94:	2301      	movs	r3, #1
 8006b96:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b9a:	e7f0      	b.n	8006b7e <_vfiprintf_r+0x1da>
 8006b9c:	ab03      	add	r3, sp, #12
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	462a      	mov	r2, r5
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	4b16      	ldr	r3, [pc, #88]	; (8006c00 <_vfiprintf_r+0x25c>)
 8006ba6:	a904      	add	r1, sp, #16
 8006ba8:	f3af 8000 	nop.w
 8006bac:	4607      	mov	r7, r0
 8006bae:	1c78      	adds	r0, r7, #1
 8006bb0:	d1d6      	bne.n	8006b60 <_vfiprintf_r+0x1bc>
 8006bb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bb4:	07d9      	lsls	r1, r3, #31
 8006bb6:	d405      	bmi.n	8006bc4 <_vfiprintf_r+0x220>
 8006bb8:	89ab      	ldrh	r3, [r5, #12]
 8006bba:	059a      	lsls	r2, r3, #22
 8006bbc:	d402      	bmi.n	8006bc4 <_vfiprintf_r+0x220>
 8006bbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bc0:	f7ff fd85 	bl	80066ce <__retarget_lock_release_recursive>
 8006bc4:	89ab      	ldrh	r3, [r5, #12]
 8006bc6:	065b      	lsls	r3, r3, #25
 8006bc8:	f53f af12 	bmi.w	80069f0 <_vfiprintf_r+0x4c>
 8006bcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bce:	e711      	b.n	80069f4 <_vfiprintf_r+0x50>
 8006bd0:	ab03      	add	r3, sp, #12
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	462a      	mov	r2, r5
 8006bd6:	4630      	mov	r0, r6
 8006bd8:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <_vfiprintf_r+0x25c>)
 8006bda:	a904      	add	r1, sp, #16
 8006bdc:	f000 f882 	bl	8006ce4 <_printf_i>
 8006be0:	e7e4      	b.n	8006bac <_vfiprintf_r+0x208>
 8006be2:	bf00      	nop
 8006be4:	08007504 	.word	0x08007504
 8006be8:	08007524 	.word	0x08007524
 8006bec:	080074e4 	.word	0x080074e4
 8006bf0:	08007544 	.word	0x08007544
 8006bf4:	0800754a 	.word	0x0800754a
 8006bf8:	0800754e 	.word	0x0800754e
 8006bfc:	00000000 	.word	0x00000000
 8006c00:	0800697f 	.word	0x0800697f

08006c04 <_printf_common>:
 8006c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c08:	4616      	mov	r6, r2
 8006c0a:	4699      	mov	r9, r3
 8006c0c:	688a      	ldr	r2, [r1, #8]
 8006c0e:	690b      	ldr	r3, [r1, #16]
 8006c10:	4607      	mov	r7, r0
 8006c12:	4293      	cmp	r3, r2
 8006c14:	bfb8      	it	lt
 8006c16:	4613      	movlt	r3, r2
 8006c18:	6033      	str	r3, [r6, #0]
 8006c1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c1e:	460c      	mov	r4, r1
 8006c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c24:	b10a      	cbz	r2, 8006c2a <_printf_common+0x26>
 8006c26:	3301      	adds	r3, #1
 8006c28:	6033      	str	r3, [r6, #0]
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	0699      	lsls	r1, r3, #26
 8006c2e:	bf42      	ittt	mi
 8006c30:	6833      	ldrmi	r3, [r6, #0]
 8006c32:	3302      	addmi	r3, #2
 8006c34:	6033      	strmi	r3, [r6, #0]
 8006c36:	6825      	ldr	r5, [r4, #0]
 8006c38:	f015 0506 	ands.w	r5, r5, #6
 8006c3c:	d106      	bne.n	8006c4c <_printf_common+0x48>
 8006c3e:	f104 0a19 	add.w	sl, r4, #25
 8006c42:	68e3      	ldr	r3, [r4, #12]
 8006c44:	6832      	ldr	r2, [r6, #0]
 8006c46:	1a9b      	subs	r3, r3, r2
 8006c48:	42ab      	cmp	r3, r5
 8006c4a:	dc28      	bgt.n	8006c9e <_printf_common+0x9a>
 8006c4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c50:	1e13      	subs	r3, r2, #0
 8006c52:	6822      	ldr	r2, [r4, #0]
 8006c54:	bf18      	it	ne
 8006c56:	2301      	movne	r3, #1
 8006c58:	0692      	lsls	r2, r2, #26
 8006c5a:	d42d      	bmi.n	8006cb8 <_printf_common+0xb4>
 8006c5c:	4649      	mov	r1, r9
 8006c5e:	4638      	mov	r0, r7
 8006c60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c64:	47c0      	blx	r8
 8006c66:	3001      	adds	r0, #1
 8006c68:	d020      	beq.n	8006cac <_printf_common+0xa8>
 8006c6a:	6823      	ldr	r3, [r4, #0]
 8006c6c:	68e5      	ldr	r5, [r4, #12]
 8006c6e:	f003 0306 	and.w	r3, r3, #6
 8006c72:	2b04      	cmp	r3, #4
 8006c74:	bf18      	it	ne
 8006c76:	2500      	movne	r5, #0
 8006c78:	6832      	ldr	r2, [r6, #0]
 8006c7a:	f04f 0600 	mov.w	r6, #0
 8006c7e:	68a3      	ldr	r3, [r4, #8]
 8006c80:	bf08      	it	eq
 8006c82:	1aad      	subeq	r5, r5, r2
 8006c84:	6922      	ldr	r2, [r4, #16]
 8006c86:	bf08      	it	eq
 8006c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	bfc4      	itt	gt
 8006c90:	1a9b      	subgt	r3, r3, r2
 8006c92:	18ed      	addgt	r5, r5, r3
 8006c94:	341a      	adds	r4, #26
 8006c96:	42b5      	cmp	r5, r6
 8006c98:	d11a      	bne.n	8006cd0 <_printf_common+0xcc>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e008      	b.n	8006cb0 <_printf_common+0xac>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4652      	mov	r2, sl
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4638      	mov	r0, r7
 8006ca6:	47c0      	blx	r8
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d103      	bne.n	8006cb4 <_printf_common+0xb0>
 8006cac:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb4:	3501      	adds	r5, #1
 8006cb6:	e7c4      	b.n	8006c42 <_printf_common+0x3e>
 8006cb8:	2030      	movs	r0, #48	; 0x30
 8006cba:	18e1      	adds	r1, r4, r3
 8006cbc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cc6:	4422      	add	r2, r4
 8006cc8:	3302      	adds	r3, #2
 8006cca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cce:	e7c5      	b.n	8006c5c <_printf_common+0x58>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	47c0      	blx	r8
 8006cda:	3001      	adds	r0, #1
 8006cdc:	d0e6      	beq.n	8006cac <_printf_common+0xa8>
 8006cde:	3601      	adds	r6, #1
 8006ce0:	e7d9      	b.n	8006c96 <_printf_common+0x92>
	...

08006ce4 <_printf_i>:
 8006ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce8:	7e0f      	ldrb	r7, [r1, #24]
 8006cea:	4691      	mov	r9, r2
 8006cec:	2f78      	cmp	r7, #120	; 0x78
 8006cee:	4680      	mov	r8, r0
 8006cf0:	460c      	mov	r4, r1
 8006cf2:	469a      	mov	sl, r3
 8006cf4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cf6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cfa:	d807      	bhi.n	8006d0c <_printf_i+0x28>
 8006cfc:	2f62      	cmp	r7, #98	; 0x62
 8006cfe:	d80a      	bhi.n	8006d16 <_printf_i+0x32>
 8006d00:	2f00      	cmp	r7, #0
 8006d02:	f000 80d9 	beq.w	8006eb8 <_printf_i+0x1d4>
 8006d06:	2f58      	cmp	r7, #88	; 0x58
 8006d08:	f000 80a4 	beq.w	8006e54 <_printf_i+0x170>
 8006d0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d14:	e03a      	b.n	8006d8c <_printf_i+0xa8>
 8006d16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d1a:	2b15      	cmp	r3, #21
 8006d1c:	d8f6      	bhi.n	8006d0c <_printf_i+0x28>
 8006d1e:	a101      	add	r1, pc, #4	; (adr r1, 8006d24 <_printf_i+0x40>)
 8006d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d24:	08006d7d 	.word	0x08006d7d
 8006d28:	08006d91 	.word	0x08006d91
 8006d2c:	08006d0d 	.word	0x08006d0d
 8006d30:	08006d0d 	.word	0x08006d0d
 8006d34:	08006d0d 	.word	0x08006d0d
 8006d38:	08006d0d 	.word	0x08006d0d
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006d0d 	.word	0x08006d0d
 8006d44:	08006d0d 	.word	0x08006d0d
 8006d48:	08006d0d 	.word	0x08006d0d
 8006d4c:	08006d0d 	.word	0x08006d0d
 8006d50:	08006e9f 	.word	0x08006e9f
 8006d54:	08006dc1 	.word	0x08006dc1
 8006d58:	08006e81 	.word	0x08006e81
 8006d5c:	08006d0d 	.word	0x08006d0d
 8006d60:	08006d0d 	.word	0x08006d0d
 8006d64:	08006ec1 	.word	0x08006ec1
 8006d68:	08006d0d 	.word	0x08006d0d
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006d0d 	.word	0x08006d0d
 8006d74:	08006d0d 	.word	0x08006d0d
 8006d78:	08006e89 	.word	0x08006e89
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	1d1a      	adds	r2, r3, #4
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	602a      	str	r2, [r5, #0]
 8006d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e0a4      	b.n	8006eda <_printf_i+0x1f6>
 8006d90:	6820      	ldr	r0, [r4, #0]
 8006d92:	6829      	ldr	r1, [r5, #0]
 8006d94:	0606      	lsls	r6, r0, #24
 8006d96:	f101 0304 	add.w	r3, r1, #4
 8006d9a:	d50a      	bpl.n	8006db2 <_printf_i+0xce>
 8006d9c:	680e      	ldr	r6, [r1, #0]
 8006d9e:	602b      	str	r3, [r5, #0]
 8006da0:	2e00      	cmp	r6, #0
 8006da2:	da03      	bge.n	8006dac <_printf_i+0xc8>
 8006da4:	232d      	movs	r3, #45	; 0x2d
 8006da6:	4276      	negs	r6, r6
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dac:	230a      	movs	r3, #10
 8006dae:	485e      	ldr	r0, [pc, #376]	; (8006f28 <_printf_i+0x244>)
 8006db0:	e019      	b.n	8006de6 <_printf_i+0x102>
 8006db2:	680e      	ldr	r6, [r1, #0]
 8006db4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	bf18      	it	ne
 8006dbc:	b236      	sxthne	r6, r6
 8006dbe:	e7ef      	b.n	8006da0 <_printf_i+0xbc>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	6820      	ldr	r0, [r4, #0]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	6029      	str	r1, [r5, #0]
 8006dc8:	0601      	lsls	r1, r0, #24
 8006dca:	d501      	bpl.n	8006dd0 <_printf_i+0xec>
 8006dcc:	681e      	ldr	r6, [r3, #0]
 8006dce:	e002      	b.n	8006dd6 <_printf_i+0xf2>
 8006dd0:	0646      	lsls	r6, r0, #25
 8006dd2:	d5fb      	bpl.n	8006dcc <_printf_i+0xe8>
 8006dd4:	881e      	ldrh	r6, [r3, #0]
 8006dd6:	2f6f      	cmp	r7, #111	; 0x6f
 8006dd8:	bf0c      	ite	eq
 8006dda:	2308      	moveq	r3, #8
 8006ddc:	230a      	movne	r3, #10
 8006dde:	4852      	ldr	r0, [pc, #328]	; (8006f28 <_printf_i+0x244>)
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006de6:	6865      	ldr	r5, [r4, #4]
 8006de8:	2d00      	cmp	r5, #0
 8006dea:	bfa8      	it	ge
 8006dec:	6821      	ldrge	r1, [r4, #0]
 8006dee:	60a5      	str	r5, [r4, #8]
 8006df0:	bfa4      	itt	ge
 8006df2:	f021 0104 	bicge.w	r1, r1, #4
 8006df6:	6021      	strge	r1, [r4, #0]
 8006df8:	b90e      	cbnz	r6, 8006dfe <_printf_i+0x11a>
 8006dfa:	2d00      	cmp	r5, #0
 8006dfc:	d04d      	beq.n	8006e9a <_printf_i+0x1b6>
 8006dfe:	4615      	mov	r5, r2
 8006e00:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e04:	fb03 6711 	mls	r7, r3, r1, r6
 8006e08:	5dc7      	ldrb	r7, [r0, r7]
 8006e0a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e0e:	4637      	mov	r7, r6
 8006e10:	42bb      	cmp	r3, r7
 8006e12:	460e      	mov	r6, r1
 8006e14:	d9f4      	bls.n	8006e00 <_printf_i+0x11c>
 8006e16:	2b08      	cmp	r3, #8
 8006e18:	d10b      	bne.n	8006e32 <_printf_i+0x14e>
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	07de      	lsls	r6, r3, #31
 8006e1e:	d508      	bpl.n	8006e32 <_printf_i+0x14e>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	6861      	ldr	r1, [r4, #4]
 8006e24:	4299      	cmp	r1, r3
 8006e26:	bfde      	ittt	le
 8006e28:	2330      	movle	r3, #48	; 0x30
 8006e2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e32:	1b52      	subs	r2, r2, r5
 8006e34:	6122      	str	r2, [r4, #16]
 8006e36:	464b      	mov	r3, r9
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	f8cd a000 	str.w	sl, [sp]
 8006e40:	aa03      	add	r2, sp, #12
 8006e42:	f7ff fedf 	bl	8006c04 <_printf_common>
 8006e46:	3001      	adds	r0, #1
 8006e48:	d14c      	bne.n	8006ee4 <_printf_i+0x200>
 8006e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4e:	b004      	add	sp, #16
 8006e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e54:	4834      	ldr	r0, [pc, #208]	; (8006f28 <_printf_i+0x244>)
 8006e56:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e5a:	6829      	ldr	r1, [r5, #0]
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e62:	6029      	str	r1, [r5, #0]
 8006e64:	061d      	lsls	r5, r3, #24
 8006e66:	d514      	bpl.n	8006e92 <_printf_i+0x1ae>
 8006e68:	07df      	lsls	r7, r3, #31
 8006e6a:	bf44      	itt	mi
 8006e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8006e70:	6023      	strmi	r3, [r4, #0]
 8006e72:	b91e      	cbnz	r6, 8006e7c <_printf_i+0x198>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	f023 0320 	bic.w	r3, r3, #32
 8006e7a:	6023      	str	r3, [r4, #0]
 8006e7c:	2310      	movs	r3, #16
 8006e7e:	e7af      	b.n	8006de0 <_printf_i+0xfc>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	f043 0320 	orr.w	r3, r3, #32
 8006e86:	6023      	str	r3, [r4, #0]
 8006e88:	2378      	movs	r3, #120	; 0x78
 8006e8a:	4828      	ldr	r0, [pc, #160]	; (8006f2c <_printf_i+0x248>)
 8006e8c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e90:	e7e3      	b.n	8006e5a <_printf_i+0x176>
 8006e92:	0659      	lsls	r1, r3, #25
 8006e94:	bf48      	it	mi
 8006e96:	b2b6      	uxthmi	r6, r6
 8006e98:	e7e6      	b.n	8006e68 <_printf_i+0x184>
 8006e9a:	4615      	mov	r5, r2
 8006e9c:	e7bb      	b.n	8006e16 <_printf_i+0x132>
 8006e9e:	682b      	ldr	r3, [r5, #0]
 8006ea0:	6826      	ldr	r6, [r4, #0]
 8006ea2:	1d18      	adds	r0, r3, #4
 8006ea4:	6961      	ldr	r1, [r4, #20]
 8006ea6:	6028      	str	r0, [r5, #0]
 8006ea8:	0635      	lsls	r5, r6, #24
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	d501      	bpl.n	8006eb2 <_printf_i+0x1ce>
 8006eae:	6019      	str	r1, [r3, #0]
 8006eb0:	e002      	b.n	8006eb8 <_printf_i+0x1d4>
 8006eb2:	0670      	lsls	r0, r6, #25
 8006eb4:	d5fb      	bpl.n	8006eae <_printf_i+0x1ca>
 8006eb6:	8019      	strh	r1, [r3, #0]
 8006eb8:	2300      	movs	r3, #0
 8006eba:	4615      	mov	r5, r2
 8006ebc:	6123      	str	r3, [r4, #16]
 8006ebe:	e7ba      	b.n	8006e36 <_printf_i+0x152>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	2100      	movs	r1, #0
 8006ec4:	1d1a      	adds	r2, r3, #4
 8006ec6:	602a      	str	r2, [r5, #0]
 8006ec8:	681d      	ldr	r5, [r3, #0]
 8006eca:	6862      	ldr	r2, [r4, #4]
 8006ecc:	4628      	mov	r0, r5
 8006ece:	f000 f921 	bl	8007114 <memchr>
 8006ed2:	b108      	cbz	r0, 8006ed8 <_printf_i+0x1f4>
 8006ed4:	1b40      	subs	r0, r0, r5
 8006ed6:	6060      	str	r0, [r4, #4]
 8006ed8:	6863      	ldr	r3, [r4, #4]
 8006eda:	6123      	str	r3, [r4, #16]
 8006edc:	2300      	movs	r3, #0
 8006ede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ee2:	e7a8      	b.n	8006e36 <_printf_i+0x152>
 8006ee4:	462a      	mov	r2, r5
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	6923      	ldr	r3, [r4, #16]
 8006eec:	47d0      	blx	sl
 8006eee:	3001      	adds	r0, #1
 8006ef0:	d0ab      	beq.n	8006e4a <_printf_i+0x166>
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	079b      	lsls	r3, r3, #30
 8006ef6:	d413      	bmi.n	8006f20 <_printf_i+0x23c>
 8006ef8:	68e0      	ldr	r0, [r4, #12]
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	4298      	cmp	r0, r3
 8006efe:	bfb8      	it	lt
 8006f00:	4618      	movlt	r0, r3
 8006f02:	e7a4      	b.n	8006e4e <_printf_i+0x16a>
 8006f04:	2301      	movs	r3, #1
 8006f06:	4632      	mov	r2, r6
 8006f08:	4649      	mov	r1, r9
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	47d0      	blx	sl
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d09b      	beq.n	8006e4a <_printf_i+0x166>
 8006f12:	3501      	adds	r5, #1
 8006f14:	68e3      	ldr	r3, [r4, #12]
 8006f16:	9903      	ldr	r1, [sp, #12]
 8006f18:	1a5b      	subs	r3, r3, r1
 8006f1a:	42ab      	cmp	r3, r5
 8006f1c:	dcf2      	bgt.n	8006f04 <_printf_i+0x220>
 8006f1e:	e7eb      	b.n	8006ef8 <_printf_i+0x214>
 8006f20:	2500      	movs	r5, #0
 8006f22:	f104 0619 	add.w	r6, r4, #25
 8006f26:	e7f5      	b.n	8006f14 <_printf_i+0x230>
 8006f28:	08007555 	.word	0x08007555
 8006f2c:	08007566 	.word	0x08007566

08006f30 <_putc_r>:
 8006f30:	b570      	push	{r4, r5, r6, lr}
 8006f32:	460d      	mov	r5, r1
 8006f34:	4614      	mov	r4, r2
 8006f36:	4606      	mov	r6, r0
 8006f38:	b118      	cbz	r0, 8006f42 <_putc_r+0x12>
 8006f3a:	6983      	ldr	r3, [r0, #24]
 8006f3c:	b90b      	cbnz	r3, 8006f42 <_putc_r+0x12>
 8006f3e:	f7ff fb27 	bl	8006590 <__sinit>
 8006f42:	4b1c      	ldr	r3, [pc, #112]	; (8006fb4 <_putc_r+0x84>)
 8006f44:	429c      	cmp	r4, r3
 8006f46:	d124      	bne.n	8006f92 <_putc_r+0x62>
 8006f48:	6874      	ldr	r4, [r6, #4]
 8006f4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f4c:	07d8      	lsls	r0, r3, #31
 8006f4e:	d405      	bmi.n	8006f5c <_putc_r+0x2c>
 8006f50:	89a3      	ldrh	r3, [r4, #12]
 8006f52:	0599      	lsls	r1, r3, #22
 8006f54:	d402      	bmi.n	8006f5c <_putc_r+0x2c>
 8006f56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f58:	f7ff fbb8 	bl	80066cc <__retarget_lock_acquire_recursive>
 8006f5c:	68a3      	ldr	r3, [r4, #8]
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	60a3      	str	r3, [r4, #8]
 8006f64:	da05      	bge.n	8006f72 <_putc_r+0x42>
 8006f66:	69a2      	ldr	r2, [r4, #24]
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	db1c      	blt.n	8006fa6 <_putc_r+0x76>
 8006f6c:	b2eb      	uxtb	r3, r5
 8006f6e:	2b0a      	cmp	r3, #10
 8006f70:	d019      	beq.n	8006fa6 <_putc_r+0x76>
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	6022      	str	r2, [r4, #0]
 8006f78:	701d      	strb	r5, [r3, #0]
 8006f7a:	b2ed      	uxtb	r5, r5
 8006f7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f7e:	07da      	lsls	r2, r3, #31
 8006f80:	d405      	bmi.n	8006f8e <_putc_r+0x5e>
 8006f82:	89a3      	ldrh	r3, [r4, #12]
 8006f84:	059b      	lsls	r3, r3, #22
 8006f86:	d402      	bmi.n	8006f8e <_putc_r+0x5e>
 8006f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f8a:	f7ff fba0 	bl	80066ce <__retarget_lock_release_recursive>
 8006f8e:	4628      	mov	r0, r5
 8006f90:	bd70      	pop	{r4, r5, r6, pc}
 8006f92:	4b09      	ldr	r3, [pc, #36]	; (8006fb8 <_putc_r+0x88>)
 8006f94:	429c      	cmp	r4, r3
 8006f96:	d101      	bne.n	8006f9c <_putc_r+0x6c>
 8006f98:	68b4      	ldr	r4, [r6, #8]
 8006f9a:	e7d6      	b.n	8006f4a <_putc_r+0x1a>
 8006f9c:	4b07      	ldr	r3, [pc, #28]	; (8006fbc <_putc_r+0x8c>)
 8006f9e:	429c      	cmp	r4, r3
 8006fa0:	bf08      	it	eq
 8006fa2:	68f4      	ldreq	r4, [r6, #12]
 8006fa4:	e7d1      	b.n	8006f4a <_putc_r+0x1a>
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	4622      	mov	r2, r4
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7ff f91a 	bl	80061e4 <__swbuf_r>
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	e7e3      	b.n	8006f7c <_putc_r+0x4c>
 8006fb4:	08007504 	.word	0x08007504
 8006fb8:	08007524 	.word	0x08007524
 8006fbc:	080074e4 	.word	0x080074e4

08006fc0 <_sbrk_r>:
 8006fc0:	b538      	push	{r3, r4, r5, lr}
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	4d05      	ldr	r5, [pc, #20]	; (8006fdc <_sbrk_r+0x1c>)
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	4608      	mov	r0, r1
 8006fca:	602b      	str	r3, [r5, #0]
 8006fcc:	f7fa fdfa 	bl	8001bc4 <_sbrk>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d102      	bne.n	8006fda <_sbrk_r+0x1a>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	b103      	cbz	r3, 8006fda <_sbrk_r+0x1a>
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	200012a8 	.word	0x200012a8

08006fe0 <__sread>:
 8006fe0:	b510      	push	{r4, lr}
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe8:	f000 f8ae 	bl	8007148 <_read_r>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	bfab      	itete	ge
 8006ff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ff4:	181b      	addge	r3, r3, r0
 8006ff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ffa:	bfac      	ite	ge
 8006ffc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ffe:	81a3      	strhlt	r3, [r4, #12]
 8007000:	bd10      	pop	{r4, pc}

08007002 <__swrite>:
 8007002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007006:	461f      	mov	r7, r3
 8007008:	898b      	ldrh	r3, [r1, #12]
 800700a:	4605      	mov	r5, r0
 800700c:	05db      	lsls	r3, r3, #23
 800700e:	460c      	mov	r4, r1
 8007010:	4616      	mov	r6, r2
 8007012:	d505      	bpl.n	8007020 <__swrite+0x1e>
 8007014:	2302      	movs	r3, #2
 8007016:	2200      	movs	r2, #0
 8007018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800701c:	f000 f868 	bl	80070f0 <_lseek_r>
 8007020:	89a3      	ldrh	r3, [r4, #12]
 8007022:	4632      	mov	r2, r6
 8007024:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007028:	81a3      	strh	r3, [r4, #12]
 800702a:	4628      	mov	r0, r5
 800702c:	463b      	mov	r3, r7
 800702e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007036:	f000 b817 	b.w	8007068 <_write_r>

0800703a <__sseek>:
 800703a:	b510      	push	{r4, lr}
 800703c:	460c      	mov	r4, r1
 800703e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007042:	f000 f855 	bl	80070f0 <_lseek_r>
 8007046:	1c43      	adds	r3, r0, #1
 8007048:	89a3      	ldrh	r3, [r4, #12]
 800704a:	bf15      	itete	ne
 800704c:	6560      	strne	r0, [r4, #84]	; 0x54
 800704e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007056:	81a3      	strheq	r3, [r4, #12]
 8007058:	bf18      	it	ne
 800705a:	81a3      	strhne	r3, [r4, #12]
 800705c:	bd10      	pop	{r4, pc}

0800705e <__sclose>:
 800705e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007062:	f000 b813 	b.w	800708c <_close_r>
	...

08007068 <_write_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	4604      	mov	r4, r0
 800706c:	4608      	mov	r0, r1
 800706e:	4611      	mov	r1, r2
 8007070:	2200      	movs	r2, #0
 8007072:	4d05      	ldr	r5, [pc, #20]	; (8007088 <_write_r+0x20>)
 8007074:	602a      	str	r2, [r5, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	f7fa fd0f 	bl	8001a9a <_write>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	d102      	bne.n	8007086 <_write_r+0x1e>
 8007080:	682b      	ldr	r3, [r5, #0]
 8007082:	b103      	cbz	r3, 8007086 <_write_r+0x1e>
 8007084:	6023      	str	r3, [r4, #0]
 8007086:	bd38      	pop	{r3, r4, r5, pc}
 8007088:	200012a8 	.word	0x200012a8

0800708c <_close_r>:
 800708c:	b538      	push	{r3, r4, r5, lr}
 800708e:	2300      	movs	r3, #0
 8007090:	4d05      	ldr	r5, [pc, #20]	; (80070a8 <_close_r+0x1c>)
 8007092:	4604      	mov	r4, r0
 8007094:	4608      	mov	r0, r1
 8007096:	602b      	str	r3, [r5, #0]
 8007098:	f7fa fd1b 	bl	8001ad2 <_close>
 800709c:	1c43      	adds	r3, r0, #1
 800709e:	d102      	bne.n	80070a6 <_close_r+0x1a>
 80070a0:	682b      	ldr	r3, [r5, #0]
 80070a2:	b103      	cbz	r3, 80070a6 <_close_r+0x1a>
 80070a4:	6023      	str	r3, [r4, #0]
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	200012a8 	.word	0x200012a8

080070ac <_fstat_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	2300      	movs	r3, #0
 80070b0:	4d06      	ldr	r5, [pc, #24]	; (80070cc <_fstat_r+0x20>)
 80070b2:	4604      	mov	r4, r0
 80070b4:	4608      	mov	r0, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	f7fa fd15 	bl	8001ae8 <_fstat>
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	d102      	bne.n	80070c8 <_fstat_r+0x1c>
 80070c2:	682b      	ldr	r3, [r5, #0]
 80070c4:	b103      	cbz	r3, 80070c8 <_fstat_r+0x1c>
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	bd38      	pop	{r3, r4, r5, pc}
 80070ca:	bf00      	nop
 80070cc:	200012a8 	.word	0x200012a8

080070d0 <_isatty_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	2300      	movs	r3, #0
 80070d4:	4d05      	ldr	r5, [pc, #20]	; (80070ec <_isatty_r+0x1c>)
 80070d6:	4604      	mov	r4, r0
 80070d8:	4608      	mov	r0, r1
 80070da:	602b      	str	r3, [r5, #0]
 80070dc:	f7fa fd13 	bl	8001b06 <_isatty>
 80070e0:	1c43      	adds	r3, r0, #1
 80070e2:	d102      	bne.n	80070ea <_isatty_r+0x1a>
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	b103      	cbz	r3, 80070ea <_isatty_r+0x1a>
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	bd38      	pop	{r3, r4, r5, pc}
 80070ec:	200012a8 	.word	0x200012a8

080070f0 <_lseek_r>:
 80070f0:	b538      	push	{r3, r4, r5, lr}
 80070f2:	4604      	mov	r4, r0
 80070f4:	4608      	mov	r0, r1
 80070f6:	4611      	mov	r1, r2
 80070f8:	2200      	movs	r2, #0
 80070fa:	4d05      	ldr	r5, [pc, #20]	; (8007110 <_lseek_r+0x20>)
 80070fc:	602a      	str	r2, [r5, #0]
 80070fe:	461a      	mov	r2, r3
 8007100:	f7fa fd0b 	bl	8001b1a <_lseek>
 8007104:	1c43      	adds	r3, r0, #1
 8007106:	d102      	bne.n	800710e <_lseek_r+0x1e>
 8007108:	682b      	ldr	r3, [r5, #0]
 800710a:	b103      	cbz	r3, 800710e <_lseek_r+0x1e>
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	bd38      	pop	{r3, r4, r5, pc}
 8007110:	200012a8 	.word	0x200012a8

08007114 <memchr>:
 8007114:	4603      	mov	r3, r0
 8007116:	b510      	push	{r4, lr}
 8007118:	b2c9      	uxtb	r1, r1
 800711a:	4402      	add	r2, r0
 800711c:	4293      	cmp	r3, r2
 800711e:	4618      	mov	r0, r3
 8007120:	d101      	bne.n	8007126 <memchr+0x12>
 8007122:	2000      	movs	r0, #0
 8007124:	e003      	b.n	800712e <memchr+0x1a>
 8007126:	7804      	ldrb	r4, [r0, #0]
 8007128:	3301      	adds	r3, #1
 800712a:	428c      	cmp	r4, r1
 800712c:	d1f6      	bne.n	800711c <memchr+0x8>
 800712e:	bd10      	pop	{r4, pc}

08007130 <__malloc_lock>:
 8007130:	4801      	ldr	r0, [pc, #4]	; (8007138 <__malloc_lock+0x8>)
 8007132:	f7ff bacb 	b.w	80066cc <__retarget_lock_acquire_recursive>
 8007136:	bf00      	nop
 8007138:	2000129c 	.word	0x2000129c

0800713c <__malloc_unlock>:
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <__malloc_unlock+0x8>)
 800713e:	f7ff bac6 	b.w	80066ce <__retarget_lock_release_recursive>
 8007142:	bf00      	nop
 8007144:	2000129c 	.word	0x2000129c

08007148 <_read_r>:
 8007148:	b538      	push	{r3, r4, r5, lr}
 800714a:	4604      	mov	r4, r0
 800714c:	4608      	mov	r0, r1
 800714e:	4611      	mov	r1, r2
 8007150:	2200      	movs	r2, #0
 8007152:	4d05      	ldr	r5, [pc, #20]	; (8007168 <_read_r+0x20>)
 8007154:	602a      	str	r2, [r5, #0]
 8007156:	461a      	mov	r2, r3
 8007158:	f7fa fc82 	bl	8001a60 <_read>
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	d102      	bne.n	8007166 <_read_r+0x1e>
 8007160:	682b      	ldr	r3, [r5, #0]
 8007162:	b103      	cbz	r3, 8007166 <_read_r+0x1e>
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	bd38      	pop	{r3, r4, r5, pc}
 8007168:	200012a8 	.word	0x200012a8

0800716c <_init>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	bf00      	nop
 8007170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007172:	bc08      	pop	{r3}
 8007174:	469e      	mov	lr, r3
 8007176:	4770      	bx	lr

08007178 <_fini>:
 8007178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717a:	bf00      	nop
 800717c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800717e:	bc08      	pop	{r3}
 8007180:	469e      	mov	lr, r3
 8007182:	4770      	bx	lr
