/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:39 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_OL_CTL_1_H__
#define BCHP_HEVD_OL_CTL_1_H__

/***************************************************************************
 *HEVD_OL_CTL_1
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_CPU_ID                0x00114004 /* [RO] CPU ID Regsiter */
#define BCHP_HEVD_OL_CTL_1_ENDIAN                0x00114008 /* [RO] Stream Endian Control Register */
#define BCHP_HEVD_OL_CTL_1_BVN_INT               0x0011400c /* [RO] BVN Interrupt Register */
#define BCHP_HEVD_OL_CTL_1_OL_CLK_GATE           0x00114010 /* [RW] Clock Gate Register */
#define BCHP_HEVD_OL_CTL_1_TIMER_REG             0x00114014 /* [XRW] Timer */
#define BCHP_HEVD_OL_CTL_1_SOFTSHUTDOWN_CTRL     0x00114018 /* [RW] Soft Shutdown */
#define BCHP_HEVD_OL_CTL_1_SHIM_DEBUG_CTL        0x0011401c /* [RW] Shim Debug Control */
#define BCHP_HEVD_OL_CTL_1_SHIM_DEBUG_READ       0x00114020 /* [RO] Shim Debug Read */
#define BCHP_HEVD_OL_CTL_1_RM2_ARB_TIMEOUT       0x00114024 /* [RW] RM2 ARBITER TIMEOUT Register */
#define BCHP_HEVD_OL_CTL_1_RM2_ARB_TIMEOUT_SEEN  0x00114028 /* [XRW] RM2 Timeout detected */
#define BCHP_HEVD_OL_CTL_1_OTP_CTL_REG           0x00114034 /* [RO] OTP Control Bits */
#define BCHP_HEVD_OL_CTL_1_SHIM_ERROR_REG        0x00114038 /* [RO] SCB Shim error register */
#define BCHP_HEVD_OL_CTL_1_SOFTSHUTDOWN_STATUS   0x0011403c /* [RO] Soft Shutdown Status */
#define BCHP_HEVD_OL_CTL_1_CLIENT_INIT_CONFIG    0x00114040 /* [RW] Client Init Config */

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_BASE                     0x00114100
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_START                    0
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_END                      15
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
/* HEVD_OL_CTL_1 :: STC_REGi :: STC [31:00] */
#define BCHP_HEVD_OL_CTL_1_STC_REGi_STC_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_1_STC_REGi_STC_SHIFT                      0


/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_BASE                       0x00115000
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_START                      0
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_END                        127
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
/* HEVD_OL_CTL_1 :: ENTRYi :: ENTRY [31:00] */
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ENTRY_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ENTRY_SHIFT                      0


#endif /* #ifndef BCHP_HEVD_OL_CTL_1_H__ */

/* End of File */
