#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 13 21:47:32 2024
# Process ID: 5672
# Current directory: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6640 E:\vivado files\I_CHIP_2024\ICHIP-PS1 overall processing element\ICHIP-PS1.xpr
# Log file: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcsg324-1
Top: adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 933.809 ; gain = 47.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:170]
INFO: [Synth 8-6157] synthesizing module 'adder1' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:24]
INFO: [Synth 8-6157] synthesizing module 'rightshifted' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:134]
INFO: [Synth 8-6155] done synthesizing module 'rightshifted' (1#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:134]
INFO: [Synth 8-6157] synthesizing module 'priorityencoder' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:76]
INFO: [Synth 8-6155] done synthesizing module 'priorityencoder' (2#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:76]
INFO: [Synth 8-6155] done synthesizing module 'adder1' (3#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:24]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:115]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (4#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:115]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v:170]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 973.258 ; gain = 87.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 973.258 ; gain = 87.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 973.258 ; gain = 87.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1262.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.031 ; gain = 468.891
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.031 ; gain = 468.891
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 21:56:00 2024...
