Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 11 19:34:23 2023
| Host         : bhanuprakash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipelined_array_8X8_timing_summary_routed.rpt -pb pipelined_array_8X8_timing_summary_routed.pb -rpx pipelined_array_8X8_timing_summary_routed.rpx -warn_on_violation
| Design       : pipelined_array_8X8
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.271        0.000                      0                   16        0.317        0.000                      0                   16        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.271        0.000                      0                   16        0.317        0.000                      0                   16        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 1.930ns (19.941%)  route 7.749ns (80.059%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.596    10.797    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  P[15]_i_23/O
                         net (fo=5, routed)           0.792    11.713    AM/C4_5
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  P[15]_i_19/O
                         net (fo=7, routed)           0.620    12.457    AM/C5_5
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.150    12.607 r  P[15]_i_12/O
                         net (fo=2, routed)           0.658    13.266    AM/C5_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.332    13.598 r  P[15]_i_4/O
                         net (fo=2, routed)           0.594    14.192    AM/C5_7
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.316 r  P[14]_i_1/O
                         net (fo=1, routed)           0.000    14.316    AM/S7_7
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.271    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/C
                         clock pessimism              0.322    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    14.587    P_reg[14]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 1.930ns (19.964%)  route 7.738ns (80.036%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.596    10.797    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  P[15]_i_23/O
                         net (fo=5, routed)           0.792    11.713    AM/C4_5
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  P[15]_i_19/O
                         net (fo=7, routed)           0.620    12.457    AM/C5_5
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.150    12.607 r  P[15]_i_12/O
                         net (fo=2, routed)           0.658    13.266    AM/C5_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.332    13.598 r  P[15]_i_4/O
                         net (fo=2, routed)           0.583    14.180    AM/C5_7
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124    14.304 r  P[15]_i_1/O
                         net (fo=1, routed)           0.000    14.304    AM/C7_7
    SLICE_X4Y18          FDCE                                         r  P_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.271    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[15]/C
                         clock pessimism              0.322    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.031    14.589    P_reg[15]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 1.950ns (20.427%)  route 7.596ns (79.573%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.596    10.797    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  P[15]_i_23/O
                         net (fo=5, routed)           0.792    11.713    AM/C4_5
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  P[15]_i_19/O
                         net (fo=7, routed)           0.355    12.193    AM/C5_5
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    12.317 r  P[11]_i_7/O
                         net (fo=1, routed)           0.646    12.963    AM/genblk14[4].F/S0__0
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.150    13.113 r  P[11]_i_4/O
                         net (fo=1, routed)           0.718    13.831    AM/genblk15[3].F/S0__0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.352    14.183 r  P[11]_i_1/O
                         net (fo=1, routed)           0.000    14.183    AM/S7_4
    SLICE_X1Y19          FDCE                                         r  P_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[11]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.075    14.648    P_reg[11]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 1.930ns (20.229%)  route 7.611ns (79.771%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.596    10.797    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  P[15]_i_23/O
                         net (fo=5, routed)           0.792    11.713    AM/C4_5
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  P[15]_i_19/O
                         net (fo=7, routed)           0.620    12.457    AM/C5_5
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.150    12.607 r  P[15]_i_12/O
                         net (fo=2, routed)           0.521    13.128    AM/C5_6
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.332    13.460 r  P[13]_i_4/O
                         net (fo=1, routed)           0.593    14.054    AM/S6_7
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.178 r  P[13]_i_1/O
                         net (fo=1, routed)           0.000    14.178    AM/S7_6
    SLICE_X2Y18          FDCE                                         r  P_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.273    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  P_reg[13]/C
                         clock pessimism              0.336    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.077    14.651    P_reg[13]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 1.696ns (18.142%)  route 7.652ns (81.858%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.596    10.797    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  P[15]_i_23/O
                         net (fo=5, routed)           0.792    11.713    AM/C4_5
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  P[15]_i_19/O
                         net (fo=7, routed)           0.620    12.457    AM/C5_5
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124    12.581 r  P[15]_i_9/O
                         net (fo=2, routed)           0.589    13.170    AM/S5_6
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124    13.294 r  P[13]_i_3/O
                         net (fo=2, routed)           0.567    13.861    AM/S6_6
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.124    13.985 r  P[12]_i_1/O
                         net (fo=1, routed)           0.000    13.985    AM/S7_5
    SLICE_X1Y18          FDCE                                         r  P_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.273    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  P_reg[12]/C
                         clock pessimism              0.336    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.029    14.603    P_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.800ns (20.129%)  route 7.142ns (79.871%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.691    10.893    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.017 r  P[9]_i_5/O
                         net (fo=5, routed)           0.492    11.508    AM/S4_5
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    11.632 r  P[9]_i_2/O
                         net (fo=2, routed)           0.663    12.295    AM/genblk14[2].F/S0__0
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.148    12.443 r  P[11]_i_2/O
                         net (fo=3, routed)           0.808    13.251    AM/C7_2
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.328    13.579 r  P[10]_i_1/O
                         net (fo=1, routed)           0.000    13.579    AM/S7_3
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.029    14.602    P_reg[10]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 1.448ns (18.607%)  route 6.334ns (81.393%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.691    10.893    AM/C4_3
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.017 r  P[9]_i_5/O
                         net (fo=5, routed)           0.492    11.508    AM/S4_5
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    11.632 r  P[9]_i_2/O
                         net (fo=2, routed)           0.663    12.295    AM/genblk14[2].F/S0__0
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.124    12.419 r  P[9]_i_1/O
                         net (fo=1, routed)           0.000    12.419    AM/S7_2
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.077    14.650    P_reg[9]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.448ns (19.917%)  route 5.822ns (80.083%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.791    10.078    AM/S3_4
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  P[9]_i_15/O
                         net (fo=3, routed)           0.454    10.656    AM/C4_3
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  P[9]_i_7/O
                         net (fo=2, routed)           0.584    11.364    AM/genblk13[2].F/S0__0
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.124    11.488 r  P[8]_i_4/O
                         net (fo=1, routed)           0.295    11.783    AM/S6_2
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.124    11.907 r  P[8]_i_1/O
                         net (fo=1, routed)           0.000    11.907    AM/S7_1
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.029    14.602    P_reg[8]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.324ns (18.583%)  route 5.801ns (81.417%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.824     9.162    AM/C3_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.286 r  P[8]_i_8/O
                         net (fo=4, routed)           0.336     9.622    AM/S3_4
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     9.746 r  P[8]_i_5/O
                         net (fo=6, routed)           0.746    10.492    AM/S4_3
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.124    10.616 r  P[8]_i_2/O
                         net (fo=2, routed)           0.643    11.259    AM/genblk14[0].F/S0__0
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.383 r  P[7]_i_1/O
                         net (fo=1, routed)           0.379    11.762    AM/S7_0
    SLICE_X3Y20          FDCE                                         r  P_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  P_reg[7]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)       -0.067    14.506    P_reg[7]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.200ns (20.165%)  route 4.751ns (79.835%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  A_r_reg[4]/Q
                         net (fo=26, routed)          0.986     6.079    A_r[4]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  P[6]_i_14/O
                         net (fo=2, routed)           0.857     7.060    AM/genblk9[3].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     7.184 r  P[6]_i_12/O
                         net (fo=2, routed)           1.031     8.214    AM/genblk10[2].F/S0__0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.338 r  P[6]_i_6/O
                         net (fo=4, routed)           0.486     8.824    AM/C3_2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.948 r  P[6]_i_4/O
                         net (fo=2, routed)           0.455     9.403    AM/genblk12[1].F/S0__0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.527 r  P[6]_i_2/O
                         net (fo=2, routed)           0.417     9.944    AM/S5_1
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.068 r  P[6]_i_1/O
                         net (fo=1, routed)           0.519    10.588    AM/S6_0
    SLICE_X0Y20          FDCE                                         r  P_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[6]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)       -0.081    14.492    P_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  3.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 B_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.141%)  route 0.235ns (55.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.418    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  B_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  B_r_reg[3]/Q
                         net (fo=23, routed)          0.235     1.794    B_r[3]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  P[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    AM/S3_0
    SLICE_X0Y16          FDCE                                         r  P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.932    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  P_reg[3]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091     1.522    P_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.472%)  route 0.310ns (62.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  A_r_reg[0]/Q
                         net (fo=20, routed)          0.310     1.868    A_r[0]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  P[4]_i_1/O
                         net (fo=1, routed)           0.000     1.913    AM/S4_0
    SLICE_X0Y17          FDCE                                         r  P_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  P_reg[4]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.521    P_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.337%)  route 0.389ns (67.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  A_r_reg[0]/Q
                         net (fo=20, routed)          0.389     1.947    A_r[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.992 r  P[2]_i_1/O
                         net (fo=1, routed)           0.000     1.992    AM/S2_0
    SLICE_X0Y19          FDCE                                         r  P_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.929    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  P_reg[2]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.092     1.520    P_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 A_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.231ns (34.177%)  route 0.445ns (65.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  A_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.557 f  A_r_reg[7]/Q
                         net (fo=19, routed)          0.294     1.851    A_r[7]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.896 r  P[15]_i_2/O
                         net (fo=2, routed)           0.151     2.047    P[15]_i_2_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  P[14]_i_1/O
                         net (fo=1, routed)           0.000     2.092    AM/S7_7
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.928    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.091     1.518    P_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.183ns (25.437%)  route 0.536ns (74.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  A_r_reg[3]/Q
                         net (fo=30, routed)          0.536     2.094    A_r[3]
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.042     2.136 r  P[11]_i_1/O
                         net (fo=1, routed)           0.000     2.136    AM/S7_4
    SLICE_X1Y19          FDCE                                         r  P_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.929    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[11]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.107     1.535    P_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 B_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.303%)  route 0.521ns (73.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  B_r_reg[7]/Q
                         net (fo=18, routed)          0.521     2.078    B_r[7]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.045     2.123 r  P[12]_i_1/O
                         net (fo=1, routed)           0.000     2.123    AM/S7_5
    SLICE_X1Y18          FDCE                                         r  P_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.930    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  P_reg[12]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091     1.520    P_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 B_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.047%)  route 0.490ns (67.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  B_r_reg[6]/Q
                         net (fo=20, routed)          0.382     1.939    B_r[6]
    SLICE_X1Y19          LUT5 (Prop_lut5_I3_O)        0.045     1.984 r  P[8]_i_4/O
                         net (fo=1, routed)           0.107     2.092    AM/S6_2
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     2.137 r  P[8]_i_1/O
                         net (fo=1, routed)           0.000     2.137    AM/S7_1
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.928    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.091     1.518    P_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.746%)  route 0.536ns (74.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  A_r_reg[3]/Q
                         net (fo=30, routed)          0.536     2.094    A_r[3]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.045     2.139 r  P[10]_i_1/O
                         net (fo=1, routed)           0.000     2.139    AM/S7_3
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.929    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091     1.519    P_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 B_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.391%)  route 0.577ns (75.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  B_r_reg[7]/Q
                         net (fo=18, routed)          0.577     2.133    B_r[7]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.178 r  P[9]_i_1/O
                         net (fo=1, routed)           0.000     2.178    AM/S7_2
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.929    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120     1.548    P_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 A_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.209ns (26.099%)  route 0.592ns (73.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  A_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.582 r  A_r_reg[6]/Q
                         net (fo=29, routed)          0.592     2.174    A_r[6]
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.045     2.219 r  P[13]_i_1/O
                         net (fo=1, routed)           0.000     2.219    AM/S7_6
    SLICE_X2Y18          FDCE                                         r  P_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.930    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  P_reg[13]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.549    P_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    A_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    A_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    A_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    A_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    A_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    A_r_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    A_r_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    A_r_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    B_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    A_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    A_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    A_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    A_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    A_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    A_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    A_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    A_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    A_r_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 3.190ns (60.334%)  route 2.097ns (39.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     4.632    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.051 r  P_reg[11]/Q
                         net (fo=1, routed)           2.097     7.148    P_OBUF[11]
    R19                  OBUF (Prop_obuf_I_O)         2.771     9.920 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.920    P[11]
    R19                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 3.113ns (59.748%)  route 2.098ns (40.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.627     4.633    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  P_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.151 r  P_reg[13]/Q
                         net (fo=1, routed)           2.098     7.248    P_OBUF[13]
    N19                  OBUF (Prop_obuf_I_O)         2.595     9.844 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.844    P[13]
    N19                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 3.068ns (58.896%)  route 2.141ns (41.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     4.630    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.086 r  P_reg[15]/Q
                         net (fo=1, routed)           2.141     7.227    P_OBUF[15]
    K18                  OBUF (Prop_obuf_I_O)         2.612     9.839 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.839    P[15]
    K18                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.174ns  (logic 3.044ns (58.842%)  route 2.129ns (41.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     4.630    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.086 r  P_reg[14]/Q
                         net (fo=1, routed)           2.129     7.215    P_OBUF[14]
    N18                  OBUF (Prop_obuf_I_O)         2.588     9.804 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.804    P[14]
    N18                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 3.046ns (59.361%)  route 2.085ns (40.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.627     4.633    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  P_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.089 r  P_reg[12]/Q
                         net (fo=1, routed)           2.085     7.174    P_OBUF[12]
    P19                  OBUF (Prop_obuf_I_O)         2.590     9.763 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.763    P[12]
    P19                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.142ns (62.295%)  route 1.902ns (37.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     4.632    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.150 r  P_reg[9]/Q
                         net (fo=1, routed)           1.902     7.052    P_OBUF[9]
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.675 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.675    P[9]
    L17                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.086ns (61.589%)  route 1.925ns (38.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     4.631    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.456     5.087 r  P_reg[8]/Q
                         net (fo=1, routed)           1.925     7.011    P_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.641 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.641    P[8]
    K17                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 3.068ns (61.797%)  route 1.897ns (38.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     4.632    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     5.088 r  P_reg[10]/Q
                         net (fo=1, routed)           1.897     6.985    P_OBUF[10]
    M19                  OBUF (Prop_obuf_I_O)         2.612     9.596 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.596    P[10]
    M19                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.872ns  (logic 3.046ns (62.510%)  route 1.827ns (37.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     4.631    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.087 r  P_reg[6]/Q
                         net (fo=1, routed)           1.827     6.914    P_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.590     9.503 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.503    P[6]
    P17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 3.055ns (62.897%)  route 1.802ns (37.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     4.636    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  P_reg[0]/Q
                         net (fo=1, routed)           1.802     6.894    P_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.493 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.493    P[0]
    W19                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 1.260ns (81.491%)  route 0.286ns (18.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.415    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  P_reg[1]/Q
                         net (fo=1, routed)           0.286     1.842    P_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.961 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.961    P[1]
    W18                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.590ns  (logic 1.244ns (78.204%)  route 0.347ns (21.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  P_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  P_reg[7]/Q
                         net (fo=1, routed)           0.347     1.900    P_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.003 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.003    P[7]
    N17                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 1.252ns (77.868%)  route 0.356ns (22.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  P_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  P_reg[4]/Q
                         net (fo=1, routed)           0.356     1.913    P_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.023 r  P_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.023    P[4]
    R18                                                               r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.265ns (78.495%)  route 0.347ns (21.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  P_reg[5]/Q
                         net (fo=1, routed)           0.347     1.900    P_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.024 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.024    P[5]
    P18                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 1.252ns (77.875%)  route 0.356ns (22.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  P_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  P_reg[3]/Q
                         net (fo=1, routed)           0.356     1.914    P_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.111     3.025 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.025    P[3]
    U19                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 1.260ns (78.095%)  route 0.353ns (21.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  P_reg[2]/Q
                         net (fo=1, routed)           0.353     1.908    P_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.027 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.027    P[2]
    V19                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.257ns (76.875%)  route 0.378ns (23.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  P_reg[0]/Q
                         net (fo=1, routed)           0.378     1.936    P_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.052 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.052    P[0]
    W19                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 1.248ns (76.022%)  route 0.394ns (23.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  P_reg[6]/Q
                         net (fo=1, routed)           0.394     1.947    P_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.054 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.054    P[6]
    P17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.270ns (73.638%)  route 0.455ns (26.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  P_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  P_reg[10]/Q
                         net (fo=1, routed)           0.455     2.009    P_OBUF[10]
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.138 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.138    P[10]
    M19                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.305ns (74.883%)  route 0.438ns (25.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  P_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  P_reg[9]/Q
                         net (fo=1, routed)           0.438     2.015    P_OBUF[9]
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.156 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.156    P[9]
    L17                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 0.936ns (29.777%)  route 2.208ns (70.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.208     3.144    rst_IBUF
    SLICE_X0Y20          FDCE                                         f  P_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 0.936ns (29.777%)  route 2.208ns (70.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.208     3.144    rst_IBUF
    SLICE_X0Y20          FDCE                                         f  P_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.272    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  P_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.139ns  (logic 0.936ns (29.819%)  route 2.203ns (70.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.203     3.139    rst_IBUF
    SLICE_X1Y20          FDCE                                         f  P_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.272    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  P_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.613%)  route 1.934ns (67.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X3Y16          FDCE                                         f  A_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512     4.276    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  A_r_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.613%)  route 1.934ns (67.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X3Y16          FDCE                                         f  B_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512     4.276    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  B_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.613%)  route 1.934ns (67.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X2Y16          FDCE                                         f  B_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512     4.276    clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  B_r_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.613%)  route 1.934ns (67.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X3Y16          FDCE                                         f  P_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512     4.276    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  P_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.617%)  route 1.934ns (67.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X4Y18          FDCE                                         f  P_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.271    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.936ns (32.617%)  route 1.934ns (67.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.934     2.870    rst_IBUF
    SLICE_X4Y18          FDCE                                         f  P_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.271    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  P_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            P_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 0.936ns (33.026%)  route 1.898ns (66.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.898     2.835    rst_IBUF
    SLICE_X3Y20          FDCE                                         f  P_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.272    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  P_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            B_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.168ns (29.940%)  route 0.393ns (70.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  B_IBUF[7]_inst/O
                         net (fo=1, routed)           0.393     0.561    B_IBUF[7]
    SLICE_X0Y17          FDCE                                         r  B_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[7]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            B_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.163ns (27.945%)  route 0.419ns (72.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.419     0.582    B_IBUF[1]
    SLICE_X2Y16          FDCE                                         r  B_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.932    clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  B_r_reg[1]/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            B_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.156ns (26.474%)  route 0.432ns (73.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[5]_inst/O
                         net (fo=1, routed)           0.432     0.587    B_IBUF[5]
    SLICE_X0Y17          FDCE                                         r  B_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[5]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            B_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.167ns (27.878%)  route 0.432ns (72.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.432     0.599    B_IBUF[3]
    SLICE_X0Y15          FDCE                                         r  B_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.933    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  B_r_reg[3]/C

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            B_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.167ns (27.655%)  route 0.436ns (72.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[6]_inst/O
                         net (fo=1, routed)           0.436     0.602    B_IBUF[6]
    SLICE_X0Y17          FDCE                                         r  B_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  B_r_reg[6]/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            A_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.065%)  route 0.442ns (72.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           0.442     0.606    A_IBUF[5]
    SLICE_X3Y16          FDCE                                         r  A_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.932    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  A_r_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_r_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.165ns (27.151%)  route 0.443ns (72.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.443     0.609    rst_IBUF
    SLICE_X0Y15          FDCE                                         f  B_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.933    clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  B_r_reg[3]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            A_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.174ns (28.232%)  route 0.442ns (71.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           0.442     0.615    A_IBUF[4]
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.933    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  A_r_reg[4]/C

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            A_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.173ns (27.488%)  route 0.456ns (72.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           0.456     0.629    A_IBUF[6]
    SLICE_X2Y15          FDCE                                         r  A_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.933    clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  A_r_reg[6]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            B_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.178ns (27.264%)  route 0.474ns (72.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.474     0.652    B_IBUF[2]
    SLICE_X1Y16          FDCE                                         r  B_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.932    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  B_r_reg[2]/C





