==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BoostingTree/BoostingTree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 184.578 ; gain = 93.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 184.578 ; gain = 93.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 184.578 ; gain = 93.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 209.195 ; gain = 118.387
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.is_leaf'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.feature_index.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.value'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.left_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.right_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.is_leaf'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.feature_index.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.value'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.left_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.right_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'features' (BoostingTree/BoostingTree.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:12 . Memory (MB): peak = 259.941 ; gain = 169.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Tree_Tranversal1' (BoostingTree/BoostingTree.cpp:32:49) in function 'predict_ensemble' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Tree_Tranversal2' (BoostingTree/BoostingTree.cpp:49:49) in function 'predict_ensemble' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:13 . Memory (MB): peak = 272.789 ; gain = 181.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_ensemble' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_ensemble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TREE_DEPTH1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('mux' operation ('node.is_leaf', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:37)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'predict_ensemble' (Loop: LOOP_TREE_DEPTH1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fcmp' operation ('tmp_12', BoostingTree/BoostingTree.cpp:44) and 'load' operation ('LBoostTree1_is_leaf_5', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:37) on array 'LBoostTree1_is_leaf_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TREE_DEPTH2'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('mux' operation ('node.is_leaf', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:54)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'predict_ensemble' (Loop: LOOP_TREE_DEPTH2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fcmp' operation ('tmp_15', BoostingTree/BoostingTree.cpp:61) and 'load' operation ('LBoostTree2_is_leaf_5', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:54) on array 'LBoostTree2_is_leaf_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.5781ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'predict_ensemble' consists of the following:
	'fcmp' operation ('tmp_12', BoostingTree/BoostingTree.cpp:44) [190]  (4.2 ns)
	'and' operation ('and_ln44_1', BoostingTree/BoostingTree.cpp:44) [191]  (0.8 ns)
	'select' operation ('select_ln44', BoostingTree/BoostingTree.cpp:44) [192]  (0.448 ns)
	'phi' operation ('curren_0', BoostingTree/BoostingTree.cpp:44) with incoming values : ('select_ln44', BoostingTree/BoostingTree.cpp:44) [102]  (0 ns)
	'add' operation ('add_ln321', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:37) [113]  (1.36 ns)
	'getelementptr' operation ('LBoostTree1_feature_4', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:37) [115]  (0 ns)
	'load' operation ('LBoostTree1_feature_8', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:37) on array 'LBoostTree1_feature_3' [140]  (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.462 seconds; current allocated memory: 208.941 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 210.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_ensemble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/feature_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/prediction_sbp_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/prediction_dbp_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_ensemble' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_s' to 'predict_ensemble_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_1' to 'predict_ensemble_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_2' to 'predict_ensemble_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_3' to 'predict_ensemble_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_3' to 'predict_ensemble_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_2' to 'predict_ensemble_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_1' to 'predict_ensemble_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_s' to 'predict_ensemble_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_0' to 'predict_ensemble_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_1' to 'predict_ensemble_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_2' to 'predict_ensemble_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_3' to 'predict_ensemble_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_3' to 'predict_ensemble_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_2' to 'predict_ensemble_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_1' to 'predict_ensemble_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi' to 'predict_ensemble_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_3' to 'predict_ensemble_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_2' to 'predict_ensemble_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_1' to 'predict_ensemble_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch' to 'predict_ensemble_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_s' to 'predict_ensemble_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_1' to 'predict_ensemble_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_2' to 'predict_ensemble_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_3' to 'predict_ensemble_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_3' to 'predict_ensemble_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_2' to 'predict_ensemble_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_1' to 'predict_ensemble_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_s' to 'predict_ensemble_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_0' to 'predict_ensemble_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_1' to 'predict_ensemble_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_2' to 'predict_ensemble_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_3' to 'predict_ensemble_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_3' to 'predict_ensemble_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_2' to 'predict_ensemble_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_1' to 'predict_ensemble_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi' to 'predict_ensemble_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_3' to 'predict_ensemble_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_2' to 'predict_ensemble_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_1' to 'predict_ensemble_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch' to 'predict_ensemble_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_fadd_32ns_32ns_32_4_full_dsp_1' to 'predict_ensemble_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_fcmp_32ns_32ns_1_2_1' to 'predict_ensemble_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_3_1_1' to 'predict_ensemble_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_32_1_1' to 'predict_ensemble_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_1_1_1' to 'predict_ensemble_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_8_1_1' to 'predict_ensemble_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_42_32_1_1' to 'predict_ensemble_VhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Rg6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Shg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Thq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_VhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_ensemble'.
INFO: [HLS 200-111]  Elapsed time: 1.408 seconds; current allocated memory: 212.625 MB.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_fYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_pcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_qcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_OgC_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:23 . Memory (MB): peak = 290.457 ; gain = 199.648
INFO: [VHDL 208-304] Generating VHDL RTL for predict_ensemble.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_ensemble.
INFO: [HLS 200-112] Total elapsed time: 83.096 seconds; peak allocated memory: 212.625 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'BoostingTree/BoostingTree.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 184.453 ; gain = 93.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 184.453 ; gain = 93.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 184.453 ; gain = 93.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 208.625 ; gain = 117.508
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.is_leaf'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.feature_index.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.value'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.left_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree1.right_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.is_leaf'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.feature_index.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.value'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.left_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'LBoostTree2.right_child.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'features' (BoostingTree/BoostingTree.cpp:21) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 259.934 ; gain = 168.816
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Tree_Tranversal' (BoostingTree/BoostingTree.cpp:32:48) in function 'predict_ensemble' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Tree_Tranversal2' (BoostingTree/BoostingTree.cpp:51:49) in function 'predict_ensemble' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 272.691 ; gain = 181.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict_ensemble' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_ensemble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TREE_DEPTH'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('mux' operation ('node1.is_leaf', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'predict_ensemble' (Loop: LOOP_TREE_DEPTH): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fcmp' operation ('tmp_12', BoostingTree/BoostingTree.cpp:46) and 'load' operation ('LBoostTree1_is_leaf_5', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:38) on array 'LBoostTree1_is_leaf_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TREE_DEPTH2'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('mux' operation ('node.is_leaf', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:56)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'predict_ensemble' (Loop: LOOP_TREE_DEPTH2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fcmp' operation ('tmp_15', BoostingTree/BoostingTree.cpp:63) and 'load' operation ('LBoostTree2_is_leaf_5', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:56) on array 'LBoostTree2_is_leaf_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.5781ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'predict_ensemble' consists of the following:
	'fcmp' operation ('tmp_12', BoostingTree/BoostingTree.cpp:46) [190]  (4.2 ns)
	'and' operation ('and_ln46_1', BoostingTree/BoostingTree.cpp:46) [191]  (0.8 ns)
	'select' operation ('select_ln46', BoostingTree/BoostingTree.cpp:46) [192]  (0.448 ns)
	'phi' operation ('current_addr1_0', BoostingTree/BoostingTree.cpp:46) with incoming values : ('select_ln46', BoostingTree/BoostingTree.cpp:46) [102]  (0 ns)
	'add' operation ('add_ln321', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:38) [113]  (1.36 ns)
	'getelementptr' operation ('LBoostTree1_feature_4', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:38) [115]  (0 ns)
	'load' operation ('LBoostTree1_feature_8', BoostingTree/Tree_Param.hpp:6->BoostingTree/BoostingTree.cpp:38) on array 'LBoostTree1_feature_3' [140]  (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.504 seconds; current allocated memory: 208.922 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 210.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_ensemble' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/feature_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/prediction_sbp_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_ensemble/prediction_dbp_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_ensemble' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_s' to 'predict_ensemble_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_1' to 'predict_ensemble_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_2' to 'predict_ensemble_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_is_leaf_3' to 'predict_ensemble_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_3' to 'predict_ensemble_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_2' to 'predict_ensemble_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_1' to 'predict_ensemble_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_feature_s' to 'predict_ensemble_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_0' to 'predict_ensemble_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_1' to 'predict_ensemble_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_2' to 'predict_ensemble_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_value_3' to 'predict_ensemble_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_3' to 'predict_ensemble_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_2' to 'predict_ensemble_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi_1' to 'predict_ensemble_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_left_chi' to 'predict_ensemble_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_3' to 'predict_ensemble_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_2' to 'predict_ensemble_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch_1' to 'predict_ensemble_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree1_right_ch' to 'predict_ensemble_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_s' to 'predict_ensemble_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_1' to 'predict_ensemble_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_2' to 'predict_ensemble_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_is_leaf_3' to 'predict_ensemble_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_3' to 'predict_ensemble_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_2' to 'predict_ensemble_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_1' to 'predict_ensemble_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_feature_s' to 'predict_ensemble_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_0' to 'predict_ensemble_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_1' to 'predict_ensemble_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_2' to 'predict_ensemble_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_value_3' to 'predict_ensemble_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_3' to 'predict_ensemble_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_2' to 'predict_ensemble_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi_1' to 'predict_ensemble_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_left_chi' to 'predict_ensemble_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_3' to 'predict_ensemble_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_2' to 'predict_ensemble_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch_1' to 'predict_ensemble_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_LBoostTree2_right_ch' to 'predict_ensemble_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_fadd_32ns_32ns_32_4_full_dsp_1' to 'predict_ensemble_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_fcmp_32ns_32ns_1_2_1' to 'predict_ensemble_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_3_1_1' to 'predict_ensemble_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_32_1_1' to 'predict_ensemble_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_1_1_1' to 'predict_ensemble_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_432_8_1_1' to 'predict_ensemble_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_ensemble_mux_42_32_1_1' to 'predict_ensemble_VhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Rg6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Shg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_Thq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_ensemble_VhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_ensemble'.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 212.635 MB.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_fYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_ocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_pcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_qcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_DeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'predict_ensemble_OgC_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:14 . Memory (MB): peak = 289.113 ; gain = 197.996
INFO: [VHDL 208-304] Generating VHDL RTL for predict_ensemble.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_ensemble.
INFO: [HLS 200-112] Total elapsed time: 74.063 seconds; peak allocated memory: 212.635 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
