---
# Wait a 8 clk cycles for AES to go into IDLE state
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Intilize shadowed CTRL register
- {opcode: write, addr: 0x70, data: 0x221}
- {opcode: write, addr: 0x70, data: 0x221}

# Write to key registers
- {opcode: write, addr: 0x00, data: 0xDEADBEEF}
- {opcode: write, addr: 0x04, data: 0xDEADBEEF}
- {opcode: write, addr: 0x08, data: 0xDEADBEEF}
- {opcode: write, addr: 0x0C, data: 0xDEADBEEF}
- {opcode: write, addr: 0x10, data: 0xDEADBEEF}
- {opcode: write, addr: 0x14, data: 0xDEADBEEF}
- {opcode: write, addr: 0x18, data: 0xDEADBEEF}
- {opcode: write, addr: 0x1C, data: 0xDEADBEEF}
- {opcode: write, addr: 0x20, data: 0x00000000}
- {opcode: write, addr: 0x24, data: 0x00000000}
- {opcode: write, addr: 0x28, data: 0x00000000}
- {opcode: write, addr: 0x2C, data: 0x00000000}
- {opcode: write, addr: 0x30, data: 0x00000000}
- {opcode: write, addr: 0x34, data: 0x00000000}
- {opcode: write, addr: 0x38, data: 0x00000000}
- {opcode: write, addr: 0x3C, data: 0x00000000}

# Write to IV registers
- {opcode: write, addr: 0x40, data: 0x00000000}
- {opcode: write, addr: 0x44, data: 0x00000000}
- {opcode: write, addr: 0x48, data: 0x00000000}
- {opcode: write, addr: 0x4C, data: 0x00000000}

# Write to input data registers
- {opcode: write, addr: 0x50, data: 0x7edb2d4e}
- {opcode: write, addr: 0x54, data: 0x3023efd3}
- {opcode: write, addr: 0x58, data: 0xce522b2c}
- {opcode: write, addr: 0x5C, data: 0xdc678f90}

# Wait for 1 clk cycle before loading new data
- {opcode: wait, addr: 0, data: 0}

# Write to input data registers
- {opcode: write, addr: 0x50, data: 0x7edb2d4e}
- {opcode: write, addr: 0x54, data: 0x3023efd3}
- {opcode: write, addr: 0x58, data: 0x8e9c8b1f}
- {opcode: write, addr: 0x5C, data: 0x2e2a9131}

# Wait before reading result
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Read from output data registers
- {opcode: read, addr: 0x60, data: 0x0}
- {opcode: read, addr: 0x64, data: 0x0}
- {opcode: read, addr: 0x68, data: 0x0}
- {opcode: read, addr: 0x6C, data: 0x0}

# Read from output data registers
- {opcode: read, addr: 0x60, data: 0x0}
- {opcode: read, addr: 0x64, data: 0x0}
- {opcode: read, addr: 0x68, data: 0x0}
- {opcode: read, addr: 0x6C, data: 0x0}
...

