Warning: Clock network timing may not be up-to-date since only 66.666664 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 19:28:21 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (956.88,187.94)              1.08
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (DFFRQX1MTR)   0.0726       0.9250    0.3274     1.0774 r    (960.89,188.01)                       1.08
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0028              0.9250    0.0000     1.0774 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/U49/AN (NAND2BX1MTR)   0.0000   0.0726   0.0000   0.9250    0.0001 *   1.0775 r    (965.10,192.76)                       1.08
  khu_sensor_top/ads1292_controller/spi_master/U49/Y (NAND2BX1MTR)          0.0671               0.9250    0.0831     1.1607 r    (965.76,192.76)                       1.08
  khu_sensor_top/ads1292_controller/spi_master/n130 (net)     1   0.0029                         0.9250    0.0000     1.1607 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.1607 r (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0029          0.9250    0.0000     1.1607 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0671   0.0000   0.9250   0.0000 *   1.1607 r (968.91,187.83) u so  1.08
  data arrival time                                                                                                   1.1607                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (TLATNTSCAX2MTR)            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0297     0.9547                                            
  data required time                                                                                                  0.9547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9547                                            
  data arrival time                                                                                                  -1.1607                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2060                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1169.88,507.94)       i              1.08
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (DFFRQX1MTR)    0.2425               0.9250    0.4160     1.1660 r    (1173.89,508.01)                      1.08
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     8   0.0142                       0.9250    0.0000     1.1660 r    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U88/B0 (OAI2B1X1MTR)     0.0000    0.2425    0.0000     0.9250    0.0003 *   1.1663 r    (1179.14,511.23)                      1.08
  khu_sensor_top/uart_controller/uart_rx/U88/Y (OAI2B1X1MTR)                0.1055               0.9250    0.1009     1.2672 f    (1179.06,511.29)                      1.08
  khu_sensor_top/uart_controller/uart_rx/n88 (net)     1   0.0020                                0.9250    0.0000     1.2672 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.2672 f (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0020              0.9250    0.0000     1.2672 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1055   0.0000   0.9250   0.0001 *   1.2673 f (1168.51,500.19) u so  1.08
  data arrival time                                                                                                   1.2673                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0788     1.0038                                            
  data required time                                                                                                  1.0038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0038                                            
  data arrival time                                                                                                  -1.2673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2635                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (DFFSQX2MTR)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1075.89,565.52)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/Q (DFFSQX2MTR)             0.1403               0.9250    0.3976     1.1476 f    (1073.32,565.57)                      1.08
  khu_sensor_top/sensor_core/r_mpr_pstate[4] (net)     8   0.0141                                0.9250    0.0000     1.1476 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U156/A (NAND2X1MTR)                  0.0000    0.1403    0.0000     0.9250    0.0004 *   1.1480 f    (1076.70,555.95)                      1.08
  khu_sensor_top/sensor_core/U156/Y (NAND2X1MTR)                            0.1211               0.9250    0.1067     1.2547 r    (1076.78,556.06)                      1.08
  khu_sensor_top/sensor_core/n461 (net)         1       0.0056                                   0.9250    0.0000     1.2547 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_22)   0.9250   0.0000   1.2547 r (netlink)                           
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/EN (net)   0.0056                  0.9250    0.0000     1.2547 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1211   0.0000   0.9250   0.0001 *   1.2547 r (1081.11,565.43) u so  1.08
  data arrival time                                                                                                   1.2547                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/latch/CK (TLATNTSCAX2MTR)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0237     0.9487                                            
  data required time                                                                                                  0.9487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9487                                            
  data arrival time                                                                                                  -1.2547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3061                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_1_/CK (DFFRQX1MTR)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (878.48,450.34)                       1.08
  khu_sensor_top/ads1292_filter/r_pstate_reg_1_/Q (DFFRQX1MTR)              0.2498               0.9250    0.4196     1.1696 r    (882.49,450.41)                       1.08
  khu_sensor_top/ads1292_filter/r_pstate[1] (net)     8   0.0147                                 0.9250    0.0000     1.1696 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U38/A1 (OAI21X1MTR)               0.0000    0.2498    0.0000     0.9250    0.0005 *   1.1701 r    (861.08,445.62)                       1.08
  khu_sensor_top/ads1292_filter/U38/Y (OAI21X1MTR)                          0.1201               0.9250    0.1500     1.3201 f    (861.75,445.59)                       1.08
  khu_sensor_top/ads1292_filter/n83 (net)       1       0.0026                                   0.9250    0.0000     1.3201 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.3201 f (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0026             0.9250    0.0000     1.3201 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1201   0.0000   0.9250   0.0000 *   1.3202 f (862.31,453.43) u so  1.08
  data arrival time                                                                                                   1.3202                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (TLATNTSCAX2MTR)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0764     1.0014                                            
  data required time                                                                                                  1.0014                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0014                                            
  data arrival time                                                                                                  -1.3202                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3188                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1210.48,346.48)       i              1.08
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (DFFRQX1MTR)    0.3026               0.9250    0.4455     1.1955 r    (1214.49,346.41)                      1.08
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)     9   0.0181                       0.9250    0.0000     1.1955 r    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U111/B (NAND2X1MTR)      0.0000    0.3026    0.0000     0.9250    0.0011 *   1.1966 r    (1202.66,370.29)                      1.08
  khu_sensor_top/uart_controller/uart_tx/U111/Y (NAND2X1MTR)                0.1070               0.9250    0.1373     1.3339 f    (1202.98,370.46)                      1.08
  khu_sensor_top/uart_controller/uart_tx/n135 (net)     1   0.0024                               0.9250    0.0000     1.3339 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.3339 f (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0024              0.9250    0.0000     1.3339 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1070   0.0000   0.9250   0.0000 *   1.3339 f (1205.11,362.59) u so  1.08
  data arrival time                                                                                                   1.3339                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0786     1.0036                                            
  data required time                                                                                                  1.0036                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0036                                            
  data arrival time                                                                                                  -1.3339                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3303                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (733.97,1087.12)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (DFFQX1MTR)   0.3784             0.9250    0.4821     1.2321 r    (736.84,1087.27)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)    10   0.0230                   0.9250    0.0000     1.2321 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U886/A (NOR2X4MTR)   0.0000   0.3784   0.0000   0.9250    0.0003 *   1.2324 r    (733.55,1095.31)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U886/Y (NOR2X4MTR)         0.1308               0.9250    0.1689     1.4013 f    (733.37,1095.30)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N450 (net)    12   0.0242                       0.9250    0.0000     1.4013 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1)   0.9250   0.0000   1.4013 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/EN (net)   0.0242              0.9250    0.0000     1.4013 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1308   0.0000   0.9250   0.0012 *   1.4025 f (713.31,1098.59) u so  1.08
  data arrival time                                                                                                   1.4025                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_s_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0746     0.9996                                            
  data required time                                                                                                  0.9996                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9996                                            
  data arrival time                                                                                                  -1.4025                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4028                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (865.24,336.90)                       1.08
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/Q (DFFQX1MTR)    0.4649               0.9250    0.5239     1.2739 r    (862.38,336.75)                       1.08
  khu_sensor_top/ads1292_filter/converter_f2i/state[1] (net)    15   0.0286                      0.9250    0.0000     1.2739 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U273/B (NOR3X2MTR)   0.0000   0.4649    0.0000     0.9250    0.0013 *   1.2752 r    (878.49,330.33)                       1.08
  khu_sensor_top/ads1292_filter/converter_f2i/U273/Y (NOR3X2MTR)            0.1236               0.9250    0.1292     1.4044 f    (878.27,330.61)                       1.08
  khu_sensor_top/ads1292_filter/converter_f2i/n104 (net)     3   0.0049                          0.9250    0.0000     1.4044 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_2)   0.9250   0.0000   1.4044 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0049               0.9250    0.0000     1.4044 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.1236   0.0000   0.9250   0.0003 *   1.4046 f (913.51,327.39) u so  1.08
  data arrival time                                                                                                   1.4046                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (TLATNTSCAX2MTR)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0758     1.0008                                            
  data required time                                                                                                  1.0008                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0008                                            
  data arrival time                                                                                                  -1.4046                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4038                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1125.43,832.91)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/QN (DFFTRX1MTR)   0.4344            0.9250    0.4753     1.2253 r    (1128.15,832.86)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n110 (net)    13   0.0266                        0.9250    0.0000     1.2253 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U206/A0 (OAI2B1X1MTR)   0.0000   0.4344   0.0000   0.9250   0.0021 *   1.2275 r   (1176.24,828.03)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U206/Y (OAI2B1X1MTR)        0.1042               0.9250    0.1848     1.4123 f    (1175.86,828.09)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1116 (net)     1   0.0033                       0.9250    0.0000     1.4123 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_10)   0.9250   0.0000   1.4123 f (netlink)                      
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/EN (net)   0.0033               0.9250    0.0000     1.4123 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1042   0.0000   0.9250   0.0002 *   1.4125 f (1206.91,826.59) u so  1.08
  data arrival time                                                                                                   1.4125                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/latch/CK (TLATNTSCAX2MTR)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0790     1.0040                                            
  data required time                                                                                                  1.0040                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0040                                            
  data arrival time                                                                                                  -1.4125                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4084                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_pstate_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1095.48,191.14)                      1.08
  khu_sensor_top/ads1292_controller/r_pstate_reg_1_/Q (DFFRQX1MTR)          0.4622               0.9250    0.5222     1.2722 r    (1099.49,191.21)                      1.08
  khu_sensor_top/ads1292_controller/r_pstate[1] (net)    12   0.0283                             0.9250    0.0000     1.2722 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_controller/U44/A (NAND2X1MTR)            0.0000    0.4622    0.0000     0.9250    0.0009 *   1.2731 r    (1090.52,196.07)                      1.08
  khu_sensor_top/ads1292_controller/U44/Y (NAND2X1MTR)                      0.1302               0.9250    0.1547     1.4278 f    (1090.44,195.96)                      1.08
  khu_sensor_top/ads1292_controller/n540 (net)     1    0.0023                                   0.9250    0.0000     1.4278 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_8)   0.9250   0.0000   1.4278 f (netlink)                   
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (net)   0.0023                0.9250    0.0000     1.4278 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1302   0.0000   0.9250   0.0001 *   1.4278 f (1087.11,186.59) u so  1.08
  data arrival time                                                                                                   1.4278                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/CK (TLATNTSCAX2MTR)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0747     0.9997                                            
  data required time                                                                                                  0.9997                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9997                                            
  data arrival time                                                                                                  -1.4278                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4281                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (461.24,920.72)                    1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (DFFQX1MTR)   0.3726             0.9250    0.4793     1.2293 r    (458.38,920.87)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)    10   0.0226                   0.9250    0.0000     1.2293 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U889/A (NOR2X4MTR)   0.0000   0.3726   0.0000   0.9250    0.0014 *   1.2307 r    (470.15,948.11)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U889/Y (NOR2X4MTR)         0.1622               0.9250    0.1955     1.4262 f    (469.97,948.10)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N450 (net)    12   0.0320                       0.9250    0.0000     1.4262 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1)   0.9250   0.0000   1.4262 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/EN (net)   0.0320              0.9250    0.0000     1.4262 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1622   0.0000   0.9250   0.0001 *   1.4263 f (451.31,951.39) u so  1.08
  data arrival time                                                                                                   1.4263                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0695     0.9945                                            
  data required time                                                                                                  0.9945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9945                                            
  data arrival time                                                                                                  -1.4263                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4319                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (932.79,685.71)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/QN (DFFTRX1MTR)    0.4294               0.9250    0.4729     1.2229 r    (930.07,685.66)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/n110 (net)    13   0.0263                            0.9250    0.0000     1.2229 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U207/A0 (OAI2B1X1MTR)   0.0000   0.4294   0.0000     0.9250    0.0022 *   1.2251 r    (958.38,706.43)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/U207/Y (OAI2B1X1MTR)            0.1293               0.9250    0.2098     1.4349 f    (958.76,706.49)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1116 (net)     1   0.0045                           0.9250    0.0000     1.4349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_10)   0.9250   0.0000   1.4349 f (netlink)                          
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/EN (net)   0.0045                   0.9250    0.0000     1.4349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1293   0.0000   0.9250   0.0002 *   1.4351 f (984.31,701.79) u so    1.08
  data arrival time                                                                                                   1.4351                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0749     0.9999                                            
  data required time                                                                                                  0.9999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9999                                            
  data arrival time                                                                                                  -1.4351                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4352                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1136.63,983.31)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/QN (DFFTRX1MTR)   0.4172            0.9250    0.4670     1.2170 r    (1139.35,983.27)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n110 (net)    13   0.0255                        0.9250    0.0000     1.2170 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U205/A0 (OAI2B1X1MTR)   0.0000   0.4172   0.0000   0.9250   0.0023 *   1.2193 r   (1188.44,989.59)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U205/Y (OAI2B1X1MTR)        0.1389               0.9250    0.2181     1.4373 f    (1188.06,989.53)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1116 (net)     1   0.0049                       0.9250    0.0000     1.4373 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_10)   0.9250   0.0000   1.4373 f (netlink)                      
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/EN (net)   0.0049               0.9250    0.0000     1.4373 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1389   0.0000   0.9250   0.0001 *   1.4375 f (1208.11,991.03) u so  1.08
  data arrival time                                                                                                   1.4375                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/latch/CK (TLATNTSCAX2MTR)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0733     0.9983                                            
  data required time                                                                                                  0.9983                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9983                                            
  data arrival time                                                                                                  -1.4375                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4392                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1010.48,215.28)                     1.08
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (DFFRQX1MTR)   0.3031               0.9250    0.4457     1.1957 r    (1014.49,215.21)                      1.08
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     4   0.0181                      0.9250    0.0000     1.1957 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.1957 r    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0181                          0.9250    0.0000     1.1957 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/U5/B (AND4X1MTR)              0.0000    0.3031    0.0000     0.9250    0.0021 *   1.1978 r    (1107.51,216.81)                      1.08
  khu_sensor_top/ads1292_controller/U5/Y (AND4X1MTR)                        0.0840               0.9250    0.2012     1.3990 r    (1106.53,216.83)                      1.08
  khu_sensor_top/ads1292_controller/n449 (net)     1    0.0028                                   0.9250    0.0000     1.3990 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.3990 r (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0028      0.9250    0.0000     1.3990 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.0840   0.0000   0.9250   0.0009 *   1.3999 r (1022.11,221.79) u so  1.08
  data arrival time                                                                                                   1.3999                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (TLATNTSCAX2MTR)        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0278     0.9528                                            
  data required time                                                                                                  0.9528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9528                                            
  data arrival time                                                                                                  -1.3999                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4471                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (630.03,269.71)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/QN (DFFTRX1MTR)    0.4725               0.9250    0.4937     1.2437 r    (632.75,269.67)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/n114 (net)    13   0.0291                            0.9250    0.0000     1.2437 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U203/A0 (OAI2B1X1MTR)   0.0000   0.4725   0.0000     0.9250    0.0007 *   1.2444 r    (610.45,259.99)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/U203/Y (OAI2B1X1MTR)            0.1210               0.9250    0.2062     1.4506 f    (610.06,259.93)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1119 (net)     1   0.0040                           0.9250    0.0000     1.4506 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_10)   0.9250   0.0000   1.4506 f (netlink)                          
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/EN (net)   0.0040                   0.9250    0.0000     1.4506 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1210   0.0000   0.9250   0.0006 *   1.4512 f (551.91,245.43) u so    1.08
  data arrival time                                                                                                   1.4512                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/latch/CK (TLATNTSCAX2MTR)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0763     1.0013                                            
  data required time                                                                                                  1.0013                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0013                                            
  data arrival time                                                                                                  -1.4512                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4499                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1010.48,215.28)                     1.08
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (DFFRQX1MTR)   0.3113               0.9250    0.4964     1.2464 f    (1014.49,215.21)                      1.08
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     4   0.0180                      0.9250    0.0000     1.2464 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2464 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0180                          0.9250    0.0000     1.2464 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/U4/B (NAND2X1MTR)             0.0000    0.3113    0.0000     0.9250    0.0015 *   1.2478 f    (1071.96,215.34)                      1.08
  khu_sensor_top/ads1292_controller/U4/Y (NAND2X1MTR)                       0.1164               0.9250    0.1220     1.3699 r    (1071.64,215.16)                      1.08
  khu_sensor_top/ads1292_controller/n70 (net)     2     0.0031                                   0.9250    0.0000     1.3699 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U263/A (INVX1MTR)             0.0000    0.1164    0.0000     0.9250    0.0001 *   1.3699 r    (1065.27,208.93)                      1.08
  khu_sensor_top/ads1292_controller/U263/Y (INVX1MTR)                       0.1063               0.9250    0.0906     1.4605 f    (1065.48,208.90)                      1.08
  khu_sensor_top/ads1292_controller/n69 (net)     2     0.0046                                   0.9250    0.0000     1.4605 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_1)   0.9250   0.0000   1.4605 f (netlink)                 
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (net)   0.0046              0.9250    0.0000     1.4605 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.1063   0.0000   0.9250   0.0000 *   1.4605 f (1065.51,207.03) u so  1.08
  data arrival time                                                                                                   1.4605                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK (TLATNTSCAX2MTR)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0787     1.0037                                            
  data required time                                                                                                  1.0037                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0037                                            
  data arrival time                                                                                                  -1.4605                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4569                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1000.97,464.90)                      1.08
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (DFFQX1MTR)     0.3739               0.9250    0.4800     1.2300 r    (1003.84,464.75)                      1.08
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     9   0.0227                       0.9250    0.0000     1.2300 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U328/A1N (AOI2BB1X1MTR)   0.0000   0.3739   0.0000   0.9250   0.0010 *   1.2310 r   (988.93,477.62)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/U328/Y (AOI2BB1X1MTR)         0.0786               0.9250    0.1525     1.3834 r    (989.57,477.74)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n33 (net)     1   0.0012                           0.9250    0.0000     1.3834 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U372/A (NAND2X1MTR)   0.0000   0.0786   0.0000     0.9250    0.0000 *   1.3835 r    (989.71,474.47)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/U372/Y (NAND2X1MTR)           0.0978               0.9250    0.0804     1.4638 f    (989.78,474.36)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n76 (net)     1   0.0020                           0.9250    0.0000     1.4638 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.4638 f (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0020                 0.9250    0.0000     1.4638 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.0978   0.0000   0.9250   0.0001 *   1.4639 f (992.11,463.03) u so  1.08
  data arrival time                                                                                                   1.4639                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (TLATNTSCAX2MTR)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0801     1.0051                                            
  data required time                                                                                                  1.0051                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0051                                            
  data arrival time                                                                                                  -1.4639                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4588                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1176.34,413.68)       i              1.08
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/Q (DFFRQX1MTR)    0.2206               0.9250    0.4492     1.1992 f    (1172.33,413.61)                      1.08
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY (net)     2   0.0123                       0.9250    0.0000     1.1992 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY (uart_controller)                          0.9250    0.0000     1.1992 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx_ready (net)             0.0123                                   0.9250    0.0000     1.1992 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/i_UART_DATA_TX_READY (sensor_core)                                  0.9250    0.0000     1.1992 f    (netlink)                             
  khu_sensor_top/sensor_core/i_UART_DATA_TX_READY (net)   0.0123                                 0.9250    0.0000     1.1992 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U474/B (NAND2X1MTR)                  0.0000    0.2206    0.0000     0.9250    0.0003 *   1.1995 f    (1151.16,424.68)                      1.08
  khu_sensor_top/sensor_core/U474/Y (NAND2X1MTR)                            0.1346               0.9250    0.1382     1.3376 r    (1150.84,424.86)                      1.08
  khu_sensor_top/sensor_core/n50 (net)          2       0.0062                                   0.9250    0.0000     1.3376 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U146/B0 (AOI31X1MTR)                 0.0000    0.1346    0.0000     0.9250    0.0004 *   1.3380 r    (1106.11,423.21)                      1.08
  khu_sensor_top/sensor_core/U146/Y (AOI31X1MTR)                            0.1526               0.9250    0.1236     1.4616 f    (1106.16,423.30)                      1.08
  khu_sensor_top/sensor_core/n2 (net)           3       0.0078                                   0.9250    0.0000     1.4616 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_0)   0.9250   0.0000   1.4616 f   (netlink)                             
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/EN (net)   0.0078                     0.9250    0.0000     1.4616 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.1526   0.0000   0.9250   0.0003 *   1.4619 f (1111.91,439.39) u so     1.08
  data arrival time                                                                                                   1.4619                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/latch/CK (TLATNTSCAX2MTR)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0710     0.9960                                            
  data required time                                                                                                  0.9960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9960                                            
  data arrival time                                                                                                  -1.4619                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4659                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (498.45,644.10)                      1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (DFFQX1MTR)   0.4653               0.9250    0.5241     1.2741 r    (495.58,643.95)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)    10   0.0286                     0.9250    0.0000     1.2741 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U885/A (NOR2X4MTR)   0.0000   0.4653   0.0000     0.9250    0.0030 *   1.2771 r    (501.15,677.51)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U885/Y (NOR2X4MTR)           0.1403               0.9250    0.1908     1.4679 f    (500.97,677.52)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N450 (net)    12   0.0265                         0.9250    0.0000     1.4679 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1)   0.9250   0.0000   1.4679 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/EN (net)   0.0265                0.9250    0.0000     1.4679 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/latch/E (TLATNTSCAX2MTR)   0.0000   0.1403   0.0000   0.9250   0.0066 *   1.4745 f (497.51,794.59) u so  1.08
  data arrival time                                                                                                   1.4745                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/latch/CK (TLATNTSCAX2MTR)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0731     0.9981                                            
  data required time                                                                                                  0.9981                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9981                                            
  data arrival time                                                                                                  -1.4745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4765                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_1_/CK (DFFRQX1MTR)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (878.48,450.34)                       1.08
  khu_sensor_top/ads1292_filter/r_pstate_reg_1_/Q (DFFRQX1MTR)              0.2498               0.9250    0.4196     1.1696 r    (882.49,450.41)                       1.08
  khu_sensor_top/ads1292_filter/r_pstate[1] (net)     8   0.0147                                 0.9250    0.0000     1.1696 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U246/A (NOR2X1MTR)                0.0000    0.2498    0.0000     0.9250    0.0000 *   1.1696 r    (882.91,452.02)                       1.08
  khu_sensor_top/ads1292_filter/U246/Y (NOR2X1MTR)                          0.1374               0.9250    0.1184     1.2880 f    (882.99,452.11)                       1.08
  khu_sensor_top/ads1292_filter/n43 (net)       2       0.0042                                   0.9250    0.0000     1.2880 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/U245/A (NAND2X1MTR)               0.0000    0.1374    0.0000     0.9250    0.0002 *   1.2882 f    (896.32,429.67)                       1.08
  khu_sensor_top/ads1292_filter/U245/Y (NAND2X1MTR)                         0.1614               0.9250    0.1266     1.4148 r    (896.24,429.56)                       1.08
  khu_sensor_top/ads1292_filter/n44 (net)       2       0.0081                                   0.9250    0.0000     1.4148 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/U231/A (INVX1MTR)                 0.0000    0.1614    0.0000     0.9250    0.0013 *   1.4161 r    (905.47,341.48)                       1.08
  khu_sensor_top/ads1292_filter/U231/Y (INVX1MTR)                           0.0788               0.9250    0.0703     1.4863 f    (905.68,341.52)                       1.08
  khu_sensor_top/ads1292_filter/N188 (net)      1       0.0018                                   0.9250    0.0000     1.4863 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_4)   0.9250   0.0000   1.4863 f (netlink)                      
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/EN (net)   0.0018               0.9250    0.0000     1.4863 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.0788   0.0000   0.9250   0.0002 *   1.4865 f (915.31,315.83) u so  1.08
  data arrival time                                                                                                   1.4865                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/latch/CK (TLATNTSCAX2MTR)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0832     1.0082                                            
  data required time                                                                                                  1.0082                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0082                                            
  data arrival time                                                                                                  -1.4865                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4783                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (994.58,503.30)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/Q (DFFQX1MTR)    0.6705               0.9250    0.6231     1.3731 r    (997.45,503.15)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/state[1] (net)    20   0.0418                      0.9250    0.0000     1.3731 r    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U231/A (NOR3X1MTR)   0.0000   0.6705    0.0000     0.9250    0.0013 *   1.3744 r    (975.42,508.23)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/U231/Y (NOR3X1MTR)            0.1490               0.9250    0.1191     1.4935 f    (975.47,507.82)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n55 (net)     1   0.0015                           0.9250    0.0000     1.4935 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_0)   0.9250   0.0000   1.4935 f (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (net)   0.0015                 0.9250    0.0000     1.4935 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/E (TLATNTSCAX2MTR)   0.0000   0.1490   0.0000   0.9250   0.0001 *   1.4936 f (960.31,506.59) u so  1.08
  data arrival time                                                                                                   1.4936                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/CK (TLATNTSCAX2MTR)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0716     0.9966                                            
  data required time                                                                                                  0.9966                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9966                                            
  data arrival time                                                                                                  -1.4936                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4969                                            


  Startpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRQX1MTR)     0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1089.48,587.94)       so             1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (DFFRQX1MTR)                0.7000               0.9250    0.2983     1.0483 r    (1093.49,588.01)       so i           1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net)    85   0.0000                                   0.9250    0.0000     1.0483 r    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/U3/A (INVX1MTR)                     0.0000    0.7000    0.0000     0.9250    0.0000     1.0483 r    (1084.67,586.53)       d i            1.08
  khu_sensor_top/divider_by_2/U3/Y (INVX1MTR)                               0.7000               0.9250    0.0000     1.0483 f    (1084.88,586.49)       d i            1.08
  khu_sensor_top/divider_by_2/N1 (net)          1       0.0000                                   0.9250    0.0000     1.0483 f    [0.00,0.00]            d i            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/D (DFFRQX1MTR)      0.0000    0.7000    0.0000     0.9250    0.0000 *   1.0483 f    (1088.53,588.10)       so i           1.08
  data arrival time                                                                                                   1.0483                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRQX1MTR)                                              0.0000     0.9050 r                                          
  library hold time                                                                                        0.1644     1.0694                                            
  data required time                                                                                                  1.0694                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0694                                            
  data arrival time                                                                                                  -1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0211                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (DFFSX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1190.73,1108.09)                    1.08
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (DFFSX1MTR)   0.1226               0.9250    0.4138     1.1638 f    (1193.69,1108.05)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg (net)     2   0.0064                     0.9250    0.0000     1.1638 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (DFFRQX1MTR)   0.0000   0.1226   0.0000   0.9250   0.0000 *   1.1638 f (1205.09,1107.92)             1.08
  data arrival time                                                                                                   1.1638                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (DFFRQX1MTR)                           0.0000     0.9050 r                                          
  library hold time                                                                                        0.2210     1.1260                                            
  data required time                                                                                                  1.1260                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1260                                            
  data arrival time                                                                                                  -1.1638                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0378                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (630.03,269.71)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/Q (DFFTRX1MTR)     0.0460               0.9250    0.3377     1.0877 f    (633.29,269.64)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[3] (net)     1   0.0013                        0.9250    0.0000     1.0877 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U167/B (NAND2X1MTR)   0.0000    0.0460    0.0000     0.9250    0.0001 *   1.0878 f    (629.56,260.14)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/U167/Y (NAND2X1MTR)             0.0425               0.9250    0.0381     1.1259 r    (629.24,259.96)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/n141 (net)     1   0.0012                            0.9250    0.0000     1.1259 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U166/B0 (OAI211X1MTR)   0.0000   0.0425   0.0000     0.9250    0.0000 *   1.1259 r    (628.68,260.02)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/U166/Y (OAI211X1MTR)            0.1272               0.9250    0.0890     1.2149 f    (628.70,259.87)                       1.08
  khu_sensor_top/ads1292_filter/iir_hpf/add/n678 (net)     1   0.0020                            0.9250    0.0000     1.2149 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/D (DFFTRX1MTR)   0.0000   0.1272   0.0000   0.9250   0.0000 *   1.2149 f (629.15,269.69)                       1.08
  data arrival time                                                                                                   1.2149                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/CK (DFFTRX1MTR)                                   0.0000     0.9050 r                                          
  library hold time                                                                                        0.1910     1.0960                                            
  data required time                                                                                                  1.0960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0960                                            
  data arrival time                                                                                                  -1.2149                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1190                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1136.63,983.31)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/Q (DFFTRX1MTR)   0.0473             0.9250    0.3387     1.0887 f    (1139.89,983.24)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[3] (net)     1   0.0014                    0.9250    0.0000     1.0887 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U164/B (NAND2X1MTR)   0.0000   0.0473   0.0000   0.9250    0.0000 *   1.0887 f    (1141.16,976.93)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U164/Y (NAND2X1MTR)         0.0627               0.9250    0.0499     1.1386 r    (1140.84,976.76)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n137 (net)     1   0.0026                        0.9250    0.0000     1.1386 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U163/B0 (OAI211X1MTR)   0.0000   0.0627   0.0000   0.9250   0.0000 *   1.1386 r   (1138.74,975.20)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U163/Y (OAI211X1MTR)        0.1051               0.9250    0.0818     1.2205 f    (1138.72,975.35)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n678 (net)     1   0.0013                        0.9250    0.0000     1.2205 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/D (DFFTRX1MTR)   0.0000   0.1051   0.0000   0.9250   0.0000 *   1.2205 f (1135.75,983.29)                  1.08
  data arrival time                                                                                                   1.2205                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_3_/CK (DFFTRX1MTR)                               0.0000     0.9050 r                                          
  library hold time                                                                                        0.1953     1.1003                                            
  data required time                                                                                                  1.1003                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1003                                            
  data arrival time                                                                                                  -1.2205                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1202                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (951.45,501.52)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/Q (DFFQX1MTR)         0.1123               0.9250    0.3614     1.1114 f    (948.58,501.67)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n391 (net)     2   0.0036                          0.9250    0.0000     1.1114 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U11/A (INVX1MTR)    0.0000    0.1123    0.0000     0.9250    0.0001 *   1.1115 f    (954.07,506.54)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/U11/Y (INVX1MTR)              0.0569               0.9250    0.0519     1.1634 r    (954.28,506.49)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n56 (net)     1   0.0011                           0.9250    0.0000     1.1634 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U10/B1 (OAI2BB2X1MTR)   0.0000   0.0569   0.0000   0.9250    0.0001 *   1.1635 r    (964.05,501.51)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/U10/Y (OAI2BB2X1MTR)          0.1020               0.9250    0.1083     1.2718 f    (963.43,501.68)                       1.08
  khu_sensor_top/ads1292_filter/converter_i2f/n392 (net)     1   0.0032                          0.9250    0.0000     1.2718 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/D (DFFQX1MTR)   0.0000   0.1020   0.0000   0.9250    0.0000 *   1.2718 f    (952.89,501.48)                       1.08
  data arrival time                                                                                                   1.2718                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/CK (DFFQX1MTR)                                       0.0000     0.9050 r                                          
  library hold time                                                                                        0.2268     1.1318                                            
  data required time                                                                                                  1.1318                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1318                                            
  data arrival time                                                                                                  -1.2718                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1400                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1131.44,692.10)       1.08
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/Q (DFFQX1MTR)   0.0954   0.9250   0.3461    1.0961 f    (1128.57,691.95)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/n352 (net)     1   0.0023                          0.9250    0.0000     1.0961 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U17/A (INVX1MTR)    0.0000    0.0954    0.0000     0.9250    0.0001 *   1.0961 f    (1134.67,696.68)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/U17/Y (INVX1MTR)              0.0806               0.9250    0.0708     1.1669 r    (1134.88,696.72)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/n89 (net)     2   0.0034                           0.9250    0.0000     1.1669 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U11/B1 (OAI2B2X1MTR)   0.0000   0.0806   0.0000    0.9250    0.0001 *   1.1670 r    (1136.86,696.74)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/U11/Y (OAI2B2X1MTR)           0.1210               0.9250    0.1110     1.2780 f    (1137.49,696.94)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/n353 (net)     1   0.0038                          0.9250    0.0000     1.2780 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/D (DFFQX1MTR)   0.0000   0.1210   0.0000   0.9250   0.0000 *   1.2780 f (1132.89,692.14)      1.08
  data arrival time                                                                                                   1.2780                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/i2c_master/mode_write_multiple_reg_reg/CK (DFFQX1MTR)                   0.0000     0.9050 r                                          
  library hold time                                                                                        0.2232     1.1282                                            
  data required time                                                                                                  1.1282                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1282                                            
  data arrival time                                                                                                  -1.2780                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1498                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (932.79,685.71)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/Q (DFFTRX1MTR)     0.0601               0.9250    0.3480     1.0980 f    (929.53,685.64)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[3] (net)     1   0.0024                        0.9250    0.0000     1.0980 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U166/B (NAND2X1MTR)   0.0000    0.0601    0.0000     0.9250    0.0000 *   1.0980 f    (929.86,695.34)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/U166/Y (NAND2X1MTR)             0.0464               0.9250    0.0426     1.1406 r    (930.18,695.16)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/n137 (net)     1   0.0011                            0.9250    0.0000     1.1406 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U165/B0 (OAI211X1MTR)   0.0000   0.0464   0.0000     0.9250    0.0000 *   1.1406 r    (928.54,695.22)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/U165/Y (OAI211X1MTR)            0.1649               0.9250    0.1101     1.2507 f    (928.52,695.07)                       1.08
  khu_sensor_top/ads1292_filter/iir_lpf/add/n678 (net)     1   0.0031                            0.9250    0.0000     1.2507 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/D (DFFTRX1MTR)   0.0000   0.1649   0.0000   0.9250   0.0001 *   1.2508 f (933.67,685.69)                       1.08
  data arrival time                                                                                                   1.2508                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/CK (DFFTRX1MTR)                                   0.0000     0.9050 r                                          
  library hold time                                                                                        0.1836     1.0886                                            
  data required time                                                                                                  1.0886                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0886                                            
  data arrival time                                                                                                  -1.2508                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1621                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1143.54,266.48)                      1.08
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/Q (DFFRQX1MTR)          0.1199               0.9250    0.3951     1.1451 f    (1139.53,266.41)                      1.08
  khu_sensor_top/ads1292_controller/r_rreg_mode (net)     3   0.0058                             0.9250    0.0000     1.1451 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U11/A0 (AO2B2X1MTR)           0.0000    0.1199    0.0000     0.9250    0.0000 *   1.1452 f    (1143.94,274.42)                      1.08
  khu_sensor_top/ads1292_controller/U11/Y (AO2B2X1MTR)                      0.0649               0.9250    0.1570     1.3022 f    (1145.29,274.52)                      1.08
  khu_sensor_top/ads1292_controller/n454 (net)     1    0.0014                                   0.9250    0.0000     1.3022 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/D (DFFRQX1MTR)   0.0000   0.0649   0.0000    0.9250    0.0000 *   1.3023 f    (1144.49,266.32)                      1.08
  data arrival time                                                                                                   1.3023                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (DFFRQX1MTR)                                        0.0000     0.9050 r                                          
  library hold time                                                                                        0.2307     1.1357                                            
  data required time                                                                                                  1.1357                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1357                                            
  data arrival time                                                                                                  -1.3023                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1666                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1211.97,1136.90)                1.08
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_/Q (DFFQX1MTR)   0.1873           0.9250    0.4169     1.1669 f    (1214.84,1136.75)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg[10] (net)     5   0.0092                 0.9250    0.0000     1.1669 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U31/B0 (AOI32X1MTR)   0.0000   0.1873   0.0000     0.9250    0.0002 *   1.1671 f    (1205.45,1140.11)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/U31/Y (AOI32X1MTR)            0.0722               0.9250    0.0843     1.2514 r    (1205.63,1140.20)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/n362 (net)     1   0.0015                          0.9250    0.0000     1.2514 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U30/A (INVX1MTR)    0.0000    0.0722    0.0000     0.9250    0.0000 *   1.2514 r    (1207.07,1138.29)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/U30/Y (INVX1MTR)              0.0657               0.9250    0.0583     1.3097 f    (1207.28,1138.32)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/n358 (net)     1   0.0026                          0.9250    0.0000     1.3097 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_/D (DFFQX1MTR)   0.0000   0.0657   0.0000   0.9250   0.0000 *   1.3097 f (1210.53,1136.94)               1.08
  data arrival time                                                                                                   1.3097                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_/CK (DFFQX1MTR)                             0.0000     0.9050 r                                          
  library hold time                                                                                        0.2335     1.1385                                            
  data required time                                                                                                  1.1385                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1385                                            
  data arrival time                                                                                                  -1.3097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1712                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/CK (DFFTRX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1125.43,832.91)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/Q (DFFTRX1MTR)   0.0607             0.9250    0.3484     1.0984 f    (1128.69,832.84)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[3] (net)     1   0.0025                    0.9250    0.0000     1.0984 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U164/B (NAND2X1MTR)   0.0000   0.0607   0.0000   0.9250    0.0000 *   1.0984 f    (1120.16,831.09)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U164/Y (NAND2X1MTR)         0.0479               0.9250    0.0436     1.1420 r    (1119.84,831.26)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n137 (net)     1   0.0012                        0.9250    0.0000     1.1420 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U163/B0 (OAI211X1MTR)   0.0000   0.0479   0.0000   0.9250   0.0000 *   1.1421 r   (1118.34,831.20)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U163/Y (OAI211X1MTR)        0.1751               0.9250    0.1160     1.2580 f    (1118.32,831.35)                      1.08
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n678 (net)     1   0.0034                        0.9250    0.0000     1.2580 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/D (DFFTRX1MTR)   0.0000   0.1751   0.0000   0.9250   0.0000 *   1.2581 f (1124.55,832.89)                  1.08
  data arrival time                                                                                                   1.2581                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/CK (DFFTRX1MTR)                               0.0000     0.9050 r                                          
  library hold time                                                                                        0.1817     1.0867                                            
  data required time                                                                                                  1.0867                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0867                                            
  data arrival time                                                                                                  -1.2581                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1714                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1133.08,674.34)                    1.08
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/Q (DFFRQX1MTR)   0.1109              0.9250    0.3898     1.1398 f    (1137.09,674.41)                      1.08
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready (net)     2   0.0052                     0.9250    0.0000     1.1398 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U7/A1N (OAI2B1X1MTR)           0.0000    0.1109    0.0000     0.9250    0.0001 *   1.1399 f    (1130.36,666.51)                      1.08
  khu_sensor_top/mpr121_controller/U7/Y (OAI2B1X1MTR)                       0.1023               0.9250    0.1644     1.3043 f    (1131.36,666.33)                      1.08
  khu_sensor_top/mpr121_controller/n97 (net)     1      0.0022                                   0.9250    0.0000     1.3043 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/D (DFFRQX1MTR)   0.0000   0.1023   0.0000   0.9250   0.0000 *   1.3044 f (1132.12,674.50)                   1.08
  data arrival time                                                                                                   1.3044                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (DFFRQX1MTR)                                0.0000     0.9050 r                                          
  library hold time                                                                                        0.2244     1.1294                                            
  data required time                                                                                                  1.1294                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1294                                            
  data arrival time                                                                                                  -1.3044                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1749                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1152.54,258.34)                      1.08
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/Q (DFFRQX1MTR)          0.1251               0.9250    0.3983     1.1483 f    (1148.53,258.41)                      1.08
  khu_sensor_top/ads1292_controller/r_idle_mode (net)     2   0.0062                             0.9250    0.0000     1.1483 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U14/A0 (AO2B2X1MTR)           0.0000    0.1251    0.0000     0.9250    0.0000 *   1.1483 f    (1152.34,268.02)                      1.08
  khu_sensor_top/ads1292_controller/U14/Y (AO2B2X1MTR)                      0.0703               0.9250    0.1631     1.3114 f    (1153.69,268.12)                      1.08
  khu_sensor_top/ads1292_controller/n457 (net)     1    0.0018                                   0.9250    0.0000     1.3114 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (DFFRQX1MTR)   0.0000   0.0703   0.0000    0.9250    0.0000 *   1.3115 f    (1153.49,258.50)                      1.08
  data arrival time                                                                                                   1.3115                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (DFFRQX1MTR)                                        0.0000     0.9050 r                                          
  library hold time                                                                                        0.2298     1.1348                                            
  data required time                                                                                                  1.1348                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1348                                            
  data arrival time                                                                                                  -1.3115                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1767                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1211.57,1146.50)                 1.08
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_/Q (DFFQX1MTR)   0.1864            0.9250    0.4164     1.1664 f    (1214.44,1146.35)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg[9] (net)     4   0.0091                  0.9250    0.0000     1.1664 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U29/B0 (AOI32X1MTR)   0.0000   0.1864   0.0000     0.9250    0.0003 *   1.1667 f    (1200.65,1144.71)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/U29/Y (AOI32X1MTR)            0.0742               0.9250    0.0854     1.2521 r    (1200.83,1144.62)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/n360 (net)     1   0.0016                          0.9250    0.0000     1.2521 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U28/A (INVX1MTR)    0.0000    0.0742    0.0000     0.9250    0.0001 *   1.2522 r    (1209.47,1146.54)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/U28/Y (INVX1MTR)              0.0720               0.9250    0.0631     1.3153 f    (1209.68,1146.49)                     1.08
  khu_sensor_top/mpr121_controller/i2c_master/n357 (net)     1   0.0030                          0.9250    0.0000     1.3153 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_/D (DFFQX1MTR)   0.0000   0.0720   0.0000   0.9250   0.0000 *   1.3153 f (1210.13,1146.54)                1.08
  data arrival time                                                                                                   1.3153                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_/CK (DFFQX1MTR)                              0.0000     0.9050 r                                          
  library hold time                                                                                        0.2324     1.1374                                            
  data required time                                                                                                  1.1374                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1374                                            
  data arrival time                                                                                                  -1.3153                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1780                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1111.48,688.88)                      1.08
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/Q (DFFRQX1MTR)    0.0979               0.9250    0.3820     1.1320 f    (1115.49,688.81)                      1.08
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last (net)     2   0.0043                       0.9250    0.0000     1.1320 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/U17/A0 (AO2B2X1MTR)            0.0000    0.0979    0.0000     0.9250    0.0001 *   1.1321 f    (1112.88,676.00)                      1.08
  khu_sensor_top/mpr121_controller/U17/Y (AO2B2X1MTR)                       0.1005               0.9250    0.1767     1.3088 f    (1111.53,675.90)                      1.08
  khu_sensor_top/mpr121_controller/n107 (net)     1     0.0040                                   0.9250    0.0000     1.3088 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/D (DFFRQX1MTR)   0.0000   0.1005   0.0000   0.9250   0.0001 *   1.3089 f (1110.53,688.72)                     1.08
  data arrival time                                                                                                   1.3089                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (DFFRQX1MTR)                                  0.0000     0.9050 r                                          
  library hold time                                                                                        0.2247     1.1297                                            
  data required time                                                                                                  1.1297                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1297                                            
  data arrival time                                                                                                  -1.3089                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1792                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_/CK (DFFSQX2MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1005.53,186.50)           1.08
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_/Q (DFFSQX2MTR)   0.1412     0.9250    0.3981     1.1481 f    (1008.09,186.45)                      1.08
  khu_sensor_top/ads1292_controller/spi_master/N17 (net)     5   0.0142                          0.9250    0.0000     1.1481 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U4/A0 (AO2B2X1MTR)   0.0000   0.1412   0.0000     0.9250    0.0002 *   1.1483 f    (1005.08,192.80)                      1.08
  khu_sensor_top/ads1292_controller/spi_master/U4/Y (AO2B2X1MTR)            0.0775               0.9250    0.1741     1.3223 f    (1003.73,192.70)                      1.08
  khu_sensor_top/ads1292_controller/spi_master/n104 (net)     1   0.0023                         0.9250    0.0000     1.3223 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_/D (DFFSQX2MTR)   0.0000   0.0775   0.0000   0.9250   0.0000 *   1.3224 f (1003.67,186.51)          1.08
  data arrival time                                                                                                   1.3224                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_1_/CK (DFFSQX2MTR)                       0.0000     0.9050 r                                          
  library hold time                                                                                        0.2293     1.1343                                            
  data required time                                                                                                  1.1343                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1343                                            
  data arrival time                                                                                                  -1.3224                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1881                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1109.68,599.28)                      1.08
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (DFFRQX1MTR)           0.0857               0.9250    0.3747     1.1247 f    (1113.69,599.21)                      1.08
  khu_sensor_top/mpr121_controller/r_lstate[1] (net)     2   0.0035                              0.9250    0.0000     1.1247 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/U5/B1 (AO22X1MTR)              0.0000    0.0857    0.0000     0.9250    0.0001 *   1.1248 f    (1118.58,610.34)                      1.08
  khu_sensor_top/mpr121_controller/U5/Y (AO22X1MTR)                         0.0862               0.9250    0.1989     1.3237 f    (1117.12,610.41)                      1.08
  khu_sensor_top/mpr121_controller/n95 (net)     1      0.0032                                   0.9250    0.0000     1.3237 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (DFFRQX1MTR)   0.0000   0.0862   0.0000     0.9250    0.0001 *   1.3238 f    (1108.72,599.12)                      1.08
  data arrival time                                                                                                   1.3238                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (DFFRQX1MTR)                                         0.0000     0.9050 r                                          
  library hold time                                                                                        0.2271     1.1321                                            
  data required time                                                                                                  1.1321                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1321                                            
  data arrival time                                                                                                  -1.3238                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1916                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1133.14,272.88)                      1.08
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/Q (DFFRQX1MTR)        0.1342               0.9250    0.4037     1.1537 f    (1129.13,272.81)                      1.08
  khu_sensor_top/ads1292_controller/r_rdatac_mode (net)     3   0.0068                           0.9250    0.0000     1.1537 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U12/A0 (AO2B2X1MTR)           0.0000    0.1342    0.0000     0.9250    0.0000 *   1.1538 f    (1138.47,274.42)                      1.08
  khu_sensor_top/ads1292_controller/U12/Y (AO2B2X1MTR)                      0.0794               0.9250    0.1734     1.3272 f    (1137.13,274.52)                      1.08
  khu_sensor_top/ads1292_controller/n455 (net)     1    0.0024                                   0.9250    0.0000     1.3272 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/D (DFFRQX1MTR)   0.0000   0.0794   0.0000   0.9250   0.0000 *   1.3272 f    (1134.09,272.72)                      1.08
  data arrival time                                                                                                   1.3272                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (DFFRQX1MTR)                                      0.0000     0.9050 r                                          
  library hold time                                                                                        0.2283     1.1333                                            
  data required time                                                                                                  1.1333                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1333                                            
  data arrival time                                                                                                  -1.3272                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1939                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1132.54,283.94)                      1.08
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/Q (DFFRQX1MTR)        0.1513               0.9250    0.4132     1.1632 f    (1128.53,284.01)                      1.08
  khu_sensor_top/ads1292_controller/r_syscmd_mode (net)     3   0.0079                           0.9250    0.0000     1.1632 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U9/A0 (AO2B2X1MTR)            0.0000    0.1513    0.0000     0.9250    0.0000 *   1.1633 f    (1139.28,284.02)                      1.08
  khu_sensor_top/ads1292_controller/U9/Y (AO2B2X1MTR)                       0.0673               0.9250    0.1691     1.3324 f    (1137.93,284.12)                      1.08
  khu_sensor_top/ads1292_controller/n452 (net)     1    0.0015                                   0.9250    0.0000     1.3324 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/D (DFFRQX1MTR)   0.0000   0.0673   0.0000   0.9250   0.0000 *   1.3324 f    (1133.49,284.10)                      1.08
  data arrival time                                                                                                   1.3324                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (DFFRQX1MTR)                                      0.0000     0.9050 r                                          
  library hold time                                                                                        0.2303     1.1353                                            
  data required time                                                                                                  1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1353                                            
  data arrival time                                                                                                  -1.3324                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1971                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1212.18,725.52)                  1.08
  khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_/Q (DFFQX1MTR)   0.1779            0.9250    0.4115     1.1615 f    (1215.05,725.67)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/state_reg[3] (net)     4   0.0086                  0.9250    0.0000     1.1615 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U34/A0 (AO2B2X1MTR)   0.0000   0.1779   0.0000     0.9250    0.0002 *   1.1617 f    (1207.15,720.80)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/U34/Y (AO2B2X1MTR)            0.0674               0.9250    0.1786     1.3403 f    (1208.49,720.70)                      1.08
  khu_sensor_top/mpr121_controller/i2c_master/n363 (net)     1   0.0015                          0.9250    0.0000     1.3403 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_/D (DFFQX1MTR)   0.0000   0.0674   0.0000   0.9250   0.0000 *   1.3404 f (1210.73,725.48)                 1.08
  data arrival time                                                                                                   1.3404                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/mpr121_controller/i2c_master/state_reg_reg_3_/CK (DFFQX1MTR)                              0.0000     0.9050 r                                          
  library hold time                                                                                        0.2332     1.1382                                            
  data required time                                                                                                  1.1382                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1382                                            
  data arrival time                                                                                                  -1.3404                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2021                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg/CK (DFFQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (454.17,959.12)                   1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg/Q (DFFQX1MTR)   0.1560            0.9250    0.3979     1.1479 f    (457.05,959.27)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit (net)     4   0.0070                  0.9250    0.0000     1.1479 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U20/A0 (AO2B2X1MTR)   0.0000   0.1560   0.0000   0.9250   0.0002 *   1.1481 f    (456.88,968.82)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U20/Y (AO2B2X1MTR)         0.0890               0.9250    0.1886     1.3367 f    (455.53,968.92)                       1.08
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1217 (net)     1   0.0031                      0.9250    0.0000     1.3367 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg/D (DFFQX1MTR)   0.0000   0.0890   0.0000   0.9250   0.0001 *   1.3368 f (452.73,959.08)                  1.08
  data arrival time                                                                                                   1.3368                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/round_bit_reg/CK (DFFQX1MTR)                              0.0000     0.9050 r                                          
  library hold time                                                                                        0.2292     1.1342                                            
  data required time                                                                                                  1.1342                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1342                                            
  data arrival time                                                                                                  -1.3368                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2026                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (1190.74,357.54)       i              1.08
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (DFFRQX1MTR)       0.0982               0.9250    0.3821     1.1321 f    (1186.73,357.61)                      1.08
  khu_sensor_top/uart_controller/r_data_counter[1] (net)     3   0.0044                          0.9250    0.0000     1.1321 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U16/A0 (AO2B2X1MTR)              0.0000    0.0982    0.0000     0.9250    0.0001 *   1.1322 f    (1178.15,356.00)                      1.08
  khu_sensor_top/uart_controller/U16/Y (AO2B2X1MTR)                         0.0839               0.9250    0.1655     1.2978 f    (1179.49,355.90)                      1.08
  khu_sensor_top/uart_controller/n223 (net)     1       0.0028                                   0.9250    0.0000     1.2978 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (DFFRQX1MTR)   0.0000   0.0839   0.0000   0.9250   0.0001 *   1.2978 f   (1191.69,357.70)                      1.08
  data arrival time                                                                                                   1.2978                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (DFFRQX1MTR)                                     0.0000     0.9050 r                                          
  library hold time                                                                                        0.2275     1.1325                                            
  data required time                                                                                                  1.1325                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1325                                            
  data arrival time                                                                                                  -1.2978                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1653                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1132.14,455.28)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (DFFRQX1MTR)         0.1212               0.9250    0.3960     1.1460 f    (1128.13,455.21)                      1.08
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     3   0.0059                            0.9250    0.0000     1.1460 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U40/A0 (AO2B2X1MTR)                  0.0000    0.1212    0.0000     0.9250    0.0001 *   1.1461 f    (1138.47,452.00)                      1.08
  khu_sensor_top/sensor_core/U40/Y (AO2B2X1MTR)                             0.0671               0.9250    0.1593     1.3054 f    (1137.13,451.90)                      1.08
  khu_sensor_top/sensor_core/n48 (net)          1       0.0016                                   0.9250    0.0000     1.3054 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (DFFRQX1MTR)   0.0000   0.0671   0.0000   0.9250    0.0000 *   1.3054 f    (1133.09,455.12)                      1.08
  data arrival time                                                                                                   1.3054                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (DFFRQX1MTR)                                       0.0000     0.9050 r                                          
  library hold time                                                                                        0.2303     1.1353                                            
  data required time                                                                                                  1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1353                                            
  data arrival time                                                                                                  -1.3054                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1701                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1119.28,437.54)       i              1.08
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/Q (DFFRQX1MTR)         0.1085               0.9250    0.3883     1.1383 f    (1123.29,437.61)                      1.08
  khu_sensor_top/sensor_core/r_ads_read_reg_mode (net)     3   0.0051                            0.9250    0.0000     1.1383 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U51/A0 (AO2B2X1MTR)                  0.0000    0.1085    0.0000     0.9250    0.0001 *   1.1384 f    (1140.88,440.82)                      1.08
  khu_sensor_top/sensor_core/U51/Y (AO2B2X1MTR)                             0.0814               0.9250    0.1669     1.3053 f    (1139.53,440.92)                      1.08
  khu_sensor_top/sensor_core/n66 (net)          1       0.0026                                   0.9250    0.0000     1.3053 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/D (DFFRQX1MTR)   0.0000   0.0814   0.0000   0.9250    0.0001 *   1.3054 f    (1118.32,437.70)                      1.08
  data arrival time                                                                                                   1.3054                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (DFFRQX1MTR)                                       0.0000     0.9050 r                                          
  library hold time                                                                                        0.2279     1.1329                                            
  data required time                                                                                                  1.1329                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1329                                            
  data arrival time                                                                                                  -1.3054                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1724                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1208.49,576.90)       i              1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTR)     0.3781               0.9250    0.5148     1.2648 f    (1205.93,576.94)                      1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0224                        0.9250    0.0000     1.2648 f    [0.02,0.02]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTR)   0.0000   0.3781   0.0000   0.9250   0.0001 *   1.2649 f   (1210.16,567.32)                      1.08
  data arrival time                                                                                                   1.2649                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTR)                                     0.0000     0.9050 r                                          
  library hold time                                                                                        0.1808     1.0858                                            
  data required time                                                                                                  1.0858                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0858                                            
  data arrival time                                                                                                  -1.2649                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1791                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (DFFSQX2MTR)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1075.89,565.52)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/Q (DFFSQX2MTR)             0.1403               0.9250    0.3976     1.1476 f    (1073.32,565.57)                      1.08
  khu_sensor_top/sensor_core/r_mpr_pstate[4] (net)     8   0.0141                                0.9250    0.0000     1.1476 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U42/A0 (AO2B2X1MTR)                  0.0000    0.1403    0.0000     0.9250    0.0005 *   1.1481 f    (1083.88,554.40)                      1.08
  khu_sensor_top/sensor_core/U42/Y (AO2B2X1MTR)                             0.0715               0.9250    0.1689     1.3171 f    (1082.53,554.30)                      1.08
  khu_sensor_top/sensor_core/n52 (net)          1       0.0018                                   0.9250    0.0000     1.3171 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/D (DFFSQX2MTR)   0.0000    0.0715    0.0000     0.9250    0.0001 *   1.3171 f    (1077.75,565.51)                      1.08
  data arrival time                                                                                                   1.3171                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (DFFSQX2MTR)                                           0.0000     0.9050 r                                          
  library hold time                                                                                        0.2303     1.1353                                            
  data required time                                                                                                  1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1353                                            
  data arrival time                                                                                                  -1.3171                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1819                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1123.68,445.68)       i              1.08
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (DFFRQX1MTR)        0.1281               0.9250    0.4000     1.1500 f    (1127.69,445.61)                      1.08
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0064                           0.9250    0.0000     1.1500 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U55/A0 (AO2B2X1MTR)                  0.0000    0.1281    0.0000     0.9250    0.0001 *   1.1501 f    (1132.68,444.02)                      1.08
  khu_sensor_top/sensor_core/U55/Y (AO2B2X1MTR)                             0.0814               0.9250    0.1731     1.3232 f    (1131.33,444.12)                      1.08
  khu_sensor_top/sensor_core/n71 (net)          1       0.0026                                   0.9250    0.0000     1.3232 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (DFFRQX1MTR)   0.0000   0.0814   0.0000   0.9250   0.0000 *   1.3232 f    (1122.72,445.52)                      1.08
  data arrival time                                                                                                   1.3232                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (DFFRQX1MTR)                                      0.0000     0.9050 r                                          
  library hold time                                                                                        0.2279     1.1329                                            
  data required time                                                                                                  1.1329                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1329                                            
  data arrival time                                                                                                  -1.3232                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1903                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (1191.94,368.88)       i              1.08
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (DFFRQX1MTR)       0.1354               0.9250    0.4045     1.1545 f    (1187.93,368.81)                      1.08
  khu_sensor_top/uart_controller/r_data_counter[0] (net)     5   0.0069                          0.9250    0.0000     1.1545 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U17/A0 (AO2B2X1MTR)              0.0000    0.1354    0.0000     0.9250    0.0002 *   1.1546 f    (1180.55,365.60)                      1.08
  khu_sensor_top/uart_controller/U17/Y (AO2B2X1MTR)                         0.0907               0.9250    0.1827     1.3373 f    (1181.89,365.50)                      1.08
  khu_sensor_top/uart_controller/n224 (net)     1       0.0032                                   0.9250    0.0000     1.3373 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (DFFRQX1MTR)   0.0000   0.0907   0.0000   0.9250   0.0001 *   1.3374 f   (1192.90,368.72)                      1.08
  data arrival time                                                                                                   1.3374                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (DFFRQX1MTR)                                     0.0000     0.9050 r                                          
  library hold time                                                                                        0.2264     1.1314                                            
  data required time                                                                                                  1.1314                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1314                                            
  data arrival time                                                                                                  -1.3374                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2060                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_run_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_run_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_run_set_reg/CK (DFFRQX1MTR)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1120.74,468.08)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_run_set_reg/Q (DFFRQX1MTR)               0.1842               0.9250    0.4303     1.1803 f    (1116.73,468.01)                      1.08
  khu_sensor_top/sensor_core/r_mpr_run_set (net)     4   0.0100                                  0.9250    0.0000     1.1803 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U38/A0 (AO2B2X1MTR)                  0.0000    0.1842    0.0000     0.9250    0.0000 *   1.1803 f    (1116.74,461.60)                      1.08
  khu_sensor_top/sensor_core/U38/Y (AO2B2X1MTR)                             0.0665               0.9250    0.1802     1.3605 f    (1118.09,461.50)                      1.08
  khu_sensor_top/sensor_core/n46 (net)          1       0.0015                                   0.9250    0.0000     1.3605 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_run_set_reg/D (DFFRQX1MTR)     0.0000    0.0665    0.0000     0.9250    0.0000 *   1.3605 f    (1121.69,467.92)                      1.08
  data arrival time                                                                                                   1.3605                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_run_set_reg/CK (DFFRQX1MTR)                                             0.0000     0.9050 r                                          
  library hold time                                                                                        0.2304     1.1354                                            
  data required time                                                                                                  1.1354                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1354                                            
  data arrival time                                                                                                  -1.3605                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2251                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1163.34,354.34)       i              1.08
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (DFFRQX1MTR)             0.2252               0.9250    0.4516     1.2016 f    (1159.33,354.41)                      1.08
  khu_sensor_top/uart_controller/r_lstate[1] (net)     4   0.0125                                0.9250    0.0000     1.2016 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U10/A (CLKOR2X1MTR)              0.0000    0.2252    0.0000     0.9250    0.0002 *   1.2018 f    (1158.92,360.84)                      1.08
  khu_sensor_top/uart_controller/U10/Y (CLKOR2X1MTR)                        0.0708               0.9250    0.1669     1.3687 f    (1159.69,360.70)                      1.08
  khu_sensor_top/uart_controller/n218 (net)     1       0.0018                                   0.9250    0.0000     1.3687 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (DFFRQX1MTR)   0.0000    0.0708    0.0000     0.9250    0.0000 *   1.3687 f    (1164.30,354.50)                      1.08
  data arrival time                                                                                                   1.3687                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (DFFRQX1MTR)                                           0.0000     0.9050 r                                          
  library hold time                                                                                        0.2297     1.1347                                            
  data required time                                                                                                  1.1347                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1347                                            
  data arrival time                                                                                                  -1.3687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2340                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1176.34,413.68)       i              1.08
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/Q (DFFRQX1MTR)    0.2206               0.9250    0.4492     1.1992 f    (1172.33,413.61)                      1.08
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY (net)     2   0.0123                       0.9250    0.0000     1.1992 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U18/A0 (AO2B2X1MTR)              0.0000    0.2206    0.0000     0.9250    0.0001 *   1.1993 f    (1167.74,415.22)                      1.08
  khu_sensor_top/uart_controller/U18/Y (AO2B2X1MTR)                         0.0655               0.9250    0.1891     1.3884 f    (1169.09,415.32)                      1.08
  khu_sensor_top/uart_controller/n225 (net)     1       0.0014                                   0.9250    0.0000     1.3884 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/D (DFFRQX1MTR)   0.0000   0.0655   0.0000   0.9250   0.0000 *   1.3885 f (1177.30,413.52)                     1.08
  data arrival time                                                                                                   1.3885                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (DFFRQX1MTR)                                  0.0000     0.9050 r                                          
  library hold time                                                                                        0.2306     1.1356                                            
  data required time                                                                                                  1.1356                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1356                                            
  data arrival time                                                                                                  -1.3885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2529                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1183.14,424.74)       i              1.08
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (DFFRQX1MTR)    0.2252               0.9250    0.4516     1.2016 f    (1179.13,424.81)                      1.08
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (net)     5   0.0125                       0.9250    0.0000     1.2016 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U19/A0 (AO2B2X1MTR)              0.0000    0.2252    0.0000     0.9250    0.0002 *   1.2019 f    (1182.15,432.80)                      1.08
  khu_sensor_top/uart_controller/U19/Y (AO2B2X1MTR)                         0.0656               0.9250    0.1905     1.3924 f    (1183.49,432.70)                      1.08
  khu_sensor_top/uart_controller/n226 (net)     1       0.0014                                   0.9250    0.0000     1.3924 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/D (DFFRQX1MTR)   0.0000   0.0656   0.0000   0.9250   0.0000 *   1.3924 f (1184.09,424.90)                     1.08
  data arrival time                                                                                                   1.3924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (DFFRQX1MTR)                                  0.0000     0.9050 r                                          
  library hold time                                                                                        0.2306     1.1356                                            
  data required time                                                                                                  1.1356                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1356                                            
  data arrival time                                                                                                  -1.3924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2569                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1148.28,461.68)       i              1.08
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/Q (DFFRQX1MTR)            0.3280               0.9250    0.4577     1.2077 r    (1152.29,461.61)                      1.08
  khu_sensor_top/sensor_core/r_uart_pstate[1] (net)    10   0.0197                               0.9250    0.0000     1.2077 r    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U643/B (NOR3BX1MTR)                  0.0000    0.3280    0.0000     0.9250    0.0005 *   1.2082 r    (1142.96,453.52)                      1.08
  khu_sensor_top/sensor_core/U643/Y (NOR3BX1MTR)                            0.1368               0.9250    0.1755     1.3837 f    (1142.69,453.44)                      1.08
  khu_sensor_top/sensor_core/N244 (net)         2       0.0070                                   0.9250    0.0000     1.3837 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/D (DFFRQX1MTR)   0.0000   0.1368    0.0000     0.9250    0.0001 *   1.3838 f    (1147.32,461.52)                      1.08
  data arrival time                                                                                                   1.3838                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/CK (DFFRQX1MTR)                                          0.0000     0.9050 r                                          
  library hold time                                                                                        0.2186     1.1236                                            
  data required time                                                                                                  1.1236                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1236                                            
  data arrival time                                                                                                  -1.3838                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2602                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (DFFRQX1MTR)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1119.28,426.48)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (DFFRQX1MTR)              0.1636               0.9250    0.4196     1.1696 f    (1123.29,426.41)                      1.08
  khu_sensor_top/sensor_core/r_mpr_chip_set (net)     2   0.0087                                 0.9250    0.0000     1.1696 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U31/B1 (AO22X1MTR)                   0.0000    0.1636    0.0000     0.9250    0.0000 *   1.1697 f    (1120.78,416.88)                      1.08
  khu_sensor_top/sensor_core/U31/Y (AO22X1MTR)                              0.0873               0.9250    0.2301     1.3997 f    (1119.32,416.81)                      1.08
  khu_sensor_top/sensor_core/n39 (net)          1       0.0032                                   0.9250    0.0000     1.3997 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (DFFRQX1MTR)    0.0000    0.0873    0.0000     0.9250    0.0000 *   1.3998 f    (1118.32,426.32)                      1.08
  data arrival time                                                                                                   1.3998                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (DFFRQX1MTR)                                            0.0000     0.9050 r                                          
  library hold time                                                                                        0.2269     1.1319                                            
  data required time                                                                                                  1.1319                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1319                                            
  data arrival time                                                                                                  -1.3998                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2679                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (DFFRQX1MTR)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1168.68,360.74)       i              1.08
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (DFFRQX1MTR)             0.2395               0.9250    0.4591     1.2091 f    (1172.69,360.81)                      1.08
  khu_sensor_top/uart_controller/r_lstate[0] (net)     4   0.0134                                0.9250    0.0000     1.2091 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U11/A0 (AO2B2X1MTR)              0.0000    0.2395    0.0000     0.9250    0.0003 *   1.2093 f    (1169.88,368.80)                      1.08
  khu_sensor_top/uart_controller/U11/Y (AO2B2X1MTR)                         0.0685               0.9250    0.1970     1.4063 f    (1168.53,368.70)                      1.08
  khu_sensor_top/uart_controller/n219 (net)     1       0.0016                                   0.9250    0.0000     1.4063 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (DFFRQX1MTR)   0.0000    0.0685    0.0000     0.9250    0.0000 *   1.4063 f    (1167.72,360.90)                      1.08
  data arrival time                                                                                                   1.4063                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (DFFRQX1MTR)                                           0.0000     0.9050 r                                          
  library hold time                                                                                        0.2301     1.1351                                            
  data required time                                                                                                  1.1351                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1351                                            
  data arrival time                                                                                                  -1.4063                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2713                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (DFFRQX1MTR)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1112.54,458.48)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/Q (DFFRQX1MTR)              0.2406               0.9250    0.4596     1.2096 f    (1108.53,458.41)                      1.08
  khu_sensor_top/sensor_core/r_mpr_read_reg (net)     7   0.0135                                 0.9250    0.0000     1.2096 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U39/A0 (AO2B2X1MTR)                  0.0000    0.2406    0.0000     0.9250    0.0004 *   1.2099 f    (1110.94,450.42)                      1.08
  khu_sensor_top/sensor_core/U39/Y (AO2B2X1MTR)                             0.0707               0.9250    0.1990     1.4089 f    (1112.29,450.52)                      1.08
  khu_sensor_top/sensor_core/n47 (net)          1       0.0018                                   0.9250    0.0000     1.4089 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (DFFRQX1MTR)    0.0000    0.0707    0.0000     0.9250    0.0000 *   1.4090 f    (1113.49,458.32)                      1.08
  data arrival time                                                                                                   1.4090                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (DFFRQX1MTR)                                            0.0000     0.9050 r                                          
  library hold time                                                                                        0.2297     1.1347                                            
  data required time                                                                                                  1.1347                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1347                                            
  data arrival time                                                                                                  -1.4090                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2742                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (DFFSQX2MTR)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1075.89,565.52)       i              1.08
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/Q (DFFSQX2MTR)             0.1403               0.9250    0.3976     1.1476 f    (1073.32,565.57)                      1.08
  khu_sensor_top/sensor_core/r_mpr_pstate[4] (net)     8   0.0141                                0.9250    0.0000     1.1476 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U116/C (NAND3BX1MTR)                 0.0000    0.1403    0.0000     0.9250    0.0006 *   1.1482 f    (1076.86,554.49)                      1.08
  khu_sensor_top/sensor_core/U116/Y (NAND3BX1MTR)                           0.0640               0.9250    0.0794     1.2276 r    (1076.28,554.26)                      1.08
  khu_sensor_top/sensor_core/n440 (net)         2       0.0019                                   0.9250    0.0000     1.2276 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U43/A1N (AO2B2X1MTR)                 0.0000    0.0640    0.0000     0.9250    0.0000 *   1.2276 r    (1072.14,554.38)                      1.08
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)                             0.0831               0.9250    0.1803     1.4079 f    (1071.73,554.30)                      1.08
  khu_sensor_top/sensor_core/n53 (net)          1       0.0026                                   0.9250    0.0000     1.4079 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)   0.0000    0.0831    0.0000     0.9250    0.0000 *   1.4079 f    (1061.93,556.10)                      1.08
  data arrival time                                                                                                   1.4079                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)                                           0.0000     0.9050 r                                          
  library hold time                                                                                        0.2276     1.1326                                            
  data required time                                                                                                  1.1326                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1326                                            
  data arrival time                                                                                                  -1.4079                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2753                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (DFFRQX1MTR)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1112.94,427.94)       i              1.08
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (DFFRQX1MTR)              0.2239               0.9250    0.4510     1.2010 f    (1108.93,428.01)                      1.08
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0125                                 0.9250    0.0000     1.2010 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U50/A0 (AO2B2X1MTR)                  0.0000    0.2239    0.0000     0.9250    0.0001 *   1.2011 f    (1102.94,429.60)                      1.08
  khu_sensor_top/sensor_core/U50/Y (AO2B2X1MTR)                             0.0932               0.9250    0.2123     1.4134 f    (1104.29,429.50)                      1.08
  khu_sensor_top/sensor_core/n65 (net)          1       0.0034                                   0.9250    0.0000     1.4134 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (DFFRQX1MTR)    0.0000    0.0932    0.0000     0.9250    0.0000 *   1.4134 f    (1113.90,428.10)                      1.08
  data arrival time                                                                                                   1.4134                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (DFFRQX1MTR)                                            0.0000     0.9050 r                                          
  library hold time                                                                                        0.2259     1.1309                                            
  data required time                                                                                                  1.1309                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1309                                            
  data arrival time                                                                                                  -1.4134                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2825                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1213.34,356.08)       i              1.08
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/Q (DFFRQX1MTR)    0.2879               0.9250    0.4842     1.2342 f    (1209.33,356.01)                      1.08
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[0] (net)     8   0.0165                       0.9250    0.0000     1.2342 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U68/A (NAND2X1MTR)       0.0000    0.2879    0.0000     0.9250    0.0006 *   1.2348 f    (1194.91,340.07)                      1.08
  khu_sensor_top/uart_controller/uart_tx/U68/Y (NAND2X1MTR)                 0.0954               0.9250    0.1031     1.3379 r    (1194.98,339.96)                      1.08
  khu_sensor_top/uart_controller/uart_tx/n30 (net)     2   0.0023                                0.9250    0.0000     1.3379 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U65/B (NOR2X1MTR)        0.0000    0.0954    0.0000     0.9250    0.0001 *   1.3380 r    (1201.06,343.28)                      1.08
  khu_sensor_top/uart_controller/uart_tx/U65/Y (NOR2X1MTR)                  0.0921               0.9250    0.0813     1.4193 f    (1201.39,343.31)                      1.08
  khu_sensor_top/uart_controller/uart_tx/N125 (net)     2   0.0037                               0.9250    0.0000     1.4193 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/D (DFFRQX1MTR)   0.0000   0.0921   0.0000   0.9250   0.0001 *   1.4194 f (1209.53,346.32)                     1.08
  data arrival time                                                                                                   1.4194                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (DFFRQX1MTR)                                  0.0000     0.9050 r                                          
  library hold time                                                                                        0.2261     1.1311                                            
  data required time                                                                                                  1.1311                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1311                                            
  data arrival time                                                                                                  -1.4194                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2882                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1168.88,517.54)       i              1.08
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/Q (DFFRQX1MTR)    0.2514               0.9250    0.4652     1.2152 f    (1172.89,517.61)                      1.08
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[1] (net)     7   0.0142                       0.9250    0.0000     1.2152 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U45/A0 (AO2B2X1MTR)      0.0000    0.2514    0.0000     0.9250    0.0003 *   1.2155 f    (1178.88,516.00)                      1.08
  khu_sensor_top/uart_controller/uart_rx/U45/Y (AO2B2X1MTR)                 0.0799               0.9250    0.2093     1.4248 f    (1177.53,515.90)                      1.08
  khu_sensor_top/uart_controller/uart_rx/n65 (net)     1   0.0024                                0.9250    0.0000     1.4248 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/D (DFFRQX1MTR)   0.0000   0.0799   0.0000   0.9250   0.0000 *   1.4249 f (1167.93,517.70)                     1.08
  data arrival time                                                                                                   1.4249                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_1_/CK (DFFRQX1MTR)                                  0.0000     0.9050 r                                          
  library hold time                                                                                        0.2282     1.1332                                            
  data required time                                                                                                  1.1332                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1332                                            
  data arrival time                                                                                                  -1.4249                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2917                                            


  Startpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
   ao - always_on

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/CK (DFFRQX1MTR)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1142.14,402.34)       i              1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/Q (DFFRQX1MTR)            0.2752               0.9250    0.4776     1.2276 f    (1138.13,402.41)                      1.08
  khu_sensor_top/sensor_core/r_core_pstate[2] (net)     8   0.0157                               0.9250    0.0000     1.2276 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U46/A0 (AO2B2X1MTR)                  0.0000    0.2752    0.0000     0.9250    0.0011 *   1.2287 f    (1142.15,432.80)                      1.08
  khu_sensor_top/sensor_core/U46/Y (AO2B2X1MTR)                             0.0673               0.9250    0.2054     1.4341 f    (1143.49,432.70)                      1.08
  khu_sensor_top/sensor_core/n61 (net)          1       0.0015                                   0.9250    0.0000     1.4341 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/D (DFFRQX1MTR)   0.0000   0.0673    0.0000     0.9250    0.0002 *   1.4343 f    (1143.09,402.50)                      1.08
  data arrival time                                                                                                   1.4343                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1550     0.9050                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/CK (DFFRQX1MTR)                                          0.0000     0.9050 r                                          
  library hold time                                                                                        0.2303     1.1353                                            
  data required time                                                                                                  1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1353                                            
  data arrival time                                                                                                  -1.4343                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2990                                            


1
