// # Lab 4
//
// Complete this Verilog module so that it implements the following schematic:
//
// <figure class="image"><img src="lab4dpath.png" alt="A 12x12 multiplier and summer"><figcaption>Figure 1: Schematic to implement.</figcaption></figure>
//
// Busses `k1`, `k2`, `k3` are the following constants::
//
// | Constant | 12-bit value in hex | Value in decimal (in 1.11 fixed point) |
// | -------- | ------------------- | -------------------------------------- |
// | `k1`     | C00                 | \-0.5                                  |
// | `k2`     | 500                 | 0.625                                  |
// | `k3`     | C00                 | \-0.5                                  |
module lab4dpath(
	input logic signed [9:0] x1,
	input logic signed [9:0] x2,
	input logic signed [9:0] x3,
	output logic signed [9:0] y
);

// Constants in 1.11 fixed point representation
   logic signed [11:0] k1 = 12'hC00;  // -0.5 in 1.11
   logic signed [11:0] k2 = 12'h500;  // 0.625 in 1.11
   logic signed [11:0] k3 = 12'hC00;  // -0.5 in 1.11

    // Extend inputs to 12-bit (adding two LSbs of 00)
    logic signed [11:0] v1, v2, v3;
    assign v1 = {x1, 2'b00};
    assign v2 = {x2, 2'b00};
    assign v3 = {x3, 2'b00};

    // Multiply extended inputs by constants (12x12 -> 24-bit results)
    logic signed [23:0] t1, t2, t3;
    
    mult_gen_0 tej97_a (.A(v3), .B(k3), .P(t1));
    mult_gen_0 tej97_b (.A(v2), .B(k2), .P(t2));
    mult_gen_0 tej97_c (.A(v1), .B(k1), .P(t3));
    
   // assign t1 = v3 * k3;
    //assign t2 = v2 * k2;
    //assign t3 = v1 * k1;

    // Drop the most significant bits (keep bits 22:11 for 12-bit result)
    logic signed [11:0] p1, p2, p3;
    assign p1 = t1[22:11];
    assign p2 = t2[22:11];
    assign p3 = t3[22:11];

    // Sum the products
    logic signed [11:0] s1, s2;
    assign s1 = p2 + p3;
    assign s2 = s1 + p1;

    // Drop the two least significant bits to get final output
    assign y = s2[11:2];









    // ## Implementation Hints
    //
    // - You may only use assignment statements or component instantiations, you
    //   may not use an always block (sequential statements).
    // - You will need to expand the input values by adding two LSbs with values
    //   of zero. This can be done using concatenation as follows:
    // + logic signed [11:0] v1;
    // + assign v1 = {x1, 2'b00};
    // When you have to drop bits, just choose which bits you want to keep by
    // the bus indices. For example, the following statement drops the two LSbs
    // of `s2` to form `y`.
    // + assign y = s2[11:2];
    // You may remove or edit these lines of code â€“ they are only hints.

endmodule
