\hypertarget{vgic_8hh}{
\section{dev/arm/vgic.hh}
\label{vgic_8hh}\index{dev/arm/vgic.hh@{dev/arm/vgic.hh}}
}
{\ttfamily \#include \char`\"{}base/addr\_\-range.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/bitunion.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/intr\_\-control.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}dev/io\_\-device.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}dev/platform.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/VGic.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classVGic}{VGic}
\item 
class \hyperlink{classVGic_1_1PostVIntEvent}{PostVIntEvent}
\end{DoxyCompactItemize}


\subsection{説明}
Implementiation of a GIC-\/400 List Register-\/based VGIC interface. The VGIC is, in this implementation, completely separate from the GIC itself. Only a VIRQ line to the CPU and a PPI line to the GIC (for a HV maintenance IRQ) is required.

The mode in which the List Registers may flag (via LR.HW) that a hardware EOI is to be performed is NOT supported. (This requires tighter integration with the GIC.) 