INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivArray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QuadSevenSeg
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dp' is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/BCDCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SinglePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sources_1/new/System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/RSinglePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSinglePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/test_bench/test_SinglePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_SinglePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/test_bench/test_BCDCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_BCDCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/test_bench/test_DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sim_1/new/test_RSinglePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RSinglePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sim_1/new/test_System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_System
