{
  "Top": "kernel_jacobi_1d_imper_optimized",
  "RtlTop": "kernel_jacobi_1d_imper_optimized",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "89982301",
    "Uncertainty": "0.3125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_jacobi_1d_imper_optimized",
    "Version": "1.0",
    "DisplayName": "Kernel_jacobi_1d_imper_optimized",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/jacobi-1d-imper.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_jacobi_1d_bkb.vhd",
      "impl\/vhdl\/kernel_jacobi_1d_cud.vhd",
      "impl\/vhdl\/kernel_jacobi_1d_dEe.vhd",
      "impl\/vhdl\/lut_div3_chunk.vhd",
      "impl\/vhdl\/lut_div3_chunk_q0.vhd",
      "impl\/vhdl\/lut_div3_chunk_q1.vhd",
      "impl\/vhdl\/lut_div3_chunk_q2.vhd",
      "impl\/vhdl\/lut_div3_chunk_q3.vhd",
      "impl\/vhdl\/lut_div3_chunk_r0.vhd",
      "impl\/vhdl\/lut_div3_chunk_r1.vhd",
      "impl\/vhdl\/kernel_jacobi_1d_imper_optimized.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_jacobi_1d_bkb.v",
      "impl\/verilog\/kernel_jacobi_1d_cud.v",
      "impl\/verilog\/kernel_jacobi_1d_dEe.v",
      "impl\/verilog\/lut_div3_chunk.v",
      "impl\/verilog\/lut_div3_chunk_q0.v",
      "impl\/verilog\/lut_div3_chunk_q0_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q1.v",
      "impl\/verilog\/lut_div3_chunk_q1_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q2.v",
      "impl\/verilog\/lut_div3_chunk_q2_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q3.v",
      "impl\/verilog\/lut_div3_chunk_q3_rom.dat",
      "impl\/verilog\/lut_div3_chunk_r0.v",
      "impl\/verilog\/lut_div3_chunk_r0_rom.dat",
      "impl\/verilog\/lut_div3_chunk_r1.v",
      "impl\/verilog\/lut_div3_chunk_r1_rom.dat",
      "impl\/verilog\/kernel_jacobi_1d_imper_optimized.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_ip.tcl"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "A_address1": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "A_d1": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "A_q1": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "B_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "B_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "B_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "n": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "tsteps": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "tsteps": {
      "dir": "in",
      "width": "32"
    },
    "n": {
      "dir": "in",
      "width": "32"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "64"
    },
    "A_address1": {
      "dir": "out",
      "width": "14"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_we1": {
      "dir": "out",
      "width": "1"
    },
    "A_d1": {
      "dir": "out",
      "width": "64"
    },
    "A_q1": {
      "dir": "in",
      "width": "64"
    },
    "B_address0": {
      "dir": "out",
      "width": "14"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_we0": {
      "dir": "out",
      "width": "1"
    },
    "B_d0": {
      "dir": "out",
      "width": "64"
    },
    "B_q0": {
      "dir": "in",
      "width": "64"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "tsteps": {
      "interfaceRef": "tsteps",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "n": {
      "interfaceRef": "n",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "A_q0": {
      "interfaceRef": "A_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "A_d1": {
      "interfaceRef": "A_d1",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "A_q1": {
      "interfaceRef": "A_q1",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "B_d0": {
      "interfaceRef": "B_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "B_q0": {
      "interfaceRef": "B_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_jacobi_1d_imper_optimized",
      "Instances": [{
          "ModuleName": "lut_div3_chunk",
          "InstanceName": "grp_lut_div3_chunk_fu_234"
        }]
    },
    "Metrics": {
      "lut_div3_chunk": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "1.332"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "14",
          "LUT": "39",
          "DSP48E": "0"
        }
      },
      "kernel_jacobi_1d_imper_optimized": {
        "Latency": {
          "LatencyBest": "89982301",
          "LatencyAvg": "89982301",
          "LatencyWorst": "89982301",
          "PipelineII": "89982302",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "2.344"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "89982300",
            "PipelineII": "",
            "PipelineDepth": "899823",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "9998",
                "Latency": "859828",
                "PipelineII": "",
                "PipelineDepth": "86"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "9998",
                "Latency": "39992",
                "PipelineII": "",
                "PipelineDepth": "4"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "3166",
          "LUT": "2804"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-31 20:45:22 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
