Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:09:37 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.265        0.000                      0                  332        0.068        0.000                      0                  332        4.358        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.265        0.000                      0                  332        0.068        0.000                      0                  332        4.358        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.440ns (17.507%)  route 2.073ns (82.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.881     1.677    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.047     1.724 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27/O
                         net (fo=4, routed)           0.578     2.302    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27_n_0
    SLICE_X14Y158        LUT6 (Prop_lut6_I1_O)        0.134     2.436 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_12/O
                         net (fo=2, routed)           0.614     3.050    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[4]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.450ns (18.011%)  route 2.048ns (81.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.528     2.181    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I0_O)        0.138     2.319 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_15/O
                         net (fo=2, routed)           0.717     3.035    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[1]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.450ns (18.271%)  route 2.013ns (81.729%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.543     2.196    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I1_O)        0.138     2.334 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_13/O
                         net (fo=2, routed)           0.666     3.000    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[3]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.434ns (17.880%)  route 1.993ns (82.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I0_O)        0.043     2.250 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_6/O
                         net (fo=2, routed)           0.715     2.964    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[10]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[10])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.440ns (18.360%)  route 1.956ns (81.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.881     1.677    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.047     1.724 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27/O
                         net (fo=4, routed)           0.578     2.302    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27_n_0
    SLICE_X14Y158        LUT6 (Prop_lut6_I1_O)        0.134     2.436 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_12/O
                         net (fo=2, routed)           0.497     2.933    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[4]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.434ns (18.767%)  route 1.879ns (81.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[29]
                         net (fo=7, routed)           0.668     1.553    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_76
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.596 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_29/O
                         net (fo=4, routed)           0.553     2.149    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_29_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I1_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_14/O
                         net (fo=2, routed)           0.658     2.850    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[2]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.442ns (20.019%)  route 1.766ns (79.981%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I2_O)        0.051     2.258 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_5/O
                         net (fo=2, routed)           0.487     2.745    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[11]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.252     9.223    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.450ns (19.761%)  route 1.827ns (80.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.528     2.181    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I0_O)        0.138     2.319 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_15/O
                         net (fo=2, routed)           0.496     2.814    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[1]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.345ns (15.269%)  route 1.915ns (84.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/Q
                         net (fo=19, routed)          0.808     1.604    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[2]
    SLICE_X13Y157        LUT4 (Prop_lut4_I1_O)        0.043     1.647 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_23/O
                         net (fo=2, routed)           0.439     2.086    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_23_n_0
    SLICE_X13Y158        LUT6 (Prop_lut6_I0_O)        0.043     2.129 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_9/O
                         net (fo=2, routed)           0.667     2.797    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[7]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.442ns (20.468%)  route 1.718ns (79.532%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I2_O)        0.051     2.258 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_5/O
                         net (fo=2, routed)           0.439     2.697    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[11]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.252     9.223    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  6.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y162        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[9]/Q
                         net (fo=1, routed)           0.136     0.502    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[9]
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[9]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.557%)  route 0.147ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y162        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[9]/Q
                         net (fo=1, routed)           0.147     0.513    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[7]
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[9]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.857%)  route 0.101ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y162        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[6]/Q
                         net (fo=1, routed)           0.101     0.467    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[4]
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[6]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y163        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[5]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[5]
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[5]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.857%)  route 0.101ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y162        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[7]/Q
                         net (fo=1, routed)           0.101     0.467    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[5]
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[7]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.379    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y163        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[3]/Q
                         net (fo=1, routed)           0.101     0.467    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[3]
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[3]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y163        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[2]/Q
                         net (fo=1, routed)           0.097     0.463    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[2]
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[2]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y163        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[4]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[4]
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[4]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.366    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.234%)  route 0.100ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y162        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[8]/Q
                         net (fo=1, routed)           0.100     0.484    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_reg[6]
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y162        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[8]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.374    bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter8_reg_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.465%)  route 0.141ns (58.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y162        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y162        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg[13]/Q
                         net (fo=1, routed)           0.141     0.507    bd_0_i/hls_inst/inst/x0_V_4_reg_906_reg_n_0_[13]
    SLICE_X18Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[13]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/x0_V_4_reg_906_pp0_iter4_reg_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X1Y62    bd_0_i/hls_inst/inst/r_V_6_reg_952_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X0Y62    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X0Y60    bd_0_i/hls_inst/inst/mul_mul_16ns_13ns_29_4_1_U3/sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X0Y61    bd_0_i/hls_inst/inst/mul_mul_8ns_12ns_20_4_1_U4/sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X19Y166  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter1_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X18Y163  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X22Y162  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter9_reg_reg[6]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X22Y162  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter9_reg_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X22Y162  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter9_reg_reg[8]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X22Y162  bd_0_i/hls_inst/inst/trunc_ln1352_reg_947_pp0_iter9_reg_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X18Y163  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X18Y163  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[24]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[24]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[25]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[25]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[26]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[26]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[27]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[27]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X18Y163  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X18Y163  bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[24]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[24]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[25]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[25]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[26]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[26]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[27]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.000       4.358      SLICE_X14Y152  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter7_reg_reg[27]_srl5/CLK



