2 /*n_tbl*/
5 /*nreg*/
/*loop2 for n_tbl*/
160 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
26 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl*/
0x10
0
0x04
0
0x45
0
0x2D
0
0x2E
0
/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
/*loop1 for n_burst_tbl*/
53 /*n_entry_burst*/
4  /*nbyte_entry*/
0 /*burstidx_min*/
5  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
2  /*reg# in template*/
11  /*lsb right shift*/
8  /*lsb left shift*/
5  /*nbit_mask*/
3  /*reg# in template*/
16  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
4  /*reg# in template*/
24  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
160
18
182
16
214
17
236
15
21
17
43
15
91
16
113
14
170
15
192
13
0
15
22
13
93
14
115
12
193
13
215
11
44
13
66
11
157
12
179
10
20
12
42
10
145
11
167
9
19
11
41
9
155
10
177
8
40
10
62
8
186
9
208
7
80
9
102
7
235
8
1
7
139
8
161
6
46
8
68
6
213
7
235
5
128
7
150
5
47
7
69
5
225
6
247
4
150
6
172
4
79
6
101
4
10
6
32
4
201
5
223
3
138
5
160
3
78
5
100
3
20
5
42
3
221
4
243
2
168
4
190
2
118
4
140
2
70
4
92
2
23
4
45
2
235
3
1
2
192
3
214
1
152
3
174
1
113
3
135
1
75
3
97
1
40
3
62
1
5
3
27
1
229
2
251
0
197
2
219
0
167
2
189
0
138
2
160
0
111
2
133
0
84
2
106
0
59
2
81
0
35
2
57
0
12
2
34
0
246
1
12
0
/*end contains*/
/*loop1 for n_burst_tbl*/
107 /*n_entry_burst*/
2  /*nbyte_entry*/
53  /*burstidx_min*/
2  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
224
1
204
1
185
1
166
1
148
1
131
1
115
1
99
1
84
1
69
1
56
1
42
1
30
1
18
1
6
1
251
0
240
0
230
0
221
0
211
0
202
0
194
0
186
0
178
0
170
0
163
0
156
0
149
0
143
0
137
0
131
0
126
0
120
0
115
0
111
0
106
0
101
0
97
0
93
0
89
0
85
0
82
0
78
0
75
0
72
0
69
0
66
0
63
0
60
0
58
0
56
0
53
0
51
0
49
0
47
0
45
0
43
0
41
0
39
0
38
0
36
0
35
0
33
0
32
0
30
0
29
0
28
0
27
0
26
0
25
0
24
0
23
0
22
0
21
0
20
0
19
0
18
0
18
0
17
0
16
0
15
0
15
0
14
0
14
0
13
0
13
0
12
0
12
0
11
0
11
0
10
0
10
0
9
0
9
0
9
0
8
0
8
0
8
0
7
0
7
0
7
0
7
0
6
0
6
0
6
0
6
0
5
0 
/*end contains*/
/*end loop1*/
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
80
0
0
2
/*end loop3*/
160
0
64 /*etable,n_eidx,emin,escale in evtbl*/
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
0
0
0
0
1
0
1
1
1
1
1
0
1
2
1
1
1
1
1
1
1
0
2
1
2
1
2
0
1
2
2
3
3
3
3
3
3
3
2
1
5
4
2
0
4
2
6
3
7
3
7
3
7
3
7
1
5
9
2
6
10
2
6
10
14
3
7
11
15
3
/*loop2 for n_tbl*/
161 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0  /*expidx0_tvscale*/
16 /*exp_tvscale*/
3 /*n_burst_tbl*/
0x10
0
0x04
0
0x45
0
0x2D
0
0x2E
0
/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
/*loop1 for n_burst_tbl*/
48 /*n_entry_burst*/
2  /*nbyte_entry*/
32 /*burstidx_min*/
2  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
208
7 
123
7 
42
7 
220
6 
146
6 
74
6 
6
6 
197
5
134
5 
74
5 
17
5 
218
4 
165
4 
115
4 
67
4 
20
4
232
3 
190
3 
149
3 
110
3 
73
3 
37
3 
3
3 
226
2
195
2 
165
2 
136
2 
109
2 
83
2 
57
2 
33
2 
10
2
244
1 
223
1 
203
1 
183
1 
164
1 
147
1 
130
1 
113
1
98
1
83
1 
68
1 
54
1 
41
1 
29
1 
17
1 
5
1
/*end contains*/
/*loop1 for n_burst_tbl*/
81 /*n_entry_burst*/
1  /*nbyte_entry*/
80  /*burstidx_min*/
2  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
250
239
229
220
210
201
193
185
177
169
162
155
149
142
136
131
125 
120 
115 
110 
105 
101 
96 
92 
88 
85 
81 
78 
74 
71 
68 
65
63 
60 
57 
55 
53 
50 
48 
46 
44 
42 
41 
39 
37 
36 
34 
33
31 
30 
29
27
26
25
24
23
22
21
20
19
19
18
17
16
16
15
14
14
13
13
12
12
11
11
10
10
9
9
9
8
8
/*end contains*/
/*loop1 for n_burst_tbl*/
32 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
3  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
8  /*lsb left shift*/
3  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
208
7 
123
7 
42
7 
220
6 
146
6 
74
6 
6
6
177
7
94
7 
14
7 
193
6 
120
6 
50
6 
238
5 
174
5 
112
5
208
7 
123
7 
42
7 
220
6 
146
6 
74
6 
6
6 
197
5
134
5 
74
5 
17
5 
218
4 
165
4 
115
4 
67
4 
20
4
/*end contains*/
/*end loop1*/
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
32
1
0
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
/*end loop3*/
0
0
64 /*etable,n_eidx,emin,escale in N-th ev*/
/*end loop2*/
