module hi_fanout (clk1,
    in);
 input clk1;
 input in;


 hi_fanout_child hi_fanout_inst (.clk1(clk1),
    .in(in));
endmodule
module hi_fanout_child (clk1,
    in);
 input clk1;
 input in;

 wire net0;
 wire net1;
 wire net2;
 wire net3;
 wire net4;

 BUF_X1 fanout4 (.A(net0),
    .Z(net4));
 BUF_X1 fanout3 (.A(net0),
    .Z(net3));
 BUF_X1 fanout2 (.A(net0),
    .Z(net2));
 BUF_X1 fanout1 (.A(net2),
    .Z(net1));
 DFF_X1 drvr (.D(in),
    .CK(clk1),
    .Q(net0));
 DFF_X1 load0 (.D(net1),
    .CK(clk1));
 DFF_X1 load1 (.D(net1),
    .CK(clk1));
 DFF_X1 load10 (.D(net3),
    .CK(clk1));
 DFF_X1 load11 (.D(net1),
    .CK(clk1));
 DFF_X1 load12 (.D(net3),
    .CK(clk1));
 DFF_X1 load13 (.D(net1),
    .CK(clk1));
 DFF_X1 load14 (.D(net1),
    .CK(clk1));
 DFF_X1 load15 (.D(net3),
    .CK(clk1));
 DFF_X1 load16 (.D(net3),
    .CK(clk1));
 DFF_X1 load17 (.D(net1),
    .CK(clk1));
 DFF_X1 load18 (.D(net3),
    .CK(clk1));
 DFF_X1 load19 (.D(net2),
    .CK(clk1));
 DFF_X1 load2 (.D(net1),
    .CK(clk1));
 DFF_X1 load20 (.D(net3),
    .CK(clk1));
 DFF_X1 load21 (.D(net1),
    .CK(clk1));
 DFF_X1 load22 (.D(net4),
    .CK(clk1));
 DFF_X1 load23 (.D(net2),
    .CK(clk1));
 DFF_X1 load24 (.D(net3),
    .CK(clk1));
 DFF_X1 load25 (.D(net1),
    .CK(clk1));
 DFF_X1 load26 (.D(net3),
    .CK(clk1));
 DFF_X1 load27 (.D(net1),
    .CK(clk1));
 DFF_X1 load28 (.D(net2),
    .CK(clk1));
 DFF_X1 load29 (.D(net4),
    .CK(clk1));
 DFF_X1 load3 (.D(net4),
    .CK(clk1));
 DFF_X1 load30 (.D(net2),
    .CK(clk1));
 DFF_X1 load31 (.D(net3),
    .CK(clk1));
 DFF_X1 load32 (.D(net0),
    .CK(clk1));
 DFF_X1 load33 (.D(net2),
    .CK(clk1));
 DFF_X1 load34 (.D(net2),
    .CK(clk1));
 DFF_X1 load4 (.D(net4),
    .CK(clk1));
 DFF_X1 load5 (.D(net4),
    .CK(clk1));
 DFF_X1 load6 (.D(net2),
    .CK(clk1));
 DFF_X1 load7 (.D(net2),
    .CK(clk1));
 DFF_X1 load8 (.D(net3),
    .CK(clk1));
 DFF_X1 load9 (.D(net2),
    .CK(clk1));
endmodule
