 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: Elevador_3pisos                     Date: 11- 9-2022,  6:12PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
10 /72  ( 14%) 93  /360  ( 26%) 24 /216 ( 11%)   10 /72  ( 14%) 15 /34  ( 44%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18       12/54       77/90       5/ 9
FB2           0/18        0/54        0/90       6/ 9
FB3           3/18       12/54       16/90       2/ 9
FB4           0/18        0/54        0/90       2/ 7
             -----       -----       -----      -----    
             10/72       24/216      93/360     15/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    12      28
Output        :    6           6    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     15          15

** Power Data **

There are 10 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'E_dis<3>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'E_dis<2>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'E_dis<1>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'E_dis<0>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<6>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<5>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<4>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<3>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<2>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<1>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'D_out<0>_OBUF' is missing an input and
   will be deleted.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
led<3>              5     5     FB1_2   1    I/O     O       STD  FAST RESET
led<2>              6     5     FB1_5   2    I/O     O       STD  FAST RESET
led<1>              5     5     FB1_6   3    I/O     O       STD  FAST RESET
led<0>              6     5     FB1_8   4    I/O     O       STD  FAST RESET
mdw                 2     5     FB3_8   13   I/O     O       STD  FAST RESET
mup                 3     5     FB3_9   14   I/O     O       STD  FAST RESET

** 4 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
state_FSM_FFd4      18    12    FB1_10  STD  RESET
state_FSM_FFd3      20    12    FB1_14  STD  RESET
state_FSM_FFd2      17    12    FB1_17  STD  RESET
state_FSM_FFd1      11    12    FB3_17  STD  RESET

** 9 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_9   5    GCK/I/O GCK
p2                  FB2_2   35   I/O     I
p3                  FB2_5   36   I/O     I
f1                  FB2_6   37   I/O     I
f2                  FB2_8   38   I/O     I
f3                  FB2_9   39   GSR/I/O I
s                   FB2_14  42   GTS/I/O I
reset               FB4_8   27   I/O     I
p1                  FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\2   3     FB1_1         (b)     (b)
led<3>                5       0     0   0     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0   \/1   4     FB1_4         (b)     (b)
led<2>                6       1<-   0   0     FB1_5   2     I/O     O
led<1>                5       0     0   0     FB1_6   3     I/O     O
(unused)              0       0   \/4   1     FB1_7         (b)     (b)
led<0>                6       4<- \/3   0     FB1_8   4     I/O     O
(unused)              0       0   \/5   0     FB1_9   5     GCK/I/O GCK
state_FSM_FFd4       18      13<-   0   0     FB1_10        (b)     (b)
(unused)              0       0   /\5   0     FB1_11  6     GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
state_FSM_FFd3       20      15<-   0   0     FB1_14  7     GCK/I/O (b)
(unused)              0       0   /\5   0     FB1_15  8     I/O     (b)
(unused)              0       0   \/5   0     FB1_16        (b)     (b)
state_FSM_FFd2       17      12<-   0   0     FB1_17  9     I/O     (b)
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: f1                 5: p2                 9: state_FSM_FFd1 
  2: f2                 6: p3                10: state_FSM_FFd2 
  3: f3                 7: reset             11: state_FSM_FFd3 
  4: p1                 8: s                 12: state_FSM_FFd4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
led<3>               ......X.XXXX............................ 5
led<2>               ......X.XXXX............................ 5
led<1>               ......X.XXXX............................ 5
led<0>               ......X.XXXX............................ 5
state_FSM_FFd4       XXXXXXXXXXXX............................ 12
state_FSM_FFd3       XXXXXXXXXXXX............................ 12
state_FSM_FFd2       XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     I
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
mdw                   2       0     0   3     FB3_8   13    I/O     O
mup                   3       0     0   2     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0   \/1   4     FB3_16  24    I/O     (b)
state_FSM_FFd1       11       6<-   0   0     FB3_17  22    I/O     (b)
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: f1                 5: p2                 9: state_FSM_FFd1 
  2: f2                 6: p3                10: state_FSM_FFd2 
  3: f3                 7: reset             11: state_FSM_FFd3 
  4: p1                 8: s                 12: state_FSM_FFd4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
mdw                  ......X.XXXX............................ 5
mup                  ......X.XXXX............................ 5
state_FSM_FFd1       XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

























FDCPE_led0: FDCPE port map (led(0),led_D(0),clk,'0','0',reset);
led_D(0) <= ((EXP8_.EXP)
	OR (state_FSM_FFd1 AND state_FSM_FFd2));

FDCPE_led1: FDCPE port map (led(1),led_D(1),clk,'0','0',reset);
led_D(1) <= ((NOT state_FSM_FFd4 AND state_FSM_FFd2)
	OR (state_FSM_FFd3 AND state_FSM_FFd2)
	OR (NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND state_FSM_FFd3)
	OR (state_FSM_FFd4 AND state_FSM_FFd1 AND NOT state_FSM_FFd3 AND 
	NOT state_FSM_FFd2));

FDCPE_led2: FDCPE port map (led(2),led_D(2),clk,'0','0',reset);
led_D(2) <= ((EXP7_.EXP)
	OR (NOT state_FSM_FFd1 AND state_FSM_FFd2)
	OR (state_FSM_FFd4 AND NOT state_FSM_FFd1 AND NOT state_FSM_FFd3)
	OR (state_FSM_FFd4 AND NOT state_FSM_FFd3 AND state_FSM_FFd2)
	OR (NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND state_FSM_FFd3));

FDCPE_led3: FDCPE port map (led(3),led_D(3),clk,'0','0',reset);
led_D(3) <= ((state_FSM_FFd4 AND state_FSM_FFd1 AND state_FSM_FFd2)
	OR (state_FSM_FFd4 AND NOT state_FSM_FFd1 AND state_FSM_FFd3)
	OR (NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND NOT state_FSM_FFd3)
	OR (NOT state_FSM_FFd4 AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2));

FDCPE_mdw: FDCPE port map (mdw,mdw_D,clk,'0','0');
mdw_D <= ((reset AND state_FSM_FFd1 AND state_FSM_FFd2)
	OR (reset AND NOT state_FSM_FFd4 AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd3));

FDCPE_mup: FDCPE port map (mup,mup_D,clk,'0','0');
mup_D <= ((reset AND state_FSM_FFd4 AND NOT state_FSM_FFd3 AND 
	NOT state_FSM_FFd2)
	OR (reset AND NOT state_FSM_FFd4 AND state_FSM_FFd1 AND 
	state_FSM_FFd3)
	OR (reset AND NOT state_FSM_FFd4 AND state_FSM_FFd3 AND 
	NOT state_FSM_FFd2));

FDCPE_state_FSM_FFd1: FDCPE port map (state_FSM_FFd1,state_FSM_FFd1_D,clk,'0','0');
state_FSM_FFd1_D <= ((EXP16_.EXP)
	OR (EXP17_.EXP)
	OR (NOT f1 AND NOT f2 AND reset AND state_FSM_FFd1 AND 
	state_FSM_FFd3)
	OR (NOT f1 AND NOT f2 AND reset AND state_FSM_FFd1 AND 
	state_FSM_FFd2)
	OR (NOT f1 AND reset AND NOT state_FSM_FFd4 AND state_FSM_FFd1 AND 
	state_FSM_FFd3)
	OR (f2 AND reset AND state_FSM_FFd4 AND state_FSM_FFd1 AND 
	state_FSM_FFd2)
	OR (f3 AND reset AND state_FSM_FFd4 AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd3 AND NOT state_FSM_FFd2));

FTCPE_state_FSM_FFd2: FTCPE port map (state_FSM_FFd2,state_FSM_FFd2_T,clk,'0','0');
state_FSM_FFd2_T <= ((EXP14_.EXP)
	OR (EXP15_.EXP)
	OR (NOT reset AND state_FSM_FFd2)
	OR (f2 AND state_FSM_FFd4 AND NOT state_FSM_FFd3 AND 
	state_FSM_FFd2)
	OR (f1 AND reset AND NOT state_FSM_FFd4 AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd2)
	OR (f2 AND reset AND state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3)
	OR (NOT f3 AND f1 AND reset AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd3 AND NOT state_FSM_FFd2));

FTCPE_state_FSM_FFd3: FTCPE port map (state_FSM_FFd3,state_FSM_FFd3_T,clk,'0','0');
state_FSM_FFd3_T <= ((EXP12_.EXP)
	OR (EXP13_.EXP)
	OR (NOT reset AND state_FSM_FFd3)
	OR (f3 AND NOT f1 AND NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	state_FSM_FFd3 AND state_FSM_FFd2)
	OR (f3 AND NOT f2 AND NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (f3 AND reset AND state_FSM_FFd4 AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (f1 AND reset AND state_FSM_FFd4 AND state_FSM_FFd1 AND 
	NOT state_FSM_FFd3 AND NOT state_FSM_FFd2));

FTCPE_state_FSM_FFd4: FTCPE port map (state_FSM_FFd4,state_FSM_FFd4_T,clk,'0','0');
state_FSM_FFd4_T <= ((EXP9_.EXP)
	OR (EXP10_.EXP)
	OR (NOT p2 AND f3 AND NOT f2 AND state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3)
	OR (p1 AND f3 AND NOT f2 AND state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3)
	OR (f3 AND s AND NOT f2 AND state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3)
	OR (f3 AND p3 AND NOT f2 AND state_FSM_FFd4 AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3)
	OR (f3 AND NOT f1 AND NOT f2 AND reset AND NOT state_FSM_FFd1 AND 
	NOT state_FSM_FFd3 AND NOT state_FSM_FFd2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 led<3>                           23 GND                           
  2 led<2>                           24 KPR                           
  3 led<1>                           25 KPR                           
  4 led<0>                           26 KPR                           
  5 clk                              27 reset                         
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 p1                            
 13 mdw                              35 p2                            
 14 mup                              36 p3                            
 15 TDI                              37 f1                            
 16 TMS                              38 f2                            
 17 TCK                              39 f3                            
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 s                             
 21 VCC                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
