Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date             : Tue Oct  8 20:13:13 2024
| Host             : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command          : report_power -file SPW_ZynqSetup_wrapper_power_routed.rpt -pb SPW_ZynqSetup_wrapper_power_summary_routed.pb -rpx SPW_ZynqSetup_wrapper_power_routed.rpx
| Design           : SPW_ZynqSetup_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.818        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.673        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.0         |
| Junction Temperature (C) | 46.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        7 |       --- |             --- |
| Slice Logic              |     0.001 |     7321 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2404 |     53200 |            4.52 |
|   CARRY4                 |    <0.001 |      102 |     13300 |            0.77 |
|   Register               |    <0.001 |     3449 |    106400 |            3.24 |
|   LUT as Shift Register  |    <0.001 |      150 |     17400 |            0.86 |
|   Others                 |     0.000 |      459 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |     17400 |            0.10 |
| Signals                  |     0.001 |     5263 |       --- |             --- |
| Block RAM                |    <0.001 |        4 |       140 |            2.86 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |        4 |       200 |            2.00 |
| PS7                      |     1.558 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     1.818 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.010 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.074 |       0.058 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.736 |       0.704 |      0.032 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                            | Constraint (ns) |
+------------------------------------+-------------------------------------------------------------------+-----------------+
| TX_clk_SPW_ZynqSetup_clk_wiz_0_0   | SPW_ZynqSetup_i/clk_wiz_0/inst/TX_clk_SPW_ZynqSetup_clk_wiz_0_0   |            25.0 |
| clk_fpga_0                         | SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK0               |            25.0 |
| clk_fpga_0                         | SPW_ZynqSetup_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            25.0 |
| clkfbout_SPW_ZynqSetup_clk_wiz_0_0 | SPW_ZynqSetup_i/clk_wiz_0/inst/clkfbout_SPW_ZynqSetup_clk_wiz_0_0 |            25.0 |
| virtual_rxclk                      | SPW_Din                                                           |            25.0 |
| virtual_rxclk                      | SPW_Sin                                                           |            25.0 |
+------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| SPW_ZynqSetup_wrapper     |     1.673 |
|   SPW_ZynqSetup_i         |     1.673 |
|     SpaceWire_light_AXI_0 |     0.003 |
|       U0                  |     0.003 |
|     axi_dma_0             |     0.003 |
|       U0                  |     0.003 |
|     axi_mem_intercon      |     0.001 |
|     clk_wiz_0             |     0.105 |
|       inst                |     0.105 |
|     processing_system7_0  |     1.558 |
|       inst                |     1.558 |
|     ps7_0_axi_periph      |     0.002 |
|       s00_couplers        |     0.002 |
+---------------------------+-----------+


