// Seed: 1304489366
module module_0;
  tri0 id_2, id_3;
  reg id_4;
  assign {-1'h0, id_4} = "" | id_4;
  supply1 id_5;
  assign id_2 = 1;
  assign id_2 = id_5;
  always id_4 <= -1;
  assign id_4 = -1;
  wire id_6;
  wire id_7, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_1 = -1'b0;
endmodule
