Fitter Status : Successful - Sun Jul 19 12:11:24 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CAP
Top-level Entity Name : Register_File
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 11 %
    Combinational ALUTs : 740 / 12,480 ( 6 % )
    Dedicated logic registers : 1,024 / 12,480 ( 8 % )
Total registers : 1024
Total pins : 114 / 343 ( 33 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
