#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 22 11:19:59 2016
# Process ID: 10790
# Current directory: /home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.215 ; gain = 354.664 ; free physical = 110 ; free virtual = 4181
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1313.234 ; gain = 35.016 ; free physical = 103 ; free virtual = 4174
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14e4bf426

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd8511b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 55 ; free virtual = 3855

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1473 cells.
Phase 2 Constant Propagation | Checksum: 189460272

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 36 ; free virtual = 3825

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4845 unconnected nets.
INFO: [Opt 31-11] Eliminated 1759 unconnected cells.
Phase 3 Sweep | Checksum: 11b2f802c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 52 ; free virtual = 3837

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 52 ; free virtual = 3837
Ending Logic Optimization Task | Checksum: 11b2f802c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 50 ; free virtual = 3836

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11b2f802c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1711.727 ; gain = 0.000 ; free physical = 45 ; free virtual = 3831
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1711.727 ; gain = 441.512 ; free physical = 45 ; free virtual = 3831
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1743.742 ; gain = 0.000 ; free physical = 41 ; free virtual = 3830
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1743.754 ; gain = 0.000 ; free physical = 33 ; free virtual = 3832
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1743.754 ; gain = 0.000 ; free physical = 32 ; free virtual = 3831

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a02e6f56

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1743.754 ; gain = 0.000 ; free physical = 32 ; free virtual = 3831
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a02e6f56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.742 ; gain = 17.988 ; free physical = 30 ; free virtual = 3819

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a02e6f56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.742 ; gain = 17.988 ; free physical = 35 ; free virtual = 3818

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 21cc78f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.742 ; gain = 17.988 ; free physical = 35 ; free virtual = 3818
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be640e0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.742 ; gain = 17.988 ; free physical = 35 ; free virtual = 3818

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1a91523fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.742 ; gain = 17.988 ; free physical = 29 ; free virtual = 3810
Phase 1.2.1 Place Init Design | Checksum: 1831ed174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.387 ; gain = 28.633 ; free physical = 31 ; free virtual = 3782
Phase 1.2 Build Placer Netlist Model | Checksum: 1831ed174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.387 ; gain = 28.633 ; free physical = 31 ; free virtual = 3782

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1831ed174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.387 ; gain = 28.633 ; free physical = 31 ; free virtual = 3782
Phase 1.3 Constrain Clocks/Macros | Checksum: 1831ed174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.387 ; gain = 28.633 ; free physical = 31 ; free virtual = 3782
Phase 1 Placer Initialization | Checksum: 1831ed174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.387 ; gain = 28.633 ; free physical = 31 ; free virtual = 3782

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a09f38a0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 35 ; free virtual = 3786

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a09f38a0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3786

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1da92893b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3776

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e83a79a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 29 ; free virtual = 3774

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e83a79a1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 30 ; free virtual = 3774

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 27de9669d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 32 ; free virtual = 3773

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 27de9669d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 30 ; free virtual = 3772

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 10ef27ead

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 10ef27ead

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 10ef27ead

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 10ef27ead

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770
Phase 3.7 Small Shape Detail Placement | Checksum: 10ef27ead

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1cad01c92

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770
Phase 3 Detail Placement | Checksum: 1cad01c92

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3770

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 2947853de

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 30 ; free virtual = 3763

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 2947853de

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 32 ; free virtual = 3761

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 2947853de

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 38 ; free virtual = 3767

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1a5f5e369

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 38 ; free virtual = 3767
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1a5f5e369

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 38 ; free virtual = 3767
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1a5f5e369

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 38 ; free virtual = 3767

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.436. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1470171ca

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 38 ; free virtual = 3767
Phase 4.1.3 Post Placement Optimization | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 37 ; free virtual = 3768
Phase 4.1 Post Commit Optimization | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 36 ; free virtual = 3768

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3763

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3762

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 36 ; free virtual = 3769
Phase 4.4 Placer Reporting | Checksum: 1470171ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 34 ; free virtual = 3767

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17b55dddc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3764
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b55dddc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3760
Ending Placer Task | Checksum: 153160cde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 1796.398 ; gain = 52.645 ; free physical = 31 ; free virtual = 3759
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 1796.398 ; gain = 52.648 ; free physical = 34 ; free virtual = 3759
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1796.398 ; gain = 0.000 ; free physical = 29 ; free virtual = 3750
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1796.398 ; gain = 0.000 ; free physical = 63 ; free virtual = 3734
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1796.398 ; gain = 0.000 ; free physical = 54 ; free virtual = 3732
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1796.398 ; gain = 0.000 ; free physical = 47 ; free virtual = 3726
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1796.398 ; gain = 0.000 ; free physical = 46 ; free virtual = 3725
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: fdf43256 ConstDB: 0 ShapeSum: 5521da88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13e832e45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1842.586 ; gain = 46.188 ; free physical = 58 ; free virtual = 3620

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e832e45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.586 ; gain = 51.188 ; free physical = 74 ; free virtual = 3638

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13e832e45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1861.586 ; gain = 65.188 ; free physical = 59 ; free virtual = 3624
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12ffc577c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1880.586 ; gain = 84.188 ; free physical = 58 ; free virtual = 3605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.594  | TNS=0.000  | WHS=-0.188 | THS=-157.910|

Phase 2 Router Initialization | Checksum: 10fded053

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 39 ; free virtual = 3586

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 178371bef

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 33 ; free virtual = 3580

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e24bcf47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 49 ; free virtual = 3597
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1defe49b1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 48 ; free virtual = 3597

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 25bce138d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 48 ; free virtual = 3597
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2343ed6c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 48 ; free virtual = 3597
Phase 4 Rip-up And Reroute | Checksum: 2343ed6c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 48 ; free virtual = 3597

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19eec5611

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19eec5611

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3588

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19eec5611

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3588
Phase 5 Delay and Skew Optimization | Checksum: 19eec5611

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3588

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1e478c3a3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 52 ; free virtual = 3600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1decdc596

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 52 ; free virtual = 3600

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.01028 %
  Global Horizontal Routing Utilization  = 5.7971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18a99b9af

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 52 ; free virtual = 3600

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a99b9af

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 51 ; free virtual = 3599

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aec2e7e8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 41 ; free virtual = 3590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aec2e7e8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 41 ; free virtual = 3589
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3589

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1891.578 ; gain = 95.180 ; free physical = 40 ; free virtual = 3589
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1907.586 ; gain = 0.000 ; free physical = 30 ; free virtual = 3587
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mikkeljaedicke/Zynq_Book/small_motor2/small_motor2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 22 11:22:58 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.973 ; gain = 303.348 ; free physical = 40 ; free virtual = 3287
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 11:22:59 2016...
