<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\impl\gwsynthesis\gowin_picorv32.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\src\picorv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V2\src\picorv32.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 19 19:22:30 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13152</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10408</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>46</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>335</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">32.696(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>-981.972</td>
<td>335</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.293</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_20_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>15.235</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.243</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/instr_dret_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>15.185</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.219</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_21_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>15.161</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.170</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>15.112</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.170</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_31_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>15.112</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.921</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.863</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.849</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_18_s1/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.791</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.805</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_5_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.747</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.793</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_14_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.735</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.792</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_9_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.734</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.792</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_12_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.734</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.787</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_1_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.729</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.738</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_24_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.680</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.724</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.666</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.677</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_14_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.619</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.669</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_22_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.610</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.665</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_15_s1/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.607</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.665</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.607</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.663</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_23_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.605</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.654</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_10_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.596</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.654</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_11_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.596</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.614</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_1_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.556</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.602</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_13_s0/CE</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.544</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.543</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.485</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.540</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_0_s0/D</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>14.482</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.236</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[8]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.354</td>
</tr>
<tr>
<td>2</td>
<td>0.319</td>
<td>Gowin_PicoRV32_Top_inst/core/cmt_dcause_ena_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>3</td>
<td>0.320</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_0_s0/WAD[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>4</td>
<td>0.321</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_2_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.324</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/WAD[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>6</td>
<td>0.332</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>7</td>
<td>0.343</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_6_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADA[5]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>8</td>
<td>0.345</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>9</td>
<td>0.345</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>10</td>
<td>0.355</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[11]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>11</td>
<td>0.355</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[8]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>12</td>
<td>0.356</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[11]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>13</td>
<td>0.357</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_14_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[13]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>14</td>
<td>0.357</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_11_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[10]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>15</td>
<td>0.368</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_13_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_2_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.617</td>
</tr>
<tr>
<td>16</td>
<td>0.369</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>17</td>
<td>0.371</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADB[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>18</td>
<td>0.371</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADA[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>2</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>3</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>4</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>5</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>6</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>7</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>8</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>9</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>10</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>11</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>12</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>13</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>14</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>15</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>16</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>17</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>18</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>19</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>20</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>21</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>22</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>23</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>24</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
<tr>
<td>25</td>
<td>5.065</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>4.876</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>2</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>3</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>4</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>5</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>6</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>7</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>8</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>9</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>10</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>11</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>12</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>13</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>14</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>15</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>16</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>17</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>18</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>19</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>20</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>21</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>22</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>23</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>24</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>25</td>
<td>1.196</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_14_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_12_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_8_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/addr_reg_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_imm_uj_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[4]_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[20]_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>23.098</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s8/I0</td>
</tr>
<tr>
<td>23.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s8/F</td>
</tr>
<tr>
<td>24.225</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2213_s1/I1</td>
</tr>
<tr>
<td>24.780</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2213_s1/F</td>
</tr>
<tr>
<td>25.634</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2214_s0/I0</td>
</tr>
<tr>
<td>26.183</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2214_s0/F</td>
</tr>
<tr>
<td>26.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_20_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.326, 34.960%; route: 9.677, 63.517%; tC2Q: 0.232, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/instr_dret_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>19.883</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s1/I0</td>
</tr>
<tr>
<td>20.336</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s1/F</td>
</tr>
<tr>
<td>20.858</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5359_s8/I1</td>
</tr>
<tr>
<td>21.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5359_s8/F</td>
</tr>
<tr>
<td>22.069</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5359_s5/I0</td>
</tr>
<tr>
<td>22.586</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5359_s5/F</td>
</tr>
<tr>
<td>23.663</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5359_s1/I3</td>
</tr>
<tr>
<td>24.180</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5359_s1/F</td>
</tr>
<tr>
<td>25.564</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5359_s0/I0</td>
</tr>
<tr>
<td>26.134</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5359_s0/F</td>
</tr>
<tr>
<td>26.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/instr_dret_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/instr_dret_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/instr_dret_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.347, 35.213%; route: 9.606, 63.259%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>23.098</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s8/I0</td>
</tr>
<tr>
<td>23.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s8/F</td>
</tr>
<tr>
<td>24.225</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2213_s1/I1</td>
</tr>
<tr>
<td>24.780</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2213_s1/F</td>
</tr>
<tr>
<td>25.739</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2213_s0/I0</td>
</tr>
<tr>
<td>26.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2213_s0/F</td>
</tr>
<tr>
<td>26.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_21_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.148, 33.955%; route: 9.781, 64.515%; tC2Q: 0.232, 1.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>22.932</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s9/I2</td>
</tr>
<tr>
<td>23.449</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C17[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s9/F</td>
</tr>
<tr>
<td>24.398</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s3/I0</td>
</tr>
<tr>
<td>24.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s3/F</td>
</tr>
<tr>
<td>25.511</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2205_s0/I2</td>
</tr>
<tr>
<td>26.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2205_s0/F</td>
</tr>
<tr>
<td>26.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 34.993%; route: 9.592, 63.472%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>22.932</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s9/I2</td>
</tr>
<tr>
<td>23.449</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C17[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s9/F</td>
</tr>
<tr>
<td>24.398</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s3/I0</td>
</tr>
<tr>
<td>24.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s3/F</td>
</tr>
<tr>
<td>25.511</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s0/I2</td>
</tr>
<tr>
<td>26.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s0/F</td>
</tr>
<tr>
<td>26.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_31_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 34.993%; route: 9.592, 63.472%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.291</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1864_s3/I2</td>
</tr>
<tr>
<td>18.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1864_s3/F</td>
</tr>
<tr>
<td>18.666</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1864_s1/I3</td>
</tr>
<tr>
<td>19.119</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1864_s1/F</td>
</tr>
<tr>
<td>20.637</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2207_s13/I0</td>
</tr>
<tr>
<td>21.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2207_s13/F</td>
</tr>
<tr>
<td>23.055</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2207_s5/I3</td>
</tr>
<tr>
<td>23.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2207_s5/F</td>
</tr>
<tr>
<td>24.520</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2207_s1/I2</td>
</tr>
<tr>
<td>25.069</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2207_s1/F</td>
</tr>
<tr>
<td>25.242</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2207_s0/I0</td>
</tr>
<tr>
<td>25.812</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2207_s0/F</td>
</tr>
<tr>
<td>25.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.417, 36.447%; route: 9.214, 61.992%; tC2Q: 0.232, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>21.090</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2226_s4/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2226_s4/F</td>
</tr>
<tr>
<td>22.936</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5772_s5/I2</td>
</tr>
<tr>
<td>23.389</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5772_s5/F</td>
</tr>
<tr>
<td>23.640</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s2/I1</td>
</tr>
<tr>
<td>24.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s2/F</td>
</tr>
<tr>
<td>24.870</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/I2</td>
</tr>
<tr>
<td>25.197</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/F</td>
</tr>
<tr>
<td>25.739</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_18_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.268, 35.617%; route: 9.291, 62.814%; tC2Q: 0.232, 1.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.696</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.173%; route: 9.033, 61.254%; tC2Q: 0.232, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.684</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.205%; route: 9.021, 61.221%; tC2Q: 0.232, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.683</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.207%; route: 9.020, 61.218%; tC2Q: 0.232, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.683</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.207%; route: 9.020, 61.218%; tC2Q: 0.232, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.406</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/I3</td>
</tr>
<tr>
<td>18.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/F</td>
</tr>
<tr>
<td>19.451</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/I2</td>
</tr>
<tr>
<td>20.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C19[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/F</td>
</tr>
<tr>
<td>21.670</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s2/I0</td>
</tr>
<tr>
<td>22.041</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s2/F</td>
</tr>
<tr>
<td>22.735</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s0/I2</td>
</tr>
<tr>
<td>23.290</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s0/F</td>
</tr>
<tr>
<td>23.992</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5715_s4/I0</td>
</tr>
<tr>
<td>24.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5715_s4/F</td>
</tr>
<tr>
<td>25.307</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5715_s0/I3</td>
</tr>
<tr>
<td>25.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5715_s0/F</td>
</tr>
<tr>
<td>25.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/decoded_rs1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_1_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.326, 36.159%; route: 9.171, 62.266%; tC2Q: 0.232, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>23.098</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s8/I0</td>
</tr>
<tr>
<td>23.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s8/F</td>
</tr>
<tr>
<td>24.515</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s2/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s2/F</td>
</tr>
<tr>
<td>25.257</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s0/I1</td>
</tr>
<tr>
<td>25.628</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s0/F</td>
</tr>
<tr>
<td>25.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_24_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.163, 35.171%; route: 9.285, 63.248%; tC2Q: 0.232, 1.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.406</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/I3</td>
</tr>
<tr>
<td>18.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/F</td>
</tr>
<tr>
<td>19.451</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/I2</td>
</tr>
<tr>
<td>20.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C19[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/F</td>
</tr>
<tr>
<td>21.670</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s2/I0</td>
</tr>
<tr>
<td>22.041</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s2/F</td>
</tr>
<tr>
<td>22.735</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s0/I2</td>
</tr>
<tr>
<td>23.290</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s0/F</td>
</tr>
<tr>
<td>24.344</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5713_s3/I2</td>
</tr>
<tr>
<td>24.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5713_s3/F</td>
</tr>
<tr>
<td>25.066</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5713_s0/I3</td>
</tr>
<tr>
<td>25.615</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5713_s0/F</td>
</tr>
<tr>
<td>25.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.498, 37.489%; route: 8.936, 60.929%; tC2Q: 0.232, 1.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>22.932</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s9/I2</td>
</tr>
<tr>
<td>23.449</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C17[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s9/F</td>
</tr>
<tr>
<td>24.127</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2204_s2/I0</td>
</tr>
<tr>
<td>24.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2204_s2/F</td>
</tr>
<tr>
<td>24.998</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2220_s0/I1</td>
</tr>
<tr>
<td>25.568</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2220_s0/F</td>
</tr>
<tr>
<td>25.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_14_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.309, 36.316%; route: 9.078, 62.097%; tC2Q: 0.232, 1.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.494</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2221_s4/I1</td>
</tr>
<tr>
<td>19.011</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2221_s4/F</td>
</tr>
<tr>
<td>19.529</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5753_s1/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5753_s1/F</td>
</tr>
<tr>
<td>20.797</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5706_s3/I0</td>
</tr>
<tr>
<td>21.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5706_s3/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2212_s15/I3</td>
</tr>
<tr>
<td>22.505</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2212_s15/F</td>
</tr>
<tr>
<td>23.930</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2212_s1/I0</td>
</tr>
<tr>
<td>24.383</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2212_s1/F</td>
</tr>
<tr>
<td>25.188</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2212_s0/I0</td>
</tr>
<tr>
<td>25.559</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2212_s0/F</td>
</tr>
<tr>
<td>25.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_22_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.148, 35.235%; route: 9.230, 63.177%; tC2Q: 0.232, 1.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>21.090</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2226_s4/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2226_s4/F</td>
</tr>
<tr>
<td>22.936</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5772_s5/I2</td>
</tr>
<tr>
<td>23.389</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5772_s5/F</td>
</tr>
<tr>
<td>23.640</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s2/I1</td>
</tr>
<tr>
<td>24.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s2/F</td>
</tr>
<tr>
<td>24.870</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/I2</td>
</tr>
<tr>
<td>25.197</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/F</td>
</tr>
<tr>
<td>25.556</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_15_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.268, 36.065%; route: 9.107, 62.347%; tC2Q: 0.232, 1.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>21.090</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2226_s4/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2226_s4/F</td>
</tr>
<tr>
<td>22.936</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5772_s5/I2</td>
</tr>
<tr>
<td>23.389</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5772_s5/F</td>
</tr>
<tr>
<td>23.640</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s2/I1</td>
</tr>
<tr>
<td>24.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s2/F</td>
</tr>
<tr>
<td>24.870</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/I2</td>
</tr>
<tr>
<td>25.197</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s4/F</td>
</tr>
<tr>
<td>25.556</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.268, 36.065%; route: 9.107, 62.347%; tC2Q: 0.232, 1.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.823</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/I2</td>
</tr>
<tr>
<td>19.194</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s3/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/I1</td>
</tr>
<tr>
<td>20.671</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>21.903</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5376_s2/I1</td>
</tr>
<tr>
<td>22.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5376_s2/F</td>
</tr>
<tr>
<td>23.098</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2210_s8/I0</td>
</tr>
<tr>
<td>23.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2210_s8/F</td>
</tr>
<tr>
<td>23.807</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2211_s1/I1</td>
</tr>
<tr>
<td>24.178</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2211_s1/F</td>
</tr>
<tr>
<td>24.984</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2211_s0/I0</td>
</tr>
<tr>
<td>25.554</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2211_s0/F</td>
</tr>
<tr>
<td>25.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_23_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.163, 35.351%; route: 9.210, 63.060%; tC2Q: 0.232, 1.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.544</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.559%; route: 8.882, 60.851%; tC2Q: 0.232, 1.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.544</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.559%; route: 8.882, 60.851%; tC2Q: 0.232, 1.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.505</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.661%; route: 8.842, 60.745%; tC2Q: 0.232, 1.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>20.823</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5416_s1/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C17[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5416_s1/F</td>
</tr>
<tr>
<td>22.562</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>23.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>23.339</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>23.801</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>23.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.493</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_16bit_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.482, 37.692%; route: 8.830, 60.713%; tC2Q: 0.232, 1.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.228</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/I2</td>
</tr>
<tr>
<td>17.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s8/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/I3</td>
</tr>
<tr>
<td>18.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s2/F</td>
</tr>
<tr>
<td>19.417</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/I1</td>
</tr>
<tr>
<td>19.870</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>21.090</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2226_s4/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2226_s4/F</td>
</tr>
<tr>
<td>22.936</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5772_s5/I2</td>
</tr>
<tr>
<td>23.389</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5772_s5/F</td>
</tr>
<tr>
<td>23.640</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s2/I1</td>
</tr>
<tr>
<td>24.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s2/F</td>
</tr>
<tr>
<td>24.864</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n1860_s0/I2</td>
</tr>
<tr>
<td>25.434</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n1860_s0/F</td>
</tr>
<tr>
<td>25.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.511, 38.045%; route: 8.742, 60.353%; tC2Q: 0.232, 1.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n7354_s1/I2</td>
</tr>
<tr>
<td>14.241</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n7354_s1/F</td>
</tr>
<tr>
<td>14.244</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/I2</td>
</tr>
<tr>
<td>14.697</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s7/F</td>
</tr>
<tr>
<td>15.620</td>
<td>0.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/I3</td>
</tr>
<tr>
<td>16.137</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>17.178</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>17.549</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>18.406</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/I3</td>
</tr>
<tr>
<td>18.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s19/F</td>
</tr>
<tr>
<td>19.451</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/I2</td>
</tr>
<tr>
<td>20.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C19[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_30_s0/F</td>
</tr>
<tr>
<td>21.670</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s2/I0</td>
</tr>
<tr>
<td>22.041</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s2/F</td>
</tr>
<tr>
<td>22.735</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5407_s0/I2</td>
</tr>
<tr>
<td>23.290</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C24[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5407_s0/F</td>
</tr>
<tr>
<td>24.505</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5716_s5/I3</td>
</tr>
<tr>
<td>24.967</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C19[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5716_s5/F</td>
</tr>
<tr>
<td>24.968</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n5716_s0/I3</td>
</tr>
<tr>
<td>25.430</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n5716_s0/F</td>
</tr>
<tr>
<td>25.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/decoded_rs1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_rs1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.324, 36.764%; route: 8.926, 61.634%; tC2Q: 0.232, 1.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.152, 42.893%; tC2Q: 0.202, 57.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/cmt_dcause_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/cmt_dcause_ena_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/cmt_dcause_ena_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_csr/dcause_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R41C50[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_0_s0/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.136%; tC2Q: 0.202, 60.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R41C51[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_2_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.258%; tC2Q: 0.202, 60.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R34C41[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C41</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R41C50[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_3_s0/Q</td>
</tr>
<tr>
<td>1.204</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 41.564%; tC2Q: 0.201, 58.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>101</td>
<td>R24C21[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.140%; tC2Q: 0.202, 43.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>70</td>
<td>R30C32[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.418%; tC2Q: 0.202, 43.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>70</td>
<td>R30C32[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.418%; tC2Q: 0.202, 43.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.329%; tC2Q: 0.202, 42.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.374%; tC2Q: 0.202, 42.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R30C32[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_14_s0/Q</td>
</tr>
<tr>
<td>1.335</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.469%; tC2Q: 0.202, 42.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.335</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C22[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_wdata_13_s0/Q</td>
</tr>
<tr>
<td>1.476</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.415, 67.236%; tC2Q: 0.202, 32.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.543%; tC2Q: 0.202, 41.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.671%; tC2Q: 0.202, 41.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_1_memory_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.671%; tC2Q: 0.202, 41.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C51[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n12_s2/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n12_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R47C48[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n57_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n57_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C48[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n56_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n56_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C46[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n53_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n53_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C46[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n50_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n50_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R47C47[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n48_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n48_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n46_s0/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/n46_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>11.342</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>11.795</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>13.671</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>14.226</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R43C36[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>20.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 20.671%; route: 3.636, 74.572%; tC2Q: 0.232, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3761</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/addr_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/addr_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/addr_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_imm_uj_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_imm_uj_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/decoded_imm_uj_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[4]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[4]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[4]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[20]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[20]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[20]_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>918</td>
<td>n624_10</td>
<td>-0.235</td>
<td>1.992</td>
</tr>
<tr>
<td>545</td>
<td>decoded_rs[0]</td>
<td>8.392</td>
<td>2.716</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>9.217</td>
<td>2.070</td>
</tr>
<tr>
<td>184</td>
<td>cpu_state.cpu_state_ld_rs2</td>
<td>8.392</td>
<td>2.126</td>
</tr>
<tr>
<td>155</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>15.966</td>
<td>1.900</td>
</tr>
<tr>
<td>146</td>
<td>mem_addr_Z[2]</td>
<td>2.389</td>
<td>6.001</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>8.801</td>
<td>2.853</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[3]</td>
<td>2.360</td>
<td>5.477</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[4]</td>
<td>2.573</td>
<td>6.664</td>
</tr>
<tr>
<td>115</td>
<td>cpu_state.cpu_state_fetch</td>
<td>9.147</td>
<td>1.761</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C25</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R20C18</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C22</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C21</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C30</td>
<td>90.28%</td>
</tr>
<tr>
<td>R24C17</td>
<td>90.28%</td>
</tr>
<tr>
<td>R44C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C31</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_in -period 20 -waveform {0 10} [get_ports {clk_in}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
