--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml aceel_control.twx aceel_control.ncd -o aceel_control.twr
aceel_control.pcf -ucf accel_control.ucf

Design file:              aceel_control.ncd
Physical constraint file: aceel_control.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.699(R)|      SLOW  |   -2.873(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCLK_out    |         9.930(R)|      SLOW  |         5.690(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |        11.026(R)|      SLOW  |         5.513(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        12.310(R)|      SLOW  |         5.491(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        11.430(R)|      SLOW  |         5.743(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |        12.512(R)|      SLOW  |         5.413(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |        12.828(R)|      SLOW  |         5.522(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |        12.376(R)|      SLOW  |         5.648(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |        12.302(R)|      SLOW  |         5.495(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        11.574(R)|      SLOW  |         5.581(R)|      FAST  |clk_BUFGP         |   0.000|
led_state<0>|         8.887(R)|      SLOW  |         5.048(R)|      FAST  |clk_BUFGP         |   0.000|
led_state<1>|         9.076(R)|      SLOW  |         5.094(R)|      FAST  |clk_BUFGP         |   0.000|
led_state<2>|         8.877(R)|      SLOW  |         5.022(R)|      FAST  |clk_BUFGP         |   0.000|
led_state<3>|         8.354(R)|      SLOW  |         4.688(R)|      FAST  |clk_BUFGP         |   0.000|
lights<3>   |         9.915(R)|      SLOW  |         5.672(R)|      FAST  |clk_BUFGP         |   0.000|
lights<6>   |        10.743(R)|      SLOW  |         6.232(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.478|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SDI            |lights<4>      |    9.060|
button         |led<0>         |  102.018|
button         |led<1>         |  102.596|
button         |led<2>         |  102.173|
button         |led<3>         |  102.795|
button         |led<4>         |  102.065|
button         |led<5>         |  102.659|
button         |led<6>         |  102.458|
button         |led<7>         |  101.856|
button1        |led<0>         |  101.859|
button1        |led<1>         |  102.437|
button1        |led<2>         |  102.014|
button1        |led<3>         |  102.636|
button1        |led<4>         |  101.906|
button1        |led<5>         |  102.500|
button1        |led<6>         |  102.299|
button1        |led<7>         |  101.697|
---------------+---------------+---------+


Analysis completed Mon Dec 07 14:07:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



