# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831231

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 9624  
				add                 sp, sp, t1
i0000000000:	li                  x18, 10   
i0000000001:	ld                  a1, 120(sp)         
i0000000002:	srai                a5, a5, 8 
i0000000003:	ld                  a1, 240(sp)         
i0000000004:	ld                  s0, 40(sp)          
i0000000005:	addi                sp, sp, -512
i0000000006:	mulh                s0, a5, s0
i0000000007:	divuw               a0, a1, s0
				la                  sp, begin_signature
				li                  t1, 12064 
				add                 sp, sp, t1
i0000000008:	sw                  a0, 8(sp)           
i0000000009:	divuw               a1, s0, a1
i000000000a:	srli                s0, s0, 12
i000000000b:	srai                a4, a4, 11
i000000000c:	divuw               tp, s6, s8
i000000000d:	ld                  a1, 376(sp)         
i000000000e:	ld                  a1, -80(sp)         
				la                  sp, begin_signature
				li                  t1, 11152 
				add                 sp, sp, t1
i000000000f:	lw                  a2, 0(sp)           
i0000000010:	sub                 t6, t6, s10
i0000000011:	sw                  t5, 52(sp)          
i0000000012:	andi                a5, tp, -1854
i0000000013:	addi                a5, sp, 360
i0000000014:	divu                s11, a5, a5
i0000000015:	lbu                 t0, -1195(sp)       
i0000000016:	srli                s0, s0, 2 
i0000000017:	div                 t2, a5, a5
i0000000018:	sw                  a3, 28(sp)          
i0000000019:	lbu                 a1, 1057(sp)        
i000000001a:	addi                s0, sp, 116
i000000001b:	divuw               a1, s11, a6
i000000001c:	ld                  a6, -504(sp)        
				la                  sp, begin_signature
				li                  t1, 9056  
				add                 sp, sp, t1
i000000001d:	lwu                 s3, -396(sp)        
i000000001e:	fence.i                       
i000000001f:	rem                 s8, a3, s6
i0000000020:	fence.i                       
i0000000021:	slt                 s9, a2, t5
i0000000022:	subw                a2, a2, a2
i0000000023:	srai                a1, a1, 14
				la                  sp, begin_signature
				li                  t1, 2424  
				add                 sp, sp, t1
i0000000024:	sd                  s9, 104(sp)         
i0000000025:	fence.i                       
i0000000026:	sd                  a1, 200(sp)         
i0000000027:	remu                s0, s0, a5
i0000000028:	sd                  s10, 288(sp)        
				li                  x22, 12   
				addi                x18, x18, 1
				la                  sp, begin_signature
				li                  t1, 13872 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 12648 
				add                 sp, sp, t1
				rem                 s5, t6, s3
				srli                a4, a4, 10
				sltu                s9, s0, a5
				sd                  gp, 80(sp)          
				mulhsu              s0, a4, s0
				lwu                 a7, -1304(sp)       
				sw                  s1, 24(sp)          
	
b0000000029:
				beq                 x18, x22, 1f        
				la                  x22, i000000001e    
				jalr                x0, x22, 0          
				1: li x18, 10                           
	
				sw                  a4, 32(sp)          
				remuw               a4, s11, s4
				or                  s8, a5, a5
				add                 s10, zero, s0
				sw                  a4, 52(sp)          
				addiw               s0, s0, -25
				sd                  s1, 32(sp)          
i0000000029:	mulhsu              a5, s0, a1
i000000002a:	fence                         
i000000002b:	srai                a5, a5, 15
i000000002c:	srli                a5, a5, 16
i000000002d:	lwu                 s10, -1424(sp)      
i000000002e:	sw                  a1, 128(sp)         
i000000002f:	sll                 a7, a5, s0
i0000000030:	remuw               a2, a5, s0
i0000000031:	sraw                a1, t6, t5
i0000000032:	srlw                a1, s0, a5
i0000000033:	lw                  a5, 52(sp)          
i0000000034:	addi                sp, sp, 224
i0000000035:	mulhu               a1, a6, t2
i0000000036:	fence.i                       
i0000000037:	rem                 s10, a1, a5
i0000000038:	srai                a0, a0, 20
i0000000039:	lui                 t1, 11    
i000000003a:	xor                 a2, a2, s0
i000000003b:	fence.i                       
i000000003c:	addw                a5, a5, a2
i000000003d:	and                 a3, a3, s0
i000000003e:	ld                  a5, -1256(sp)       
i000000003f:	srai                s1, s1, 2 
i0000000040:	sllw                a5, s4, t1
i0000000041:	srli                a0, a0, 8 
i0000000042:	sd                  s8, -192(sp)        
i0000000043:	mulhsu              gp, t0, t5
i0000000044:	sw                  s0, 28(sp)          
i0000000045:	slli                a0, a0, 26
i0000000046:	addiw               a4, a4, -13
i0000000047:	sltu                s4, s0, s0
				la                  sp, begin_signature
				li                  t1, 11536 
				add                 sp, sp, t1
i0000000048:	lw                  a0, 0(sp)           
i0000000049:	addi                sp, sp, -336
i000000004a:	xor                 a1, a5, a1
i000000004b:	sub                 a1, a7, s7
i000000004c:	mul                 a5, s8, t6
				la                  sp, begin_signature
				li                  t1, 8696  
				add                 sp, sp, t1
i000000004d:	lwu                 a7, 1248(sp)        
i000000004e:	div                 a1, a0, zero
i000000004f:	sd                  a5, 1832(sp)        
i0000000050:	mulw                a0, s7, s6
				la                  sp, begin_signature
				li                  t1, 2936  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 11560 
				add                 sp, sp, t1
				lw                  a6, 4(sp)           
				srli                s1, s1, 6 
				subw                a5, a5, s1
				srli                a4, a4, 15
				fence.i                       
				lwu                 a5, 908(sp)         
				addi                a5, a5, -25
	
b0000000051:
				jal                 x0, i0000000061     
	
				mulw                t6, s0, a4
				addi                s1, s1, 10
				lhu                 gp, 316(sp)         
				sb                  t6, -30(sp)         
				sd                  a5, 96(sp)          
				addi                s3, zero, -20
				ld                  s1, -1992(sp)       
i0000000051:	lhu                 a5, 774(sp)         
i0000000052:	lwu                 s8, -728(sp)        
i0000000053:	sb                  a4, 1815(sp)        
i0000000054:	sb                  s11, 1053(sp)       
i0000000055:	sd                  s10, -552(sp)       
i0000000056:	auipc               s10, 464613
				la                  sp, begin_signature
				li                  t1, 7520  
				add                 sp, sp, t1
i0000000057:	lw                  t3, -532(sp)        
i0000000058:	lb                  tp, -175(sp)        
i0000000059:	lui                 s6, 273120
i000000005a:	divu                a7, s0, a5
i000000005b:	ori                 s0, s4, 1249
i000000005c:	ld                  a5, 1872(sp)        
i000000005d:	andi                s0, s0, 4 
i000000005e:	remuw               s0, a0, tp
i000000005f:	sub                 s0, s0, a4
i0000000060:	srlw                s0, a1, s0
i0000000061:	fence                         
i0000000062:	div                 a5, a0, t6
i0000000063:	sw                  a5, 4(sp)           
i0000000064:	lw                  a5, 40(sp)          
i0000000065:	divuw               s4, a1, s0
i0000000066:	addi                a4, sp, 396
i0000000067:	sd                  s1, 112(sp)         
i0000000068:	ld                  a4, 48(sp)          
i0000000069:	fence                         
i000000006a:	lhu                 t5, 150(sp)         
i000000006b:	mulw                a1, a1, a5
i000000006c:	lwu                 a1, 4(sp)           
i000000006d:	addiw               s0, s0, -30
i000000006e:	divw                a7, s0, a5
i000000006f:	or                  a5, zero, s11
				la                  sp, begin_signature
				li                  t1, 13368 
				add                 sp, sp, t1
i0000000070:	lbu                 zero, 300(sp)       
i0000000071:	fence.i                       
i0000000072:	andi                t0, t6, 1619
i0000000073:	sub                 a4, a4, a5
i0000000074:	srliw               a1, a1, 8 
i0000000075:	mulw                tp, s0, a5
i0000000076:	slt                 s1, a1, a5
i0000000077:	srliw               a6, t5, 4 
i0000000078:	rem                 a1, a1, a1
				li                  x23, 12   
				addi                x18, x18, 1
				la                  sp, begin_signature
				li                  t1, 8696  
				add                 sp, sp, t1
				sraw                s1, t6, s5
				fence                         
				sraw                s0, a5, s0
				ld                  s0, -1200(sp)       
				srai                s0, s0, 12
				srli                a4, a4, 1 
				fence                         
	
b0000000079:
				beq                 x18, x23, 1f        
				jal                 x1, i0000000059     
				1: li x18, 10                           
	
				lw                  s1, 20(sp)          
				fence.i                       
				fence                         
				divuw               a4, t6, s11
				sd                  s5, -312(sp)        
				sd                  t2, 1480(sp)        
				fence                         
i0000000079:	sra                 a1, t5, a3
i000000007a:	srlw                a4, s0, a1
i000000007b:	mulhsu              a3, a1, s0
i000000007c:	ld                  s10, 208(sp)        
				la                  sp, begin_signature
				li                  t1, 11952 
				add                 sp, sp, t1
i000000007d:	lh                  a7, -1740(sp)       
i000000007e:	addiw               s0, s0, 3 
i000000007f:	srai                s4, s0, 43
i0000000080:	subw                a0, s7, t3
i0000000081:	srli                a4, a4, 16
i0000000082:	divw                t3, a3, a2
i0000000083:	lb                  a5, 1763(sp)        
i0000000084:	fsrmi               x0, 2     
i0000000085:	ld                  a3, 24(sp)          
i0000000086:	srli                a5, a5, 15
i0000000087:	slli                s0, a1, 5 
i0000000088:	addiw               a2, a2, -28
i0000000089:	sh                  s0, -564(sp)        
i000000008a:	sub                 s0, s0, s1
i000000008b:	or                  gp, a5, a5
i000000008c:	sd                  a5, -616(sp)        
i000000008d:	addi                sp, sp, 128
i000000008e:	addi                a5, sp, 180
i000000008f:	addw                a4, a4, a2
i0000000090:	xori                s9, t3, -228
i0000000091:	sd                  a0, 40(sp)          
i0000000092:	sllw                a5, s8, s1
i0000000093:	sraw                s0, a0, s8
i0000000094:	sub                 a5, a5, a4
i0000000095:	rem                 s7, a5, a1
i0000000096:	srai                a3, a3, 10
i0000000097:	slliw               a1, s0, 4 
i0000000098:	addiw               a1, s0, 751
i0000000099:	sw                  s0, 24(sp)          
i000000009a:	ld                  a1, 128(sp)         
i000000009b:	or                  a3, a3, a4
i000000009c:	srli                a5, a5, 9 
i000000009d:	lw                  s1, 64(sp)          
