\hypertarget{struct_u_s_a_r_t___clock_init_type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___clock_init_type_def}\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}


U\+S\+A\+RT Clock Init Structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+usart.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ab9130e2347fea03337c4376666cccd3c}{U\+S\+A\+R\+T\+\_\+\+Clock}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ab6682632adcef3cb4955bc1e5cb1b262}{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_a0aaf7f45ceb123898a63c476aa9cc7f3}{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ad4ffff3608ed5d5657500476cbe22453}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_a229ba7c3f9a4d6d56513e6899f6c6693}{U\+S\+A\+R\+T\+\_\+\+Clock}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_a01450cba8a40cf9a624b25979dc6aa77}{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_abda3a2172bd5819e1c207dc0d1c822d8}{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ab1b28d63d2be6e57849666d78a4467bd}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT Clock Init Structure definition. 

Definition at line 37 of file stm32f10x\+\_\+usart.\+h.



\subsection{Member Data Documentation}
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clock}{USART_Clock}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Clock}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_ab9130e2347fea03337c4376666cccd3c}{}\label{struct_u_s_a_r_t___clock_init_type_def_ab9130e2347fea03337c4376666cccd3c}
Specifies whether the U\+S\+A\+RT clock is enabled or disabled. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock}{U\+S\+A\+R\+T\+\_\+\+Clock} 

Definition at line 39 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clock}{USART_Clock}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Clock}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_a229ba7c3f9a4d6d56513e6899f6c6693}{}\label{struct_u_s_a_r_t___clock_init_type_def_a229ba7c3f9a4d6d56513e6899f6c6693}
Specifies whether the U\+S\+A\+RT clock is enabled or disabled. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock}{U\+S\+A\+R\+T\+\_\+\+Clock} 

Definition at line 85 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}{USART_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_a0aaf7f45ceb123898a63c476aa9cc7f3}{}\label{struct_u_s_a_r_t___clock_init_type_def_a0aaf7f45ceb123898a63c476aa9cc7f3}
Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___phase}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase} 

Definition at line 41 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}{USART_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_abda3a2172bd5819e1c207dc0d1c822d8}{}\label{struct_u_s_a_r_t___clock_init_type_def_abda3a2172bd5819e1c207dc0d1c822d8}
Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___phase}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase} 

Definition at line 91 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}{USART_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_ab6682632adcef3cb4955bc1e5cb1b262}{}\label{struct_u_s_a_r_t___clock_init_type_def_ab6682632adcef3cb4955bc1e5cb1b262}
Specifies the steady state value of the serial clock. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___polarity}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity} 

Definition at line 40 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}{USART_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_a01450cba8a40cf9a624b25979dc6aa77}{}\label{struct_u_s_a_r_t___clock_init_type_def_a01450cba8a40cf9a624b25979dc6aa77}
Specifies the steady state value of the serial clock. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___polarity}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity} 

Definition at line 88 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}}
\index{U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}{USART_LastBit}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Last\+Bit}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_ad4ffff3608ed5d5657500476cbe22453}{}\label{struct_u_s_a_r_t___clock_init_type_def_ad4ffff3608ed5d5657500476cbe22453}
Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \hyperlink{group___u_s_a_r_t___last___bit}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit} 

Definition at line 42 of file stm32f10x\+\_\+usart.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}}
\index{U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}{USART_LastBit}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Last\+Bit}\hypertarget{struct_u_s_a_r_t___clock_init_type_def_ab1b28d63d2be6e57849666d78a4467bd}{}\label{struct_u_s_a_r_t___clock_init_type_def_ab1b28d63d2be6e57849666d78a4467bd}
Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \hyperlink{group___u_s_a_r_t___last___bit}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit} 

Definition at line 94 of file stm32f10x\+\_\+usart.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__usart_8h}{stm32f10x\+\_\+usart.\+h}\end{DoxyCompactItemize}
