// Seed: 3993046666
module module_0;
  tri1 id_2;
  wire id_3;
  wire id_4;
  tri  id_5;
  assign id_5 = id_2 ~^ id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @* begin
    id_4 <= id_6(1) == 1;
  end
  module_0();
endmodule
