Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/Xilins/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1667b1282ceb423499644770471e6b84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sumadorRestador_tb_behav xil_defaultlib.sumadorRestador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture program of entity xil_defaultlib.sumadorRestador [sumadorrestador_default]
Compiling architecture bench of entity xil_defaultlib.sumadorrestador_tb
Built simulation snapshot sumadorRestador_tb_behav
