INFO-FLOW: Workspace C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1 opened at Mon Jul 03 14:33:48 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.207 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.304 sec.
Command     ap_source done; 0.305 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.46 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.661 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.125 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.217 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 1.25 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Chacha/chacha.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Chacha/chacha.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted Chacha/chacha.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "Chacha/chacha.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot" -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp" 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E Chacha/chacha.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp
Command       clang done; 2.351 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.264 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot" -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp"  -o "C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/useless.bc
Command       clang done; 2.545 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp std=gnu++98 -directive=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.079 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp std=gnu++98 -directive=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.071 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xilinx-dataflow-lawyer.chacha.pp.0.cpp.diag.yml C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xilinx-dataflow-lawyer.chacha.pp.0.cpp.out.log 2> C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xilinx-dataflow-lawyer.chacha.pp.0.cpp.err.log 
Command       ap_eval done; 0.756 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/tidy-3.1.chacha.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/tidy-3.1.chacha.pp.0.cpp.out.log 2> C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/tidy-3.1.chacha.pp.0.cpp.err.log 
Command         ap_eval done; 2.065 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xilinx-legacy-rewriter.chacha.pp.0.cpp.out.log 2> C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xilinx-legacy-rewriter.chacha.pp.0.cpp.err.log 
Command         ap_eval done; 0.79 sec.
Command       tidy_31 done; 3.114 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot" -I "C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.bc" 
INFO-FLOW: exec C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot -I C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.bc
Command       clang done; 2.716 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha.g.bc -hls-opt -except-internalize chacha_hw -LC:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.405 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.961 ; gain = 87.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.961 ; gain = 87.516
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.pp.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.352 sec.
Execute         llvm-ld C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.098 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top chacha_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 5.627 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 311.652 ; gain = 220.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
Command         transform done; 2.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.891 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 378.367 ; gain = 286.922
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.g.1.bc to C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xor_2_hw' (Chacha/chacha.cpp:374).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_binary_to_hex_2_hw' (Chacha/chacha.cpp:163).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convert_hex_to_binary_2_hw' (Chacha/chacha.cpp:92).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:381) in function 'xor_2_hw' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:164) in function 'convert_binary_to_hex_2_hw' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Chacha/chacha.cpp:93) in function 'convert_hex_to_binary_2_hw' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'counter_val_arr' (Chacha/chacha.cpp:513) automatically.
INFO: [XFORM 203-102] Partitioning array 'arr1' (Chacha/chacha.cpp:548) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_1' (Chacha/chacha.cpp:594) automatically.
INFO: [XFORM 203-102] Partitioning array 'hex_arr_2' (Chacha/chacha.cpp:595) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_1' (Chacha/chacha.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'bin_arr_2' (Chacha/chacha.cpp:597) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'convert_hex_to_decimal_hw' (Chacha/chacha.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'quarterround_hw' into 'chacha_hw' (Chacha/chacha.cpp:569) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:601) automatically.
Command         transform done; 5.779 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:657:5) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:214:32) to (Chacha/chacha.cpp:214:27) in function 'convert_hex_to_decimal_hw'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:94:9) to (Chacha/chacha.cpp:111:1) in function 'convert_hex_to_binary_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Chacha/chacha.cpp:114:32) to (Chacha/chacha.cpp:114:27) in function 'convert_binary_to_hex_hw'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Chacha/chacha.cpp:210:1) in function 'convert_binary_to_hex_2_hw'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_hw' (Chacha/chacha.cpp:288) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'xor_1_hw' (Chacha/chacha.cpp:365) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'ls_hw' (Chacha/chacha.cpp:427) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_hw' into 'add_2_hw' (Chacha/chacha.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_hex_to_decimal_hw' into 'chacha_hw' (Chacha/chacha.cpp:515) automatically.
INFO: [XFORM 203-602] Inlining function 'convert_binary_to_hex_2_hw' into 'chacha_hw' (Chacha/chacha.cpp:390->Chacha/chacha.cpp:601) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'add_hw' (Chacha/chacha.cpp:256)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'add_2_hw' (Chacha/chacha.cpp:297)...3 expression(s) balanced.
Command         transform done; 3.276 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 490.332 ; gain = 398.887
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:32:18) in function 'split_hw_8' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Chacha/chacha.cpp:9:18) in function 'split_hw_3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Chacha/chacha.cpp:55:22) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Chacha/chacha.cpp:54:18) in function 'split_2_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1.1' (Chacha/chacha.cpp:530:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (Chacha/chacha.cpp:529:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.2' (Chacha/chacha.cpp:540:22) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4.1' (Chacha/chacha.cpp:560:26) in function 'chacha_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.4' (Chacha/chacha.cpp:559:22) in function 'chacha_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-6' (Chacha/chacha.cpp:519:18) in function 'chacha_hw' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_hw' to 'convert_hex_to_binar' (Chacha/chacha.cpp:71:99)
WARNING: [XFORM 203-631] Renaming function 'convert_hex_to_binary_2_hw' to 'convert_hex_to_binar.1' (Chacha/chacha.cpp:94:14)
WARNING: [XFORM 203-631] Renaming function 'convert_decimal_to_hex_hw' to 'convert_decimal_to_h' (Chacha/chacha.cpp:231:46)
Command         transform done; 8.777 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 623.141 ; gain = 531.695
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 32.379 sec.
Command     elaborate done; 53.218 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'chacha_hw' ...
Execute       ap_set_top_model chacha_hw 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_hex_to_binar.1' to 'convert_hex_to_binar_1'.
Execute       get_model_list chacha_hw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model chacha_hw 
Execute       preproc_iomode -model convert_hex_to_binar.1 
Execute       preproc_iomode -model split_2_hw 
Execute       preproc_iomode -model add_2_hw 
Execute       preproc_iomode -model ls_hw 
Execute       preproc_iomode -model xor_1_hw 
Execute       preproc_iomode -model add_hw 
Execute       preproc_iomode -model convert_hex_to_binar 
Execute       preproc_iomode -model convert_decimal_to_h 
Execute       preproc_iomode -model split_hw_3 
Execute       preproc_iomode -model split_hw_8 
Execute       preproc_iomode -model pow_generic<double> 
Execute       get_model_list chacha_hw -filter all-wo-channel 
INFO-FLOW: Model list for configure: pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : split_hw_8 ...
Execute       set_default_model split_hw_8 
Execute       apply_spec_resource_limit split_hw_8 
INFO-FLOW: Configuring Module : split_hw_3 ...
Execute       set_default_model split_hw_3 
Execute       apply_spec_resource_limit split_hw_3 
INFO-FLOW: Configuring Module : convert_decimal_to_h ...
Execute       set_default_model convert_decimal_to_h 
Execute       apply_spec_resource_limit convert_decimal_to_h 
INFO-FLOW: Configuring Module : convert_hex_to_binar ...
Execute       set_default_model convert_hex_to_binar 
Execute       apply_spec_resource_limit convert_hex_to_binar 
INFO-FLOW: Configuring Module : add_hw ...
Execute       set_default_model add_hw 
Execute       apply_spec_resource_limit add_hw 
INFO-FLOW: Configuring Module : xor_1_hw ...
Execute       set_default_model xor_1_hw 
Execute       apply_spec_resource_limit xor_1_hw 
INFO-FLOW: Configuring Module : ls_hw ...
Execute       set_default_model ls_hw 
Execute       apply_spec_resource_limit ls_hw 
INFO-FLOW: Configuring Module : add_2_hw ...
Execute       set_default_model add_2_hw 
Execute       apply_spec_resource_limit add_2_hw 
INFO-FLOW: Configuring Module : split_2_hw ...
Execute       set_default_model split_2_hw 
Execute       apply_spec_resource_limit split_2_hw 
INFO-FLOW: Configuring Module : convert_hex_to_binar.1 ...
Execute       set_default_model convert_hex_to_binar.1 
Execute       apply_spec_resource_limit convert_hex_to_binar.1 
INFO-FLOW: Configuring Module : chacha_hw ...
Execute       set_default_model chacha_hw 
Execute       apply_spec_resource_limit chacha_hw 
INFO-FLOW: Model list for preprocess: pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: split_hw_8 ...
Execute       set_default_model split_hw_8 
Execute       cdfg_preprocess -model split_hw_8 
Execute       rtl_gen_preprocess split_hw_8 
INFO-FLOW: Preprocessing Module: split_hw_3 ...
Execute       set_default_model split_hw_3 
Execute       cdfg_preprocess -model split_hw_3 
Execute       rtl_gen_preprocess split_hw_3 
INFO-FLOW: Preprocessing Module: convert_decimal_to_h ...
Execute       set_default_model convert_decimal_to_h 
Execute       cdfg_preprocess -model convert_decimal_to_h 
Execute       rtl_gen_preprocess convert_decimal_to_h 
INFO-FLOW: Preprocessing Module: convert_hex_to_binar ...
Execute       set_default_model convert_hex_to_binar 
Execute       cdfg_preprocess -model convert_hex_to_binar 
Execute       rtl_gen_preprocess convert_hex_to_binar 
INFO-FLOW: Preprocessing Module: add_hw ...
Execute       set_default_model add_hw 
Execute       cdfg_preprocess -model add_hw 
Execute       rtl_gen_preprocess add_hw 
INFO-FLOW: Preprocessing Module: xor_1_hw ...
Execute       set_default_model xor_1_hw 
Execute       cdfg_preprocess -model xor_1_hw 
Execute       rtl_gen_preprocess xor_1_hw 
INFO-FLOW: Preprocessing Module: ls_hw ...
Execute       set_default_model ls_hw 
Execute       cdfg_preprocess -model ls_hw 
Execute       rtl_gen_preprocess ls_hw 
INFO-FLOW: Preprocessing Module: add_2_hw ...
Execute       set_default_model add_2_hw 
Execute       cdfg_preprocess -model add_2_hw 
Execute       rtl_gen_preprocess add_2_hw 
INFO-FLOW: Preprocessing Module: split_2_hw ...
Execute       set_default_model split_2_hw 
Execute       cdfg_preprocess -model split_2_hw 
Execute       rtl_gen_preprocess split_2_hw 
INFO-FLOW: Preprocessing Module: convert_hex_to_binar.1 ...
Execute       set_default_model convert_hex_to_binar.1 
Execute       cdfg_preprocess -model convert_hex_to_binar.1 
Execute       rtl_gen_preprocess convert_hex_to_binar.1 
INFO-FLOW: Preprocessing Module: chacha_hw ...
Execute       set_default_model chacha_hw 
Execute       cdfg_preprocess -model chacha_hw 
Command       cdfg_preprocess done; 0.227 sec.
Execute       rtl_gen_preprocess chacha_hw 
INFO-FLOW: Model list for synthesis: pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[72] ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (3.36 ns)
	'add' operation of DSP[72] ('ret.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [76]  (2.43 ns)
	'select' operation ('select_ln805', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [78]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [79]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.543 sec.
INFO: [HLS 200-111]  Elapsed time: 58.004 seconds; current allocated memory: 552.969 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Command       syn_report done; 0.116 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
BIND OPTION: model=pow_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 553.676 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Command       syn_report done; 0.311 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split_hw_8 
Execute       schedule -model split_hw_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 553.921 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.verbose.sched.rpt 
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.sched.adb -f 
INFO-FLOW: Finish scheduling split_hw_8.
Execute       set_default_model split_hw_8 
Execute       bind -model split_hw_8 
BIND OPTION: model=split_hw_8
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 554.129 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.verbose.bind.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.bind.adb -f 
INFO-FLOW: Finish binding split_hw_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split_hw_3 
Execute       schedule -model split_hw_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 554.312 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.verbose.sched.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.sched.adb -f 
INFO-FLOW: Finish scheduling split_hw_3.
Execute       set_default_model split_hw_3 
Execute       bind -model split_hw_3 
BIND OPTION: model=split_hw_3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 554.521 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.verbose.bind.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.bind.adb -f 
INFO-FLOW: Finish binding split_hw_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convert_decimal_to_h 
Execute       schedule -model convert_decimal_to_h 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 554.946 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.verbose.sched.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.sched.adb -f 
INFO-FLOW: Finish scheduling convert_decimal_to_h.
Execute       set_default_model convert_decimal_to_h 
Execute       bind -model convert_decimal_to_h 
BIND OPTION: model=convert_decimal_to_h
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 555.322 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.verbose.bind.rpt 
Command       syn_report done; 0.116 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.bind.adb -f 
Command       db_write done; 0.108 sec.
INFO-FLOW: Finish binding convert_decimal_to_h.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convert_hex_to_binar 
Execute       schedule -model convert_hex_to_binar 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('bin_addr_62_write_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bin'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.669 sec.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 556.336 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.verbose.sched.rpt 
Command       syn_report done; 0.203 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.sched.adb -f 
Command       db_write done; 0.184 sec.
INFO-FLOW: Finish scheduling convert_hex_to_binar.
Execute       set_default_model convert_hex_to_binar 
Execute       bind -model convert_hex_to_binar 
BIND OPTION: model=convert_hex_to_binar
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 557.142 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.verbose.bind.rpt 
Command       syn_report done; 0.546 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.bind.adb -f 
Command       db_write done; 0.326 sec.
INFO-FLOW: Finish binding convert_hex_to_binar.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_hw 
Execute       schedule -model add_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_10', Chacha/chacha.cpp:118->Chacha/chacha.cpp:288) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.747 sec.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 557.643 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.verbose.sched.rpt 
Command       syn_report done; 0.411 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.sched.adb -f 
Command       db_write done; 0.503 sec.
INFO-FLOW: Finish scheduling add_hw.
Execute       set_default_model add_hw 
Execute       bind -model add_hw 
BIND OPTION: model=add_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 558.218 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.verbose.bind.rpt 
Command       syn_report done; 0.35 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.bind.adb -f 
Command       db_write done; 0.116 sec.
INFO-FLOW: Finish binding add_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xor_1_hw 
Execute       schedule -model xor_1_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_3', Chacha/chacha.cpp:118->Chacha/chacha.cpp:365) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.236 sec.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 558.721 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.verbose.sched.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.sched.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish scheduling xor_1_hw.
Execute       set_default_model xor_1_hw 
Execute       bind -model xor_1_hw 
BIND OPTION: model=xor_1_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 559.243 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.verbose.bind.rpt 
Command       syn_report done; 0.831 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.bind.adb -f 
Command       db_write done; 0.198 sec.
INFO-FLOW: Finish binding xor_1_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ls_hw 
Execute       schedule -model ls_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_6', Chacha/chacha.cpp:118->Chacha/chacha.cpp:427) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.562 sec.
INFO: [HLS 200-111]  Elapsed time: 1.827 seconds; current allocated memory: 559.795 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.verbose.sched.rpt 
Command       syn_report done; 0.195 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.sched.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling ls_hw.
Execute       set_default_model ls_hw 
Execute       bind -model ls_hw 
BIND OPTION: model=ls_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 560.346 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.verbose.bind.rpt 
Command       syn_report done; 0.397 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.bind.adb -f 
Command       db_write done; 0.179 sec.
INFO-FLOW: Finish binding ls_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_2_hw 
Execute       schedule -model add_2_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('arr3_load_14', Chacha/chacha.cpp:118->Chacha/chacha.cpp:327) on array 'arr3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'arr3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 560.866 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.verbose.sched.rpt 
Command       syn_report done; 0.226 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.sched.adb -f 
Command       db_write done; 0.227 sec.
INFO-FLOW: Finish scheduling add_2_hw.
Execute       set_default_model add_2_hw 
Execute       bind -model add_2_hw 
BIND OPTION: model=add_2_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 561.426 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.verbose.bind.rpt 
Command       syn_report done; 0.416 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.bind.adb -f 
Command       db_write done; 0.263 sec.
INFO-FLOW: Finish binding add_2_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split_2_hw 
Execute       schedule -model split_2_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 561.731 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.verbose.sched.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.sched.adb -f 
INFO-FLOW: Finish scheduling split_2_hw.
Execute       set_default_model split_2_hw 
Execute       bind -model split_2_hw 
BIND OPTION: model=split_2_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 561.972 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.verbose.bind.rpt 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.bind.adb -f 
INFO-FLOW: Finish binding split_2_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convert_hex_to_binar.1 
Execute       schedule -model convert_hex_to_binar.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_hex_to_binar.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 562.182 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.sched.adb -f 
INFO-FLOW: Finish scheduling convert_hex_to_binar.1.
Execute       set_default_model convert_hex_to_binar.1 
Execute       bind -model convert_hex_to_binar.1 
BIND OPTION: model=convert_hex_to_binar.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 562.482 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.verbose.bind.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.bind.adb -f 
INFO-FLOW: Finish binding convert_hex_to_binar.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model chacha_hw 
Execute       schedule -model chacha_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
WARNING: [SCHED 204-68] The II Violation in module 'chacha_hw' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->Chacha/chacha.cpp:223->Chacha/chacha.cpp:515) and 'sitodp' operation ('tmp_4_i', Chacha/chacha.cpp:223->Chacha/chacha.cpp:515).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.628 sec.
INFO: [HLS 200-111]  Elapsed time: 3.097 seconds; current allocated memory: 565.170 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.verbose.sched.rpt 
Command       syn_report done; 1.508 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.sched.adb -f 
Command       db_write done; 0.436 sec.
INFO-FLOW: Finish scheduling chacha_hw.
Execute       set_default_model chacha_hw 
Execute       bind -model chacha_hw 
BIND OPTION: model=chacha_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.94 sec.
INFO: [HLS 200-111]  Elapsed time: 7.054 seconds; current allocated memory: 570.513 MB.
Execute       syn_report -verbosereport -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.verbose.bind.rpt 
Command       syn_report done; 2.298 sec.
Execute       db_write -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.bind.adb -f 
Command       db_write done; 0.709 sec.
INFO-FLOW: Finish binding chacha_hw.
Execute       get_model_list chacha_hw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess split_hw_8 
Execute       rtl_gen_preprocess split_hw_3 
Execute       rtl_gen_preprocess convert_decimal_to_h 
Execute       rtl_gen_preprocess convert_hex_to_binar 
Execute       rtl_gen_preprocess add_hw 
Execute       rtl_gen_preprocess xor_1_hw 
Execute       rtl_gen_preprocess ls_hw 
Execute       rtl_gen_preprocess add_2_hw 
Execute       rtl_gen_preprocess split_2_hw 
Execute       rtl_gen_preprocess convert_hex_to_binar.1 
Execute       rtl_gen_preprocess chacha_hw 
INFO-FLOW: Model list for RTL generation: pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pow_generic<double> -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_2' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_3' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_69ns_54s_122_5_1' to 'chacha_hw_mul_69neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_72ns_13s_83_5_1' to 'chacha_hw_mul_72nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_43ns_36ns_79_2_1' to 'chacha_hw_mul_43ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_49ns_44ns_93_2_1' to 'chacha_hw_mul_49nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mul_50ns_50ns_100_2_1' to 'chacha_hw_mul_50nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_mac_muladd_16ns_16s_19s_31_1_1' to 'chacha_hw_mac_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mac_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_43ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_49nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_50nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_69neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_mul_72nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 0.547 sec.
INFO: [HLS 200-111]  Elapsed time: 3.825 seconds; current allocated memory: 573.178 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/pow_generic_double_s -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Command       syn_report done; 0.208 sec.
Execute       syn_report -rtlxml -model pow_generic<double> -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute       syn_report -verbosereport -model pow_generic<double> -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Command       syn_report done; 0.373 sec.
Execute       db_write -model pow_generic<double> -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.adb 
Command       db_write done; 0.259 sec.
Execute       gen_tb_info pow_generic<double> -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split_hw_8 -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_8'.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 573.904 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl split_hw_8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/split_hw_8 -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl split_hw_8 -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/split_hw_8 
Execute       gen_rtl split_hw_8 -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/split_hw_8 
Execute       syn_report -csynth -model split_hw_8 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_hw_8_csynth.rpt 
Execute       syn_report -rtlxml -model split_hw_8 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_hw_8_csynth.xml 
Execute       syn_report -verbosereport -model split_hw_8 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.verbose.rpt 
Execute       db_write -model split_hw_8 -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.adb 
Command       db_write done; 0.105 sec.
Execute       gen_tb_info split_hw_8 -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_hw_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split_hw_3 -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_hw_3'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 574.395 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl split_hw_3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/split_hw_3 -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl split_hw_3 -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/split_hw_3 
Execute       gen_rtl split_hw_3 -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/split_hw_3 
Execute       syn_report -csynth -model split_hw_3 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_hw_3_csynth.rpt 
Execute       syn_report -rtlxml -model split_hw_3 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_hw_3_csynth.xml 
Execute       syn_report -verbosereport -model split_hw_3 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.verbose.rpt 
Execute       db_write -model split_hw_3 -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.adb 
Execute       gen_tb_info split_hw_3 -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_decimal_to_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convert_decimal_to_h -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_decimal_to_h'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 575.174 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl convert_decimal_to_h -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/convert_decimal_to_h -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl convert_decimal_to_h -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/convert_decimal_to_h 
Execute       gen_rtl convert_decimal_to_h -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/convert_decimal_to_h 
Execute       syn_report -csynth -model convert_decimal_to_h -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_decimal_to_h_csynth.rpt 
Execute       syn_report -rtlxml -model convert_decimal_to_h -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_decimal_to_h_csynth.xml 
Execute       syn_report -verbosereport -model convert_decimal_to_h -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.verbose.rpt 
Command       syn_report done; 0.339 sec.
Execute       db_write -model convert_decimal_to_h -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.adb 
Command       db_write done; 0.201 sec.
Execute       gen_tb_info convert_decimal_to_h -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convert_hex_to_binar -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar'.
Command       create_rtl_model done; 0.349 sec.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 576.965 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl convert_hex_to_binar -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/convert_hex_to_binar -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl convert_hex_to_binar -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/convert_hex_to_binar 
Execute       gen_rtl convert_hex_to_binar -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/convert_hex_to_binar 
Execute       syn_report -csynth -model convert_hex_to_binar -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_hex_to_binar_csynth.rpt 
Command       syn_report done; 0.116 sec.
Execute       syn_report -rtlxml -model convert_hex_to_binar -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_hex_to_binar_csynth.xml 
Execute       syn_report -verbosereport -model convert_hex_to_binar -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.verbose.rpt 
Command       syn_report done; 0.348 sec.
Execute       db_write -model convert_hex_to_binar -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.adb 
Command       db_write done; 0.495 sec.
Execute       gen_tb_info convert_hex_to_binar -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_hw'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 578.304 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/add_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl add_hw -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/add_hw 
Execute       gen_rtl add_hw -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/add_hw 
Execute       syn_report -csynth -model add_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/add_hw_csynth.rpt 
Execute       syn_report -rtlxml -model add_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/add_hw_csynth.xml 
Execute       syn_report -verbosereport -model add_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.verbose.rpt 
Command       syn_report done; 0.318 sec.
Execute       db_write -model add_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.adb 
Command       db_write done; 0.509 sec.
Execute       gen_tb_info add_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_1_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xor_1_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_1_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 579.706 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl xor_1_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/xor_1_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl xor_1_hw -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/xor_1_hw 
Execute       gen_rtl xor_1_hw -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/xor_1_hw 
Execute       syn_report -csynth -model xor_1_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/xor_1_hw_csynth.rpt 
Execute       syn_report -rtlxml -model xor_1_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/xor_1_hw_csynth.xml 
Execute       syn_report -verbosereport -model xor_1_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.verbose.rpt 
Command       syn_report done; 0.319 sec.
Execute       db_write -model xor_1_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.adb 
Command       db_write done; 0.265 sec.
Execute       gen_tb_info xor_1_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ls_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ls_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ls_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 581.076 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl ls_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/ls_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl ls_hw -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/ls_hw 
Execute       gen_rtl ls_hw -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/ls_hw 
Execute       syn_report -csynth -model ls_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/ls_hw_csynth.rpt 
Execute       syn_report -rtlxml -model ls_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/ls_hw_csynth.xml 
Execute       syn_report -verbosereport -model ls_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.verbose.rpt 
Command       syn_report done; 0.347 sec.
Execute       db_write -model ls_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.adb 
Command       db_write done; 0.457 sec.
Execute       gen_tb_info ls_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_2_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.963 seconds; current allocated memory: 582.469 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_2_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/add_2_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl add_2_hw -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/add_2_hw 
Execute       gen_rtl add_2_hw -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/add_2_hw 
Execute       syn_report -csynth -model add_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/add_2_hw_csynth.rpt 
Execute       syn_report -rtlxml -model add_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/add_2_hw_csynth.xml 
Execute       syn_report -verbosereport -model add_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.verbose.rpt 
Command       syn_report done; 0.332 sec.
Execute       db_write -model add_2_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.adb 
Command       db_write done; 0.295 sec.
Execute       gen_tb_info add_2_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_2_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split_2_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_2_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 583.246 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl split_2_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/split_2_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl split_2_hw -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/split_2_hw 
Execute       gen_rtl split_2_hw -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/split_2_hw 
Execute       syn_report -csynth -model split_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_2_hw_csynth.rpt 
Execute       syn_report -rtlxml -model split_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/split_2_hw_csynth.xml 
Execute       syn_report -verbosereport -model split_2_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.verbose.rpt 
Command       syn_report done; 0.273 sec.
Execute       db_write -model split_2_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.adb 
Command       db_write done; 0.283 sec.
Execute       gen_tb_info split_2_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_hex_to_binar_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convert_hex_to_binar.1 -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_hex_to_binar_1'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 583.828 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl convert_hex_to_binar.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/convert_hex_to_binar_1 -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl convert_hex_to_binar.1 -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/convert_hex_to_binar_1 
Execute       gen_rtl convert_hex_to_binar.1 -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/convert_hex_to_binar_1 
Execute       syn_report -csynth -model convert_hex_to_binar.1 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_hex_to_binar_1_csynth.rpt 
Execute       syn_report -rtlxml -model convert_hex_to_binar.1 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/convert_hex_to_binar_1_csynth.xml 
Execute       syn_report -verbosereport -model convert_hex_to_binar.1 -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.verbose.rpt 
Execute       db_write -model convert_hex_to_binar.1 -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.adb 
Command       db_write done; 0.302 sec.
Execute       gen_tb_info convert_hex_to_binar.1 -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model chacha_hw -vendor xilinx -mg_file C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha_hw/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha_hw' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test1' to 'chacha_hw_hex_arrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_hex_arr_test2' to 'chacha_hw_hex_arrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test1' to 'chacha_hw_bin_arrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_bin_arr_test2' to 'chacha_hw_bin_arrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_state_matrix' to 'chacha_hw_state_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_copy_state_matrix' to 'chacha_hw_copy_stpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dadd_64ns_64ns_64_5_full_dsp_1' to 'chacha_hw_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_dmul_64ns_64ns_64_6_max_dsp_1' to 'chacha_hw_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'chacha_hw_sitodp_32ns_64_6_1' to 'chacha_hw_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chacha_hw_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha_hw'.
Command       create_rtl_model done; 2.822 sec.
INFO: [HLS 200-111]  Elapsed time: 3.794 seconds; current allocated memory: 591.389 MB.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl chacha_hw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/systemc/chacha_hw -synmodules pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw 
Execute       gen_rtl chacha_hw -istop -style xilinx -f -lang vhdl -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/vhdl/chacha_hw 
Command       gen_rtl done; 0.359 sec.
Execute       gen_rtl chacha_hw -istop -style xilinx -f -lang vlog -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/verilog/chacha_hw 
Command       gen_rtl done; 0.332 sec.
Execute       syn_report -csynth -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/chacha_hw_csynth.rpt 
Command       syn_report done; 0.165 sec.
Execute       syn_report -rtlxml -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/syn/report/chacha_hw_csynth.xml 
Command       syn_report done; 0.145 sec.
Execute       syn_report -verbosereport -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.verbose.rpt 
Command       syn_report done; 2.553 sec.
Execute       db_write -model chacha_hw -f -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.adb 
Command       db_write done; 1.399 sec.
Execute       gen_tb_info chacha_hw -p C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw 
Execute       export_constraint_db -f -tool general -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute       syn_report -designview -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.design.xml 
Command       syn_report done; 1.18 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model chacha_hw -o C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks chacha_hw 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain chacha_hw 
INFO-FLOW: Model list for RTL component generation: pow_generic<double> split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar.1 chacha_hw
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component chacha_hw_mul_69neOg.
INFO-FLOW: Append model chacha_hw_mul_69neOg
INFO-FLOW: Found component chacha_hw_mul_72nfYi.
INFO-FLOW: Append model chacha_hw_mul_72nfYi
INFO-FLOW: Found component chacha_hw_mul_43ng8j.
INFO-FLOW: Append model chacha_hw_mul_43ng8j
INFO-FLOW: Found component chacha_hw_mul_49nhbi.
INFO-FLOW: Append model chacha_hw_mul_49nhbi
INFO-FLOW: Found component chacha_hw_mul_50nibs.
INFO-FLOW: Append model chacha_hw_mul_50nibs
INFO-FLOW: Found component chacha_hw_mac_muljbC.
INFO-FLOW: Append model chacha_hw_mac_muljbC
INFO-FLOW: Found component pow_generic_doublbkb.
INFO-FLOW: Append model pow_generic_doublbkb
INFO-FLOW: Found component pow_generic_doublcud.
INFO-FLOW: Append model pow_generic_doublcud
INFO-FLOW: Found component pow_generic_doubldEe.
INFO-FLOW: Append model pow_generic_doubldEe
INFO-FLOW: Handling components in module [split_hw_8] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
INFO-FLOW: Found component split_hw_8_str.
INFO-FLOW: Append model split_hw_8_str
INFO-FLOW: Handling components in module [split_hw_3] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
INFO-FLOW: Handling components in module [convert_decimal_to_h] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
INFO-FLOW: Handling components in module [convert_hex_to_binar] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
INFO-FLOW: Handling components in module [add_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
INFO-FLOW: Handling components in module [xor_1_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
INFO-FLOW: Handling components in module [ls_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
INFO-FLOW: Handling components in module [add_2_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
INFO-FLOW: Handling components in module [split_2_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
INFO-FLOW: Handling components in module [convert_hex_to_binar_1] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
INFO-FLOW: Handling components in module [chacha_hw] ... 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
INFO-FLOW: Found component chacha_hw_dadd_64qcK.
INFO-FLOW: Append model chacha_hw_dadd_64qcK
INFO-FLOW: Found component chacha_hw_dmul_64rcU.
INFO-FLOW: Append model chacha_hw_dmul_64rcU
INFO-FLOW: Found component chacha_hw_sitodp_sc4.
INFO-FLOW: Append model chacha_hw_sitodp_sc4
INFO-FLOW: Found component chacha_hw_plaintext.
INFO-FLOW: Append model chacha_hw_plaintext
INFO-FLOW: Found component chacha_hw_key.
INFO-FLOW: Append model chacha_hw_key
INFO-FLOW: Found component chacha_hw_nonce.
INFO-FLOW: Append model chacha_hw_nonce
INFO-FLOW: Found component chacha_hw_cipher.
INFO-FLOW: Append model chacha_hw_cipher
INFO-FLOW: Found component chacha_hw_hex_arrkbM.
INFO-FLOW: Append model chacha_hw_hex_arrkbM
INFO-FLOW: Found component chacha_hw_bin_arrmb6.
INFO-FLOW: Append model chacha_hw_bin_arrmb6
INFO-FLOW: Found component chacha_hw_state_mocq.
INFO-FLOW: Append model chacha_hw_state_mocq
INFO-FLOW: Found component chacha_hw_key_arr.
INFO-FLOW: Append model chacha_hw_key_arr
INFO-FLOW: Found component chacha_hw_nonce_arr.
INFO-FLOW: Append model chacha_hw_nonce_arr
INFO-FLOW: Found component chacha_hw_copy_stpcA.
INFO-FLOW: Append model chacha_hw_copy_stpcA
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model split_hw_8
INFO-FLOW: Append model split_hw_3
INFO-FLOW: Append model convert_decimal_to_h
INFO-FLOW: Append model convert_hex_to_binar
INFO-FLOW: Append model add_hw
INFO-FLOW: Append model xor_1_hw
INFO-FLOW: Append model ls_hw
INFO-FLOW: Append model add_2_hw
INFO-FLOW: Append model split_2_hw
INFO-FLOW: Append model convert_hex_to_binar_1
INFO-FLOW: Append model chacha_hw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: chacha_hw_mul_69neOg chacha_hw_mul_72nfYi chacha_hw_mul_43ng8j chacha_hw_mul_49nhbi chacha_hw_mul_50nibs chacha_hw_mac_muljbC pow_generic_doublbkb pow_generic_doublcud pow_generic_doubldEe split_hw_8_str chacha_hw_dadd_64qcK chacha_hw_dmul_64rcU chacha_hw_sitodp_sc4 chacha_hw_plaintext chacha_hw_key chacha_hw_nonce chacha_hw_cipher chacha_hw_hex_arrkbM chacha_hw_bin_arrmb6 chacha_hw_state_mocq chacha_hw_key_arr chacha_hw_nonce_arr chacha_hw_copy_stpcA pow_generic_double_s split_hw_8 split_hw_3 convert_decimal_to_h convert_hex_to_binar add_hw xor_1_hw ls_hw add_2_hw split_2_hw convert_hex_to_binar_1 chacha_hw
INFO-FLOW: To file: write model chacha_hw_mul_69neOg
INFO-FLOW: To file: write model chacha_hw_mul_72nfYi
INFO-FLOW: To file: write model chacha_hw_mul_43ng8j
INFO-FLOW: To file: write model chacha_hw_mul_49nhbi
INFO-FLOW: To file: write model chacha_hw_mul_50nibs
INFO-FLOW: To file: write model chacha_hw_mac_muljbC
INFO-FLOW: To file: write model pow_generic_doublbkb
INFO-FLOW: To file: write model pow_generic_doublcud
INFO-FLOW: To file: write model pow_generic_doubldEe
INFO-FLOW: To file: write model split_hw_8_str
INFO-FLOW: To file: write model chacha_hw_dadd_64qcK
INFO-FLOW: To file: write model chacha_hw_dmul_64rcU
INFO-FLOW: To file: write model chacha_hw_sitodp_sc4
INFO-FLOW: To file: write model chacha_hw_plaintext
INFO-FLOW: To file: write model chacha_hw_key
INFO-FLOW: To file: write model chacha_hw_nonce
INFO-FLOW: To file: write model chacha_hw_cipher
INFO-FLOW: To file: write model chacha_hw_hex_arrkbM
INFO-FLOW: To file: write model chacha_hw_bin_arrmb6
INFO-FLOW: To file: write model chacha_hw_state_mocq
INFO-FLOW: To file: write model chacha_hw_key_arr
INFO-FLOW: To file: write model chacha_hw_nonce_arr
INFO-FLOW: To file: write model chacha_hw_copy_stpcA
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model split_hw_8
INFO-FLOW: To file: write model split_hw_3
INFO-FLOW: To file: write model convert_decimal_to_h
INFO-FLOW: To file: write model convert_hex_to_binar
INFO-FLOW: To file: write model add_hw
INFO-FLOW: To file: write model xor_1_hw
INFO-FLOW: To file: write model ls_hw
INFO-FLOW: To file: write model add_2_hw
INFO-FLOW: To file: write model split_2_hw
INFO-FLOW: To file: write model convert_hex_to_binar_1
INFO-FLOW: To file: write model chacha_hw
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.212 sec.
Command       ap_source done; 0.212 sec.
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_69neOg_MulnS_0'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_72nfYi_MulnS_1'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_43ng8j_MulnS_2'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_49nhbi_MulnS_3'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'chacha_hw_mul_50nibs_MulnS_4'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.666 sec.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'split_hw_8_str_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.121 sec.
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_plaintext_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_cipher_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_hex_arrkbM_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_bin_arrmb6_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_state_mocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_key_arr_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_nonce_arr_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'chacha_hw_copy_stpcA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.798 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.216 sec.
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.301 sec.
Command       ap_source done; 0.301 sec.
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=chacha_hw xml_exists=0
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=8
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.dataonly.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute       sc_get_clocks chacha_hw 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.tbgen.tcl 
Execute       source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:02:05 . Memory (MB): peak = 715.980 ; gain = 624.535
INFO: [VHDL 208-304] Generating VHDL RTL for chacha_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha_hw.
Command     autosyn done; 67.603 sec.
Command   csynth_design done; 120.856 sec.
Command ap_source done; 123.246 sec.
Execute cleanup_all 
Command cleanup_all done; 0.151 sec.
INFO-FLOW: Workspace C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1 opened at Mon Jul 03 14:37:33 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.187 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.282 sec.
Command     ap_source done; 0.283 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.455 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.838 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.297 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha_tb.cpp 
Execute     is_xip C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha_tb.cpp 
Execute     is_encrypted C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha_header.h 
Execute     is_xip C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha_header.h 
Execute     is_encrypted C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha.cpp 
Execute     is_xip C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Chacha/chacha.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.579 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.24 sec.
Command ap_source done; 10.544 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1 opened at Mon Jul 03 14:55:11 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.171 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.26 sec.
Command     ap_source done; 0.261 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.505 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.877 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.131 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.197 sec.
Command     ap_source done; 0.197 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.204 sec.
Command     ap_source done; 0.204 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=chacha_hw xml_exists=1
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.146 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=chacha_hw
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=chacha_hw
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.374 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.512 sec.
Command     ap_source done; 0.512 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 53.013 sec.
Command ap_source done; error code: 1; 54.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1 opened at Mon Jul 03 14:56:56 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.216 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.312 sec.
Command     ap_source done; 0.312 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.594 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.842 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.288 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 1.1.0 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=1.1.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 1.1.0
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.224 sec.
Command     ap_source done; 0.224 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.193 sec.
Command     ap_source done; 0.194 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=chacha_hw xml_exists=1
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.135 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.compgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=8
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.compgen.dataonly.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute     sc_get_clocks chacha_hw 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_dadd_3_full_dsp_64_ip.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_dmul_4_max_dsp_64_ip.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/misc/chacha_hw_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_8.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_hw_3.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_decimal_to_h.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/xor_1_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/ls_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/add_2_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/split_2_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/convert_hex_to_binar_1.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=chacha_hw
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=chacha_hw
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.constraint.tcl 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/chacha_hw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.217 sec.
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.327 sec.
Command     ap_source done; 0.33 sec.
Execute     source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/Test_Folder_Special/solution1/impl/ip/pack.bat
Command   export_design done; 47.169 sec.
Command ap_source done; 49.467 sec.
Execute cleanup_all 
