*****************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_srb_tile of devPGL22G
{
    // Tile index variable
    unsigned int tx, ty;
    unsigned int tx_hmemc0 = 5;
    unsigned int tx_hmemc1 = 33;
    
    foreach tx ( L_SRB_TILES_X )
    {
        foreach ty ( L_SRB_TILES_Y )
        {
          if(!((tx>CCS_TILE_X) && (tx<=(CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X)) && (ty>=CCS_TILE_Y)))
          {
            if(!(((tx<tx_hmemc0)||(tx>tx_hmemc1))&&(ty<N_HMEMC_TILE)))
            {
              place_srb_tile ( tx, ty );
            }
          }
        } 
    }

};//end of structure arch_nl layout_srb_tile of devPGL22G

/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_clma_tile of devPGL22G
{
    // Tile index variable
    unsigned int tx, ty;
    unsigned int tx_hmemc0 = 6;
    unsigned int tx_hmemc1 = 33;
          
    foreach tx ( L_CLMA_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
          if(!(((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y))))
          {
            if(!(((tx<tx_hmemc0)||(tx>=tx_hmemc1))&&(ty<N_HMEMC_TILE)))
            {
              if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE1_Y) && (ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE2_Y) && (ty<=PLL_TILE2_Y + NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE3_Y)&&(ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE4_Y)&&(ty<=PLL_TILE4_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE5_Y)&&(ty<=PLL_TILE5_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
              {      
              }  
              else if((tx==USCM_TILE_X)&&(((ty>=USCM_TILE0_Y)&&(ty<=USCM_TILE0_Y+NUM_GRID_USCM_Y/NUM_GRID_Y-1))||((ty>=USCM_TILE1_Y)&&(ty<=USCM_TILE1_Y+NUM_GRID_USCM_Y/NUM_GRID_Y-1))))
              {
              }
              else if(!((tx==RLYBUFS_TILE_X)&&(ty==RLYBUFS_TILE_Y)))
              {
                place_clm_tile(tx,ty,1);
              }
            } 
          }     
        }
    }

}; // end of structure arch_nl layout_clma_tile of devPGL22G


/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_clms_tile of devPGL22G
{
    // Tile index variable
    unsigned int tx, ty;
    unsigned int tx_hmemc0 = 6;
    unsigned int tx_hmemc1 = 33;
        
    foreach tx ( L_CLMS_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
          if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
          {
            if(!(((tx<tx_hmemc0)||(tx>=tx_hmemc1))&&(ty<N_HMEMC_TILE)))
            {
              if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE1_Y) &&(ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE2_Y)&&(ty<=PLL_TILE2_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE3_Y)&&(ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) ||((ty>=PLL_TILE4_Y)&&(ty<=PLL_TILE4_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE5_Y) && (ty<=PLL_TILE5_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
              {      
              }  
              else if((tx == USCM_TILE_X) && (((ty >= USCM_TILE0_Y) && (ty <= USCM_TILE0_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1)) || ((ty >= USCM_TILE1_Y) && (ty <= USCM_TILE1_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1))))
              {
              }
              else if(!((tx==RLYBUFS_TILE_X)&&(ty==RLYBUFS_TILE_Y)))
              {
                place_clm_tile( tx, ty, 0 );
              }
            }   
          }
        }
    }

}; // end of structure arch_nl layout_clms_tile of devPGL22G



/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_ccs_tile of devPGL22G
{
        
    place_ccs_tile(CCS_TILE_X,CCS_TILE_Y,1);


}; // end of structure arch_nl layout_ccs_tile of devPGL22G

/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_drm_tile of devPGL22G
{
    unsigned int tx,ty;
    
    foreach tx ( L_DRM_TILES_X )
    {
        foreach ty ( L_DRM_TILES_Y )
        {
          if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
          {
            place_drm_tile( tx, ty );
          }
        }
    } 
    
};  // end of structure arch_nl layout_drm_tile of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_apm_tile of devPGL22G
{
    unsigned int tx,ty;
    
    foreach tx ( L_APM_TILES_X )
    {
        foreach ty ( L_APM_TILES_Y )
        {
            place_apm_tile( tx, ty);
        }
    } 
    
};  // end of structure arch_nl layout_apm_tile of devPGL22G


/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_pll_tile of devPGL22G
{
    unsigned int tx,ty;
    
    unsigned int L_PLL_TILES_X[] = {PLL_TILE_X};
    unsigned int L_PLL_B_TILES_Y[] = {PLL_TILE0_Y,PLL_TILE2_Y,PLL_TILE4_Y};
    unsigned int L_PLL_T_TILES_Y[] = {PLL_TILE1_Y,PLL_TILE3_Y,PLL_TILE5_Y};

    

    foreach tx ( L_PLL_TILES_X )
    {
        foreach ty ( L_PLL_B_TILES_Y )
        {
            place_pll_tile( tx, ty, 0);
        }  
        foreach ty ( L_PLL_T_TILES_Y )
        {
            place_pll_tile( tx, ty, 1);
        }    
    } 
    
};  // end of structure arch_nl layout_pll_tile of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_uscm_tile of devPGL22G
{
    unsigned int tx,ty;

   unsigned int L_USCM_TILES_X[] = {USCM_LOC_X};
   unsigned int L_USCM_TILES_Y[] = {USCM0_LOC_Y, USCM1_LOC_Y};
   int tx_srb = USCM_TILE_X;
    
    foreach tx ( L_USCM_TILES_X )
    {
        foreach ty ( L_USCM_TILES_Y )
        {
            int ty_srb = (ty==USCM0_LOC_Y) ? USCM_TILE0_Y : USCM_TILE1_Y;
            place_uscm_tile( tx, ty, tx_srb, ty_srb);
        }      
    } 
    
};  // end of structure arch_nl layout_uscm_tile of devPGL22G


/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_iol_tiles of devPGL22G
{
    unsigned int tx,ty;
    
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( L_IOL_TILES_Y )
        {
            place_iol_tile( tx, ty);
        }  
        foreach ty ( L_HMEMCIOL_TILES_Y )
        {
            place_hmemciol_tile( tx, ty);
        }  
        foreach ty ( L_DQSL_TILES_Y )
        {
            place_dqsl_tile( tx, ty, 0);
        }
        foreach ty ( L_HMEMCDQSL_TILES_Y )
        {
            place_dqsl_tile( tx, ty, 1);
        } 
        foreach ty ( L_IOCKGATEDLL_TILES_Y )
        {
            place_iockgatedll_tile( tx, ty, S_HMEMC_TILE, N_HMEMC_TILE, 1);
        } 
        foreach ty ( L_HMEMCIOCKGATEDLL_TILES_Y )
        {
            place_hmemciockgatedll_tile( tx, ty, S_HMEMC_TILE, N_HMEMC_TILE, NUM_TILE_X);
        } 
        foreach ty ( L_RLYBUFS5_TILES_Y )
        {
            place_rlybufs5_tile( tx, ty);
        } 
        foreach ty ( L_CRAMSL2_TILES_Y )
        {
            place_cramsl2_tile( tx, ty);
        } 

    } 
    
};  // end of structure arch_nl layout_iol_tile of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_iob_tile of devPGL22G
{
    unsigned int tx,ty;

    unsigned int tx_hmemc0 = 2;
    unsigned int tx_hmemc1 = 33;

    foreach tx({L_IOB_TILES_X})
    {
        foreach ty ({ L_IOB_TILES_Y} )
        {
            place_iob_tile( tx, ty, S_HMEMC_TILE, N_HMEMC_TILE, tx_hmemc0, tx_hmemc1, NUM_TILE_X, NUM_REGION);
        }
    } 
   
};//end of structure arch_nl layout_iob_tiles of devPGL22G

/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_blsr_tiles of devPGL22G
{
    unsigned int tx,ty;
    
    foreach tx ( L_BLSR_TILES_X )
    {
        foreach ty ( L_BLSR_TILES_Y )
        {
            place_blsr_tile( tx, ty);
        }  
    } 
    
};  // end of structure arch_nl layout_blsr_tiles of devPGL22G

/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_wlsr_tiles of devPGL22G
{
    unsigned int tx,ty;
    unsigned int tx_hmemc0 = 5;
    unsigned int tx_hmemc1 = 33;

    
    foreach ty ( L_WLSR_TILES_Y )
    {
        foreach tx ( L_WLSR_TILES_X )
        {
          if(!((ty>S_HMEMC_TILE)&&(ty<N_HMEMC_TILE)&&((tx<=tx_hmemc0)||(tx>=tx_hmemc1))))
          {
            place_wlsr_tile( tx, ty);
          }
          else if((ty>S_HMEMC_TILE)&&(ty<N_HMEMC_TILE)&&((tx==tx_hmemc0)||(tx==tx_hmemc1)))
          {
            place_wlsra_tile( tx,ty);
          }
        }  
        foreach tx ( L_WLSR1_TILES_X )
        {
            place_wlsr1_tile( tx, ty);
        } 
        foreach tx ( L_WLSR2_TILES_X )
        {
            place_wlsr2_tile( tx, ty);
        } 
        foreach tx ( L_WLSRA_TILES_X )
        {
            place_wlsra_tile( tx,ty);
        }
        foreach tx ( L_WLSRD_TILES_X )
        {
            place_wlsrd_tile( tx, ty);
        }
    }    
};  // end of structure arch_nl layout_wlsr_tiles of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl connect_blank_srb of devPGL22G
{
    unsigned int tx, ty, tx_srb;

    foreach ty( L_BLANK_SRB_Y )
    {
       foreach tx( L_IOL_TILES_X )
       {
         tx_srb = ((tx==1)&&(ty>=S_HMEMC_TILE)&&(ty<=N_HMEMC_TILE)) ? tx+4 : 
                           ((ty>=S_HMEMC_TILE)&&(ty<=N_HMEMC_TILE)) ? tx-4 : tx;
         connect_blank_srb(tx_srb, ty);
       }
    }       
};//end of structure arch_nl layout_idcode_tile of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place,pgl22g_funcs;

structure arch_nl layout_idcode_tile of devPGL22G
{
     
    place_idcode_tile( IDCODE_TILE_X, IDCODE_TILE_Y);
       
};//end of structure arch_nl layout_idcode_tile of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_hmemc_tiles of devPGL22G
{
    unsigned int tx,ty;
    
    foreach tx ( L_HMEMC_TILES_X )
    {
        foreach ty ( L_HMEMC_TILES_Y )
        {
            place_hmemc_tile( tx, ty, 0);
        }   
    }
};//end of structure arch_nl layout_hmemc_tiles of devPGL22G
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_esd_tiles of devPGL22G
{
    unsigned int tx,ty;
    foreach ty( {ESD_PGL22G_TILE_Y} )
    {
        foreach tx ( {ESD_PGL22G_TILE_X} )
        {
           place_esd_tile( tx, ty,1);
        }
    }
}
/*******************************************************************************
********************************************************************************/
library work;
use pgl_defs, pgl22g_defs;
use pgl_funcs_place;

structure arch_nl layout_rlybufs_tiles of devPGL22G
{
    int tx = RLYBUFS_TILE_X;
    int ty = RLYBUFS_TILE_Y;
           
    place_rlybufs_tile( tx, ty);
}
