sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog processing_system7_bfm_v2_0_5 "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../bd/design_1/ip/design_1_gmii_to_rgmii_axis_0_0/src/gmii_to_rgmii_axis_fifo_generator_1_0/sim/gmii_to_rgmii_axis_fifo_generator_1_0.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../bd/design_1/ip/design_1_gmii_to_rgmii_axis_0_0/src/gmii_to_rgmii_axis_fifo_generator_2_0/sim/gmii_to_rgmii_axis_fifo_generator_2_0.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../bd/design_1/ip/design_1_gmii_to_rgmii_axis_0_0/src/gmii_to_rgmii_axis_fifo_generator_3_0/sim/gmii_to_rgmii_axis_fifo_generator_3_0.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"
verilog fifo_generator_v13_1_1 "../../../bd/design_1/ip/design_1_gmii_to_rgmii_axis_0_0/src/gmii_to_rgmii_axis_gmii_0_rx_fifo_0/sim/gmii_to_rgmii_axis_gmii_0_rx_fifo_0.v" --include "../../../ipstatic/processing_system7_bfm_v2_0/hdl"

verilog xil_defaultlib "glbl.v"

nosort
