

================================================================
== Vitis HLS Report for 'point_double_1_Pipeline_VITIS_LOOP_45_13'
================================================================
* Date:           Thu Dec 26 19:54:58 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1815|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     674|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     674|   1869|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |i_7_fu_259_p2           |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_204_p2     |       and|   0|  0|  163|         163|         163|
    |icmp_ln45_fu_145_p2     |      icmp|   0|  0|   11|           8|           8|
    |p_Result_11_fu_209_p2   |      icmp|   0|  0|   61|         163|           1|
    |ret_4_fu_251_p3         |    select|   0|  0|  166|           1|         166|
    |select_ln820_fu_243_p3  |    select|   0|  0|  332|           1|         332|
    |tmp_V_2_fu_182_p3       |    select|   0|  0|  166|           1|         166|
    |shl_ln820_fu_198_p2     |       shl|   0|  0|  567|           1|         163|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |ret_3_fu_219_p2         |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_176_p2    |       xor|   0|  0|  166|         166|         164|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1815|         679|        1332|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_fu_80              |   9|          2|  332|        664|
    |i_fu_68                  |   9|          2|    8|         16|
    |ret_fu_76                |   9|          2|  166|        332|
    |tmp_V_7_in_fu_72         |   9|          2|  165|        330|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  673|       1346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |empty_fu_80              |  332|   0|  332|          0|
    |i_fu_68                  |    8|   0|    8|          0|
    |ret_fu_76                |  166|   0|  166|          0|
    |tmp_V_7_in_fu_72         |  165|   0|  165|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  674|   0|  674|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_13|  return value|
|select_ln820_1           |   in|  332|     ap_none|                            select_ln820_1|        scalar|
|select_ln820_2           |   in|  166|     ap_none|                            select_ln820_2|        scalar|
|ret_10                   |   in|  165|     ap_none|                                    ret_10|        scalar|
|xor_ln1544_3             |   in|  163|     ap_none|                              xor_ln1544_3|        scalar|
|p_out                    |  out|  332|      ap_vld|                                     p_out|       pointer|
|p_out_ap_vld             |  out|    1|      ap_vld|                                     p_out|       pointer|
|p_0_03_i5179_out         |  out|  166|      ap_vld|                          p_0_03_i5179_out|       pointer|
|p_0_03_i5179_out_ap_vld  |  out|    1|      ap_vld|                          p_0_03_i5179_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V_7_in = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V_7_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 6 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xor_ln1544_3_read = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %xor_ln1544_3"   --->   Operation 8 'read' 'xor_ln1544_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_10_read = read i165 @_ssdm_op_Read.ap_auto.i165, i165 %ret_10"   --->   Operation 9 'read' 'ret_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln820_2_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %select_ln820_2"   --->   Operation 10 'read' 'select_ln820_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln820_1_read = read i332 @_ssdm_op_Read.ap_auto.i332, i332 %select_ln820_1"   --->   Operation 11 'read' 'select_ln820_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i332 %select_ln820_1_read, i332 %empty"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %select_ln820_2_read, i166 %ret"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i165 %ret_10_read, i165 %tmp_V_7_in"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i38"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.95>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_6 = load i8 %i" [gf2_arithmetic.cpp:45]   --->   Operation 17 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_6, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 20 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i38.split_ifconv, void %_Z7bf_multR6ap_intILi166EERKS0_S3_.96.exit.exitStub" [gf2_arithmetic.cpp:45]   --->   Operation 21 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_7_in_load = load i165 %tmp_V_7_in" [gf2_arithmetic.cpp:38]   --->   Operation 22 'load' 'tmp_V_7_in_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_load_1 = load i166 %ret"   --->   Operation 23 'load' 'ret_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_load = load i332 %empty"   --->   Operation 24 'load' 'p_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 25 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %tmp_V_7_in_load, i1 0"   --->   Operation 26 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_2)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i165.i32, i165 %tmp_V_7_in_load, i32 162"   --->   Operation 27 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_2)   --->   "%xor_ln1544 = xor i166 %tmp_V, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 28 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_2 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V" [gf2_arithmetic.cpp:47]   --->   Operation 29 'select' 'tmp_V_2' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i166 %tmp_V_2" [gf2_arithmetic.cpp:38]   --->   Operation 30 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%zext_ln820 = zext i8 %i_6"   --->   Operation 31 'zext' 'zext_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 32 'shl' 'shl_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %xor_ln1544_3_read"   --->   Operation 33 'and' 'and_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_11 = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 34 'icmp' 'p_Result_11' <Predicate = (!icmp_ln45)> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = trunc i332 %p_load"   --->   Operation 35 'trunc' 'lhs_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.03ns)   --->   "%ret_3 = xor i166 %tmp_V_2, i166 %lhs_V"   --->   Operation 36 'xor' 'ret_3' <Predicate = (!icmp_ln45)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %p_load, i32 166, i32 331" [gf2_arithmetic.cpp:32]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln32_2 = bitconcatenate i332 @_ssdm_op_BitConcatenate.i332.i166.i166, i166 %tmp_s, i166 %ret_3" [gf2_arithmetic.cpp:32]   --->   Operation 38 'bitconcatenate' 'or_ln32_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.57ns)   --->   "%select_ln820 = select i1 %p_Result_11, i332 %p_load, i332 %or_ln32_2"   --->   Operation 39 'select' 'select_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.27ns)   --->   "%ret_4 = select i1 %p_Result_11, i166 %ret_load_1, i166 %ret_3"   --->   Operation 40 'select' 'ret_4' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.91ns)   --->   "%i_7 = add i8 %i_6, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 41 'add' 'i_7' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln820 = store i332 %select_ln820, i332 %empty"   --->   Operation 42 'store' 'store_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln820 = store i166 %ret_4, i166 %ret"   --->   Operation 43 'store' 'store_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln38 = store i165 %trunc_ln38, i165 %tmp_V_7_in" [gf2_arithmetic.cpp:38]   --->   Operation 44 'store' 'store_ln38' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i_7, i8 %i" [gf2_arithmetic.cpp:45]   --->   Operation 45 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i38"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_load = load i166 %ret"   --->   Operation 47 'load' 'ret_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_load8 = load i332 %empty"   --->   Operation 48 'load' 'p_load8' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %p_out, i332 %p_load8"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %p_0_03_i5179_out, i166 %ret_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln820_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln820_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln1544_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_03_i5179_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 011]
tmp_V_7_in          (alloca           ) [ 011]
ret                 (alloca           ) [ 011]
empty               (alloca           ) [ 011]
xor_ln1544_3_read   (read             ) [ 011]
ret_10_read         (read             ) [ 000]
select_ln820_2_read (read             ) [ 000]
select_ln820_1_read (read             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_6                 (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln45           (icmp             ) [ 011]
empty_47            (speclooptripcount) [ 000]
br_ln45             (br               ) [ 000]
tmp_V_7_in_load     (load             ) [ 000]
ret_load_1          (load             ) [ 000]
p_load              (load             ) [ 000]
specloopname_ln38   (specloopname     ) [ 000]
tmp_V               (bitconcatenate   ) [ 000]
p_Result_s          (bitselect        ) [ 000]
xor_ln1544          (xor              ) [ 000]
tmp_V_2             (select           ) [ 000]
trunc_ln38          (trunc            ) [ 000]
zext_ln820          (zext             ) [ 000]
shl_ln820           (shl              ) [ 000]
and_ln820           (and              ) [ 000]
p_Result_11         (icmp             ) [ 000]
lhs_V               (trunc            ) [ 000]
ret_3               (xor              ) [ 000]
tmp_s               (partselect       ) [ 000]
or_ln32_2           (bitconcatenate   ) [ 000]
select_ln820        (select           ) [ 000]
ret_4               (select           ) [ 000]
i_7                 (add              ) [ 000]
store_ln820         (store            ) [ 000]
store_ln820         (store            ) [ 000]
store_ln38          (store            ) [ 000]
store_ln45          (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_load            (load             ) [ 000]
p_load8             (load             ) [ 000]
write_ln0           (write            ) [ 000]
write_ln0           (write            ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln820_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln820_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln820_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln820_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ret_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xor_ln1544_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln1544_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0_03_i5179_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_03_i5179_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i163"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i165"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i332"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i165.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i166.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i332.i166.i166"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i332P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_7_in_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_7_in/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ret_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="xor_ln1544_3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="163" slack="0"/>
<pin id="86" dir="0" index="1" bw="163" slack="0"/>
<pin id="87" dir="1" index="2" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln1544_3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ret_10_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="165" slack="0"/>
<pin id="92" dir="0" index="1" bw="165" slack="0"/>
<pin id="93" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_10_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln820_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="166" slack="0"/>
<pin id="98" dir="0" index="1" bw="166" slack="0"/>
<pin id="99" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln820_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln820_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="332" slack="0"/>
<pin id="104" dir="0" index="1" bw="332" slack="0"/>
<pin id="105" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln820_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="332" slack="0"/>
<pin id="111" dir="0" index="2" bw="332" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="166" slack="0"/>
<pin id="118" dir="0" index="2" bw="166" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="332" slack="0"/>
<pin id="124" dir="0" index="1" bw="332" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="166" slack="0"/>
<pin id="129" dir="0" index="1" bw="166" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="165" slack="0"/>
<pin id="134" dir="0" index="1" bw="165" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_6_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln45_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_V_7_in_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="165" slack="1"/>
<pin id="153" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_7_in_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ret_load_1_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="166" slack="1"/>
<pin id="156" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="332" slack="1"/>
<pin id="159" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="166" slack="0"/>
<pin id="162" dir="0" index="1" bw="165" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="165" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln1544_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="166" slack="0"/>
<pin id="178" dir="0" index="1" bw="166" slack="0"/>
<pin id="179" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="166" slack="0"/>
<pin id="185" dir="0" index="2" bw="166" slack="0"/>
<pin id="186" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln38_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="166" slack="0"/>
<pin id="192" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln820_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln820_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln820_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="163" slack="0"/>
<pin id="206" dir="0" index="1" bw="163" slack="1"/>
<pin id="207" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_11_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="163" slack="0"/>
<pin id="211" dir="0" index="1" bw="163" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="332" slack="0"/>
<pin id="217" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ret_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="166" slack="0"/>
<pin id="221" dir="0" index="1" bw="166" slack="0"/>
<pin id="222" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_3/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="166" slack="0"/>
<pin id="227" dir="0" index="1" bw="332" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="0" index="3" bw="10" slack="0"/>
<pin id="230" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln32_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="332" slack="0"/>
<pin id="237" dir="0" index="1" bw="166" slack="0"/>
<pin id="238" dir="0" index="2" bw="166" slack="0"/>
<pin id="239" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln32_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln820_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="332" slack="0"/>
<pin id="246" dir="0" index="2" bw="332" slack="0"/>
<pin id="247" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="166" slack="0"/>
<pin id="254" dir="0" index="2" bw="166" slack="0"/>
<pin id="255" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_4/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_7_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln820_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="332" slack="0"/>
<pin id="267" dir="0" index="1" bw="332" slack="1"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln820/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln820_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="166" slack="0"/>
<pin id="272" dir="0" index="1" bw="166" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln820/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln38_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="165" slack="0"/>
<pin id="277" dir="0" index="1" bw="165" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln45_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="166" slack="1"/>
<pin id="287" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_load8_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="332" slack="1"/>
<pin id="291" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_V_7_in_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="165" slack="0"/>
<pin id="302" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_7_in "/>
</bind>
</comp>

<comp id="307" class="1005" name="ret_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="166" slack="0"/>
<pin id="309" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="315" class="1005" name="empty_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="332" slack="0"/>
<pin id="317" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="323" class="1005" name="xor_ln1544_3_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="163" slack="1"/>
<pin id="325" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1544_3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="102" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="90" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="151" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="160" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="160" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="142" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="157" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="182" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="157" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="225" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="219" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="248"><net_src comp="209" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="157" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="235" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="209" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="154" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="219" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="142" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="243" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="251" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="190" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="259" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="296"><net_src comp="68" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="303"><net_src comp="72" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="310"><net_src comp="76" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="318"><net_src comp="80" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="326"><net_src comp="84" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
	Port: p_0_03_i5179_out | {2 }
 - Input state : 
	Port: point_double.1_Pipeline_VITIS_LOOP_45_13 : select_ln820_1 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_13 : select_ln820_2 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_13 : ret_10 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_13 : xor_ln1544_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		tmp_V : 1
		p_Result_s : 1
		xor_ln1544 : 2
		tmp_V_2 : 2
		trunc_ln38 : 3
		zext_ln820 : 1
		shl_ln820 : 2
		and_ln820 : 3
		p_Result_11 : 3
		lhs_V : 1
		ret_3 : 3
		tmp_s : 1
		or_ln32_2 : 3
		select_ln820 : 4
		ret_4 : 3
		i_7 : 1
		store_ln820 : 5
		store_ln820 : 4
		store_ln38 : 4
		store_ln45 : 2
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |          tmp_V_2_fu_182         |    0    |   166   |
|  select  |       select_ln820_fu_243       |    0    |   332   |
|          |           ret_4_fu_251          |    0    |   166   |
|----------|---------------------------------|---------|---------|
|    xor   |        xor_ln1544_fu_176        |    0    |   166   |
|          |           ret_3_fu_219          |    0    |   166   |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln820_fu_204        |    0    |   163   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln45_fu_145        |    0    |    11   |
|          |        p_Result_11_fu_209       |    0    |    61   |
|----------|---------------------------------|---------|---------|
|    shl   |         shl_ln820_fu_198        |    0    |    17   |
|----------|---------------------------------|---------|---------|
|    add   |            i_7_fu_259           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |   xor_ln1544_3_read_read_fu_84  |    0    |    0    |
|   read   |      ret_10_read_read_fu_90     |    0    |    0    |
|          |  select_ln820_2_read_read_fu_96 |    0    |    0    |
|          | select_ln820_1_read_read_fu_102 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_108     |    0    |    0    |
|          |      write_ln0_write_fu_115     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|           tmp_V_fu_160          |    0    |    0    |
|          |         or_ln32_2_fu_235        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|        p_Result_s_fu_168        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln38_fu_190        |    0    |    0    |
|          |           lhs_V_fu_215          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln820_fu_194        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|           tmp_s_fu_225          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1263  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      empty_reg_315      |   332  |
|        i_reg_293        |    8   |
|       ret_reg_307       |   166  |
|    tmp_V_7_in_reg_300   |   165  |
|xor_ln1544_3_read_reg_323|   163  |
+-------------------------+--------+
|          Total          |   834  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1263  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   834  |    -   |
+-----------+--------+--------+
|   Total   |   834  |  1263  |
+-----------+--------+--------+
