Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  4 15:39:01 2021
| Host         : LAPTOP-NA4LU81N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file p9_control_sets_placed.rpt
| Design       : p9
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+---------------------------+------------------+----------------+
|  divisor/CLK   | carta/uc/FSM_onehot_edo_act[2]_i_1_n_0  | clr_IBUF                  |                2 |              3 |
|  divisor/CLK   | carta/uc/E[0]                           | clr_IBUF                  |                3 |              4 |
|  divisor/CLK   | carta/uc/FSM_onehot_edo_act_reg[1]_0[0] | clr_IBUF                  |                3 |             17 |
|  clk_IBUF_BUFG |                                         | divisor/conta[25]_i_2_n_0 |                7 |             27 |
+----------------+-----------------------------------------+---------------------------+------------------+----------------+


