// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point_Pipeline_insert_point_label6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln256_5,
        trunc_ln256_7,
        tmp_127,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_we0,
        regions_min_0_d0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        tmp_130,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_we0,
        regions_min_1_d0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_we0,
        regions_max_0_d0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_we0,
        regions_max_1_d0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_we0,
        regions_center_0_d0,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_we0,
        regions_center_1_d0,
        grp_fu_1705_p_din0,
        grp_fu_1705_p_din1,
        grp_fu_1705_p_opcode,
        grp_fu_1705_p_dout0,
        grp_fu_1705_p_ce,
        grp_fu_1721_p_din0,
        grp_fu_1721_p_din1,
        grp_fu_1721_p_dout0,
        grp_fu_1721_p_ce,
        grp_fu_1693_p_din0,
        grp_fu_1693_p_din1,
        grp_fu_1693_p_opcode,
        grp_fu_1693_p_dout0,
        grp_fu_1693_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] trunc_ln256_5;
input  [0:0] trunc_ln256_7;
input  [8:0] tmp_127;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
output   regions_min_0_we0;
output  [31:0] regions_min_0_d0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
input  [8:0] tmp_130;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
output   regions_min_1_we0;
output  [31:0] regions_min_1_d0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
output   regions_max_0_we0;
output  [31:0] regions_max_0_d0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
output   regions_max_1_we0;
output  [31:0] regions_max_1_d0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
output   regions_center_0_we0;
output  [31:0] regions_center_0_d0;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
output   regions_center_1_we0;
output  [31:0] regions_center_1_d0;
output  [31:0] grp_fu_1705_p_din0;
output  [31:0] grp_fu_1705_p_din1;
output  [0:0] grp_fu_1705_p_opcode;
input  [31:0] grp_fu_1705_p_dout0;
output   grp_fu_1705_p_ce;
output  [31:0] grp_fu_1721_p_din0;
output  [31:0] grp_fu_1721_p_din1;
input  [31:0] grp_fu_1721_p_dout0;
output   grp_fu_1721_p_ce;
output  [31:0] grp_fu_1693_p_din0;
output  [31:0] grp_fu_1693_p_din1;
output  [4:0] grp_fu_1693_p_opcode;
input  [0:0] grp_fu_1693_p_dout0;
output   grp_fu_1693_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg regions_min_0_we0;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg regions_min_1_we0;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg regions_max_0_we0;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg regions_max_1_we0;
reg regions_max_1_ce1;
reg regions_center_0_ce0;
reg regions_center_0_we0;
reg regions_center_1_ce0;
reg regions_center_1_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln353_reg_535;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] empty_59_reg_216;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln256_5_read_reg_529;
wire   [0:0] icmp_ln353_fu_259_p2;
reg   [0:0] icmp_ln353_reg_535_pp0_iter1_reg;
reg   [0:0] icmp_ln353_reg_535_pp0_iter2_reg;
reg   [0:0] icmp_ln353_reg_535_pp0_iter3_reg;
reg   [11:0] regions_min_0_addr_1_reg_544;
reg   [11:0] regions_min_0_addr_1_reg_544_pp0_iter1_reg;
reg   [11:0] regions_min_1_addr_1_reg_554;
reg   [11:0] regions_min_1_addr_1_reg_554_pp0_iter1_reg;
reg   [11:0] regions_max_0_addr_1_reg_564;
reg   [11:0] regions_max_0_addr_1_reg_564_pp0_iter1_reg;
reg   [11:0] regions_max_1_addr_1_reg_574;
reg   [11:0] regions_max_1_addr_1_reg_574_pp0_iter1_reg;
reg   [11:0] regions_center_0_addr_reg_579;
reg   [11:0] regions_center_0_addr_reg_579_pp0_iter1_reg;
reg   [11:0] regions_center_0_addr_reg_579_pp0_iter2_reg;
reg   [11:0] regions_center_0_addr_reg_579_pp0_iter3_reg;
reg   [11:0] regions_center_0_addr_reg_579_pp0_iter4_reg;
reg   [11:0] regions_center_1_addr_reg_584;
reg   [11:0] regions_center_1_addr_reg_584_pp0_iter1_reg;
reg   [11:0] regions_center_1_addr_reg_584_pp0_iter2_reg;
reg   [11:0] regions_center_1_addr_reg_584_pp0_iter3_reg;
reg   [11:0] regions_center_1_addr_reg_584_pp0_iter4_reg;
wire   [31:0] tmp_48_fu_314_p4;
reg   [31:0] tmp_48_reg_589;
wire   [31:0] tmp_49_fu_324_p4;
reg   [31:0] tmp_49_reg_598;
wire   [31:0] tmp_50_fu_334_p4;
reg   [31:0] tmp_50_reg_605;
wire   [31:0] tmp_51_fu_343_p4;
reg   [31:0] tmp_51_reg_614;
wire   [0:0] and_ln354_1_fu_428_p2;
reg   [0:0] and_ln354_1_reg_621;
wire   [0:0] and_ln357_1_fu_510_p2;
reg   [31:0] add_reg_629;
reg   [31:0] conv_reg_634;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_59_reg_216;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_59_reg_216;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_reg_226;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_reg_226;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_reg_226;
wire   [31:0] zext_ln354_fu_283_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln354_1_fu_299_p1;
reg   [3:0] i_3_fu_64;
wire   [3:0] add_ln353_fu_265_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_247_p0;
reg   [31:0] grp_fu_247_p1;
wire   [2:0] trunc_ln354_fu_271_p1;
wire   [11:0] tmp_s_fu_275_p3;
wire   [11:0] tmp_75_fu_291_p3;
wire   [31:0] bitcast_ln354_fu_352_p1;
wire   [31:0] bitcast_ln354_1_fu_369_p1;
wire   [7:0] tmp_76_fu_355_p4;
wire   [22:0] trunc_ln354_1_fu_365_p1;
wire   [0:0] icmp_ln354_1_fu_392_p2;
wire   [0:0] icmp_ln354_fu_386_p2;
wire   [7:0] tmp_77_fu_372_p4;
wire   [22:0] trunc_ln354_2_fu_382_p1;
wire   [0:0] icmp_ln354_3_fu_410_p2;
wire   [0:0] icmp_ln354_2_fu_404_p2;
wire   [0:0] or_ln354_fu_398_p2;
wire   [0:0] or_ln354_1_fu_416_p2;
wire   [0:0] and_ln354_fu_422_p2;
wire   [31:0] bitcast_ln357_fu_434_p1;
wire   [31:0] bitcast_ln357_1_fu_451_p1;
wire   [7:0] tmp_79_fu_437_p4;
wire   [22:0] trunc_ln357_fu_447_p1;
wire   [0:0] icmp_ln357_1_fu_474_p2;
wire   [0:0] icmp_ln357_fu_468_p2;
wire   [7:0] tmp_80_fu_454_p4;
wire   [22:0] trunc_ln357_1_fu_464_p1;
wire   [0:0] icmp_ln357_3_fu_492_p2;
wire   [0:0] icmp_ln357_2_fu_486_p2;
wire   [0:0] or_ln357_fu_480_p2;
wire   [0:0] or_ln357_1_fu_498_p2;
wire   [0:0] and_ln357_fu_504_p2;
wire    ap_block_pp0_stage0_00001;
reg   [4:0] grp_fu_247_opcode;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage0;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to5;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_253;
reg    ap_condition_459;
reg    ap_condition_462;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U70(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(trunc_ln256_7),
    .dout(tmp_48_fu_314_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U71(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln256_5),
    .dout(tmp_49_fu_324_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U72(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(trunc_ln256_7),
    .dout(tmp_50_fu_334_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U73(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(trunc_ln256_5),
    .dout(tmp_51_fu_343_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln353_reg_535 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln354_1_fu_428_p2))) begin
        ap_phi_reg_pp0_iter1_empty_59_reg_216 <= tmp_49_reg_598;
    end else if (((1'd1 == and_ln354_1_fu_428_p2) & (icmp_ln353_reg_535 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_59_reg_216 <= tmp_48_reg_589;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_empty_59_reg_216 <= ap_phi_reg_pp0_iter0_empty_59_reg_216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if (((1'd0 == and_ln357_1_fu_510_p2) & (icmp_ln353_reg_535_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_empty_reg_226 <= tmp_51_reg_614;
        end else if (((1'd1 == and_ln357_1_fu_510_p2) & (icmp_ln353_reg_535_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_empty_reg_226 <= tmp_50_reg_605;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_empty_reg_226 <= ap_phi_reg_pp0_iter1_empty_reg_226;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln353_fu_259_p2 == 1'd0))) begin
            i_3_fu_64 <= add_ln353_fu_265_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_3_fu_64 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_reg_629 <= grp_fu_1705_p_dout0;
        conv_reg_634 <= grp_fu_1721_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln353_reg_535 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln354_1_reg_621 <= and_ln354_1_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_empty_reg_226 <= ap_phi_reg_pp0_iter0_empty_reg_226;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_59_reg_216 <= ap_phi_reg_pp0_iter1_empty_59_reg_216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln353_reg_535 <= icmp_ln353_fu_259_p2;
        icmp_ln353_reg_535_pp0_iter1_reg <= icmp_ln353_reg_535;
        icmp_ln353_reg_535_pp0_iter2_reg <= icmp_ln353_reg_535_pp0_iter1_reg;
        icmp_ln353_reg_535_pp0_iter3_reg <= icmp_ln353_reg_535_pp0_iter2_reg;
        regions_center_0_addr_reg_579_pp0_iter1_reg <= regions_center_0_addr_reg_579;
        regions_center_0_addr_reg_579_pp0_iter2_reg <= regions_center_0_addr_reg_579_pp0_iter1_reg;
        regions_center_0_addr_reg_579_pp0_iter3_reg <= regions_center_0_addr_reg_579_pp0_iter2_reg;
        regions_center_0_addr_reg_579_pp0_iter4_reg <= regions_center_0_addr_reg_579_pp0_iter3_reg;
        regions_center_1_addr_reg_584_pp0_iter1_reg <= regions_center_1_addr_reg_584;
        regions_center_1_addr_reg_584_pp0_iter2_reg <= regions_center_1_addr_reg_584_pp0_iter1_reg;
        regions_center_1_addr_reg_584_pp0_iter3_reg <= regions_center_1_addr_reg_584_pp0_iter2_reg;
        regions_center_1_addr_reg_584_pp0_iter4_reg <= regions_center_1_addr_reg_584_pp0_iter3_reg;
        regions_max_0_addr_1_reg_564_pp0_iter1_reg <= regions_max_0_addr_1_reg_564;
        regions_max_1_addr_1_reg_574_pp0_iter1_reg <= regions_max_1_addr_1_reg_574;
        regions_min_0_addr_1_reg_544_pp0_iter1_reg <= regions_min_0_addr_1_reg_544;
        regions_min_1_addr_1_reg_554_pp0_iter1_reg <= regions_min_1_addr_1_reg_554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln353_fu_259_p2 == 1'd0))) begin
        regions_center_0_addr_reg_579 <= zext_ln354_1_fu_299_p1;
        regions_center_1_addr_reg_584 <= zext_ln354_1_fu_299_p1;
        regions_max_0_addr_1_reg_564 <= zext_ln354_1_fu_299_p1;
        regions_max_1_addr_1_reg_574 <= zext_ln354_1_fu_299_p1;
        regions_min_0_addr_1_reg_544 <= zext_ln354_1_fu_299_p1;
        regions_min_1_addr_1_reg_554 <= zext_ln354_1_fu_299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln353_reg_535 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_48_reg_589 <= tmp_48_fu_314_p4;
        tmp_49_reg_598 <= tmp_49_fu_324_p4;
        tmp_50_reg_605 <= tmp_50_fu_334_p4;
        tmp_51_reg_614 <= tmp_51_fu_343_p4;
    end
end

always @ (*) begin
    if (((icmp_ln353_reg_535 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln353_reg_535_pp0_iter3_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_3_fu_64;
    end
end

always @ (*) begin
    if ((icmp_ln353_reg_535 == 1'd0)) begin
        if ((1'b1 == ap_condition_462)) begin
            grp_fu_247_opcode = 5'd2;
        end else if ((1'b1 == ap_condition_459)) begin
            grp_fu_247_opcode = 5'd4;
        end else begin
            grp_fu_247_opcode = 'bx;
        end
    end else begin
        grp_fu_247_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_247_p0 = tmp_50_reg_605;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_247_p0 = tmp_48_fu_314_p4;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_247_p1 = tmp_51_reg_614;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_247_p1 = tmp_49_fu_324_p4;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_5_read_reg_529 == 1'd0))) begin
        regions_center_0_we0 = 1'b1;
    end else begin
        regions_center_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_5_read_reg_529 == 1'd1))) begin
        regions_center_1_we0 = 1'b1;
    end else begin
        regions_center_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address0 = regions_max_0_addr_1_reg_564_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address0 = zext_ln354_1_fu_299_p1;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln357_1_fu_510_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln256_5_read_reg_529 == 1'd0))) begin
        regions_max_0_we0 = 1'b1;
    end else begin
        regions_max_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address0 = regions_max_1_addr_1_reg_574_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address0 = zext_ln354_1_fu_299_p1;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln357_1_fu_510_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln256_5_read_reg_529 == 1'd1))) begin
        regions_max_1_we0 = 1'b1;
    end else begin
        regions_max_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address0 = regions_min_0_addr_1_reg_544_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address0 = zext_ln354_1_fu_299_p1;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln354_1_reg_621) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln256_5_read_reg_529 == 1'd0))) begin
        regions_min_0_we0 = 1'b1;
    end else begin
        regions_min_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address0 = regions_min_1_addr_1_reg_554_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address0 = zext_ln354_1_fu_299_p1;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln354_1_reg_621) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln256_5_read_reg_529 == 1'd1))) begin
        regions_min_1_we0 = 1'b1;
    end else begin
        regions_min_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln353_fu_265_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln354_1_fu_428_p2 = (grp_fu_1693_p_dout0 & and_ln354_fu_422_p2);

assign and_ln354_fu_422_p2 = (or_ln354_fu_398_p2 & or_ln354_1_fu_416_p2);

assign and_ln357_1_fu_510_p2 = (grp_fu_1693_p_dout0 & and_ln357_fu_504_p2);

assign and_ln357_fu_504_p2 = (or_ln357_fu_480_p2 & or_ln357_1_fu_498_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_253 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_459 = ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_462 = ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_empty_59_reg_216 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_reg_226 = 'bx;

assign bitcast_ln354_1_fu_369_p1 = tmp_49_reg_598;

assign bitcast_ln354_fu_352_p1 = tmp_48_reg_589;

assign bitcast_ln357_1_fu_451_p1 = tmp_51_reg_614;

assign bitcast_ln357_fu_434_p1 = tmp_50_reg_605;

assign grp_fu_1693_p_ce = 1'b1;

assign grp_fu_1693_p_din0 = grp_fu_247_p0;

assign grp_fu_1693_p_din1 = grp_fu_247_p1;

assign grp_fu_1693_p_opcode = grp_fu_247_opcode;

assign grp_fu_1705_p_ce = 1'b1;

assign grp_fu_1705_p_din0 = ap_phi_reg_pp0_iter2_empty_reg_226;

assign grp_fu_1705_p_din1 = empty_59_reg_216;

assign grp_fu_1705_p_opcode = 2'd0;

assign grp_fu_1721_p_ce = 1'b1;

assign grp_fu_1721_p_din0 = add_reg_629;

assign grp_fu_1721_p_din1 = 32'd1056964608;

assign icmp_ln353_fu_259_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln354_1_fu_392_p2 = ((trunc_ln354_1_fu_365_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln354_2_fu_404_p2 = ((tmp_77_fu_372_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln354_3_fu_410_p2 = ((trunc_ln354_2_fu_382_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_386_p2 = ((tmp_76_fu_355_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln357_1_fu_474_p2 = ((trunc_ln357_fu_447_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln357_2_fu_486_p2 = ((tmp_80_fu_454_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln357_3_fu_492_p2 = ((trunc_ln357_1_fu_464_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln357_fu_468_p2 = ((tmp_79_fu_437_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln354_1_fu_416_p2 = (icmp_ln354_3_fu_410_p2 | icmp_ln354_2_fu_404_p2);

assign or_ln354_fu_398_p2 = (icmp_ln354_fu_386_p2 | icmp_ln354_1_fu_392_p2);

assign or_ln357_1_fu_498_p2 = (icmp_ln357_3_fu_492_p2 | icmp_ln357_2_fu_486_p2);

assign or_ln357_fu_480_p2 = (icmp_ln357_fu_468_p2 | icmp_ln357_1_fu_474_p2);

assign regions_center_0_address0 = regions_center_0_addr_reg_579_pp0_iter4_reg;

assign regions_center_0_d0 = conv_reg_634;

assign regions_center_1_address0 = regions_center_1_addr_reg_584_pp0_iter4_reg;

assign regions_center_1_d0 = conv_reg_634;

assign regions_max_0_address1 = zext_ln354_fu_283_p1;

assign regions_max_0_d0 = tmp_50_reg_605;

assign regions_max_1_address1 = zext_ln354_fu_283_p1;

assign regions_max_1_d0 = tmp_50_reg_605;

assign regions_min_0_address1 = zext_ln354_fu_283_p1;

assign regions_min_0_d0 = tmp_48_reg_589;

assign regions_min_1_address1 = zext_ln354_fu_283_p1;

assign regions_min_1_d0 = tmp_48_reg_589;

assign tmp_75_fu_291_p3 = {{tmp_130}, {trunc_ln354_fu_271_p1}};

assign tmp_76_fu_355_p4 = {{bitcast_ln354_fu_352_p1[30:23]}};

assign tmp_77_fu_372_p4 = {{bitcast_ln354_1_fu_369_p1[30:23]}};

assign tmp_79_fu_437_p4 = {{bitcast_ln357_fu_434_p1[30:23]}};

assign tmp_80_fu_454_p4 = {{bitcast_ln357_1_fu_451_p1[30:23]}};

assign tmp_s_fu_275_p3 = {{tmp_127}, {trunc_ln354_fu_271_p1}};

assign trunc_ln256_5_read_reg_529 = trunc_ln256_5;

assign trunc_ln354_1_fu_365_p1 = bitcast_ln354_fu_352_p1[22:0];

assign trunc_ln354_2_fu_382_p1 = bitcast_ln354_1_fu_369_p1[22:0];

assign trunc_ln354_fu_271_p1 = ap_sig_allocacmp_i[2:0];

assign trunc_ln357_1_fu_464_p1 = bitcast_ln357_1_fu_451_p1[22:0];

assign trunc_ln357_fu_447_p1 = bitcast_ln357_fu_434_p1[22:0];

assign zext_ln354_1_fu_299_p1 = tmp_75_fu_291_p3;

assign zext_ln354_fu_283_p1 = tmp_s_fu_275_p3;

endmodule //run_insert_point_Pipeline_insert_point_label6
