This is the meme stage

## Memory module:
- Distributed RAM
- Signle Port
- 32bit x 1024(depth)
- Non registered
