# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:02:47 on Jan 27,2022
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd Adder.vhd Multiplier.vhd Reg.vhd RegLd.vhd TPU_MV_Element.vhd andg2.vhd fullAdder.vhd halfAdder.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd mux2t1_dtf.vhd onesComp_N.vhd org2.vhd rippleAdder_N.vhd tb_AddSub_N.vhd tb_TPU_MV_Element.vhd tb_fullAdder.vhd tb_mux2t1.vhd tb_mux2t1_N.vhd tb_mux2t1_dtf.vhd tb_onesComp_N.vhd tb_rippleAdder_N.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AddSub_N
# -- Compiling architecture structural of AddSub_N
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity fullAdder
# -- Compiling architecture structure of fullAdder
# -- Compiling entity halfAdder
# -- Compiling architecture structure of halfAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_dtf
# -- Compiling architecture dataflow of mux2t1_dtf
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity rippleAdder_N
# -- Compiling architecture structural of rippleAdder_N
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_AddSub_N
# -- Compiling architecture mixed of tb_AddSub_N
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# -- Compiling entity tb_fullAdder
# -- Compiling architecture mixed of tb_fullAdder
# -- Compiling entity tb_mux2t1
# -- Compiling architecture mixed of tb_mux2t1
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# -- Compiling entity tb_mux2t1_dtf
# -- Compiling architecture mixed of tb_mux2t1_dtf
# -- Compiling entity tb_onesComp_N
# -- Compiling architecture mixed of tb_onesComp_N
# -- Compiling entity tb_rippleAdder_N
# -- Compiling architecture mixed of tb_rippleAdder_N
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:02:47 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
sim -voptargs=+ac AddSub_N
# bad option "-voptargs=+ac": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
vsim -voptargs=+ac AddSub_N
# vsim -voptargs="+ac" AddSub_N 
# Start time: 10:03:21 on Jan 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
# Error in macro ./tb_AddSub_N.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
# Error in macro ./tb_AddSub_N.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
quit - sim
# unknown switch: - sim
quit -sim
# End time: 10:06:12 on Jan 27,2022, Elapsed time: 0:02:51
# Errors: 0, Warnings: 0
vsim -voptargs=+ac AddSub_N
# vsim -voptargs="+ac" AddSub_N 
# Start time: 10:06:23 on Jan 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
# Error in macro ./tb_AddSub_N.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
quit - sim
# unknown switch: - sim
quit -sim
# End time: 10:07:06 on Jan 27,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
vsim -voptargs=+acc AddSub_N
# vsim -voptargs="+acc" AddSub_N 
# Start time: 10:07:20 on Jan 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.onescomp_n(structural)#1
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
# Error in macro ./tb_AddSub_N.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/s_iC'.
# Error in macro ./tb_AddSub_N.do line 28
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/s_iC'.
#     while executing
# "add wave -noupdate -divider {Data Inputs}"
quit -sim
# End time: 10:11:51 on Jan 27,2022, Elapsed time: 0:04:31
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.addsub_n
# vsim -voptargs="+acc" work.addsub_n 
# Start time: 10:13:42 on Jan 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.onescomp_n(structural)#1
do tb_AddSub_N.do
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
# Error in macro ./tb_AddSub_N.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_AddSub_N/CLK'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
quit -sim
# End time: 10:15:40 on Jan 27,2022, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
vsim -voptargs=+acc tb_AddSub_N
# vsim -voptargs="+acc" tb_AddSub_N 
# Start time: 10:15:49 on Jan 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_addsub_n(mixed)#1
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.onescomp_n(structural)#1
do tb_AddSub_N.do
# Causality operation skipped due to absence of debug database file
# End time: 10:35:12 on Jan 27,2022, Elapsed time: 0:19:23
# Errors: 0, Warnings: 0
