// Seed: 1981542367
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9
);
  assign id_11 = 1;
  module_0(
      id_2, id_7, id_1, id_9
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    output tri id_13,
    output tri id_14,
    input wor id_15
);
endmodule
module module_3 (
    output uwire id_0,
    output uwire id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wire id_8;
  module_2(
      id_2, id_5, id_0, id_5, id_6, id_4, id_5, id_6, id_0, id_3, id_0, id_5, id_1, id_1, id_1, id_2
  );
endmodule
