Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Sep 29 14:00:41 2018
| Host         : z400 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7a25t-csg325
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.418        0.000                      0                 3785        0.038        0.000                      0                 3785        0.045        0.000                       0                  1284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
sys_clk        {0.000 5.000}        10.000          100.000         
txoutclk_x0y0  {0.000 5.000}        10.000          100.000         
  clk_125mhz   {0.000 4.000}        8.000           125.000         
  clk_250mhz   {0.000 2.000}        4.000           250.000         
  mmcm_fb      {0.000 5.000}        10.000          100.000         
  userclk1     {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk              8.414        0.000                      0                    7        0.215        0.000                      0                    7        4.020        0.000                       0                    12  
txoutclk_x0y0                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz         3.418        0.000                      0                  910        0.072        0.000                      0                  910        0.045        0.000                       0                   433  
  clk_250mhz                                                                                                                                                     1.845        0.000                       0                     2  
  mmcm_fb                                                                                                                                                        8.751        0.000                       0                     2  
  userclk1           9.924        0.000                      0                 2866        0.038        0.000                      0                 2866        0.547        0.000                       0                   832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk1           userclk1                13.868        0.000                      0                    2        0.622        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.024 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.024    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.077    15.437    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.034 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.034    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.077    15.447    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.531 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.531    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.316    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.541 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.541    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.524 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.524    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.330    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.534 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.534    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.340    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.134     6.540 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.540    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    15.351    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.658 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.443    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.652 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.437    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.657 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.657    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.441    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.651 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.651    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.435    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.658 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.435    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.816 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.816    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.120     1.446    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.810 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.810    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120     1.440    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16     pcie_7x_0_support_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y0   refclk_ibuf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17      pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X32Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X32Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[14]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X32Y73         FDRE (Setup_fdre_C_R)       -0.524    13.494    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[14]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[8]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[8]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[9]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[9]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[14]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[9]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[14]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.518ns (13.174%)  route 3.414ns (86.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X30Y96         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     6.662 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=136, routed)         3.414    10.076    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/SR[0]
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.419    13.750    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y73         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[9]/C
                         clock pessimism              0.339    14.089    
                         clock uncertainty           -0.071    14.018    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    13.589    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.429ns (37.331%)  route 2.399ns (62.669%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 13.760 - 8.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.547     6.139    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X31Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.419     6.558 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.893     7.451    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg__0[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I2_O)        0.329     7.780 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.630     8.410    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.353     8.763 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.336     9.099    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.328     9.427 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.540     9.967    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X32Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.429    13.760    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X32Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/C
                         clock pessimism              0.339    14.099    
                         clock uncertainty           -0.071    14.028    
    SLICE_X32Y86         FDSE (Setup_fdse_C_S)       -0.524    13.504    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.429ns (37.331%)  route 2.399ns (62.669%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 13.760 - 8.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.547     6.139    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X31Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.419     6.558 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.893     7.451    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg__0[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I2_O)        0.329     7.780 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.630     8.410    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.353     8.763 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.336     9.099    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.328     9.427 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.540     9.967    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.429    13.760    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X32Y86         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/C
                         clock pessimism              0.339    14.099    
                         clock uncertainty           -0.071    14.028    
    SLICE_X32Y86         FDRE (Setup_fdre_C_R)       -0.524    13.504    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.429ns (36.294%)  route 2.508ns (63.706%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 13.760 - 8.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.547     6.139    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X31Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.419     6.558 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.893     7.451    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg__0[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I2_O)        0.329     7.780 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.630     8.410    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.353     8.763 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.336     9.099    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.328     9.427 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.650    10.076    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X31Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         1.429    13.760    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X31Y86         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                         clock pessimism              0.379    14.139    
                         clock uncertainty           -0.071    14.068    
    SLICE_X31Y86         FDSE (Setup_fdse_C_S)       -0.429    13.639    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[10]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.337%)  route 0.275ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.548     1.986    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X32Y74         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164     2.150 r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[10]/Q
                         net (fo=1, routed)           0.275     2.425    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/di_reg[15][10]
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.064     2.849    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.580     2.269    
    GTPE2_COMMON_X0Y0    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[10])
                                                      0.084     2.353    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.655%)  route 0.455ns (76.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.557     1.995    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X27Y85         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     2.136 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/Q
                         net (fo=2, routed)           0.455     2.591    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_data[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.580     2.033    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[0])
                                                      0.476     2.509    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.757%)  route 0.295ns (64.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.560     1.998    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X30Y92         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.164     2.162 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.295     2.457    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/done
    SLICE_X27Y92         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.830     2.614    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X27Y92         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.300     2.315    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.046     2.361    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.551     1.989    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X30Y78         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     2.153 r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.318     2.471    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpll_drp_done[0]
    SLICE_X30Y79         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.820     2.604    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X30Y79         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.300     2.305    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.063     2.368    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[2]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.386%)  route 0.308ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.549     1.987    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y76         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.128 r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[2]/Q
                         net (fo=1, routed)           0.308     2.436    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/di_reg[15][2]
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.064     2.849    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.600     2.249    
    GTPE2_COMMON_X0Y0    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[2])
                                                      0.084     2.333    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[5]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.247%)  route 0.310ns (68.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.548     1.986    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X33Y75         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     2.127 r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/di_reg[5]/Q
                         net (fo=1, routed)           0.310     2.437    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/di_reg[15][5]
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         1.064     2.849    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.600     2.249    
    GTPE2_COMMON_X0Y0    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[5])
                                                      0.084     2.333    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.033%)  route 0.348ns (67.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.560     1.998    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X30Y92         FDSE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDSE (Prop_fdse_C_Q)         0.164     2.162 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.348     2.510    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
    SLICE_X30Y90         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.830     2.614    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X30Y90         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.300     2.315    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.088     2.403    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.148ns (26.119%)  route 0.419ns (73.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.555     1.993    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X26Y82         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.148     2.141 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.419     2.560    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_status[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.580     2.033    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.414     2.447    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.279%)  route 0.314ns (65.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.552     1.990    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X30Y79         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     2.154 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=2, routed)           0.314     2.469    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/qpll_drp_start
    SLICE_X30Y78         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=140, routed)         0.819     2.603    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/CLK
    SLICE_X30Y78         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.300     2.304    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.052     2.356    pcie_7x_0_support_i/gt_common_i_0/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.535%)  route 0.478ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.557     1.995    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X26Y86         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     2.159 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[7]/Q
                         net (fo=7, routed)           0.478     2.637    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_data[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=290, routed)         0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.580     2.033    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.486     2.519    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               6.400         8.000       1.600      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK      n/a               6.400         8.000       1.600      GTPE2_COMMON_X0Y0   pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     BUFG/I                   n/a               2.155         8.000       5.845      BUFGCTRL_X0Y2       pcie_7x_0_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0              n/a               2.155         8.000       5.845      BUFGCTRL_X0Y1       pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.515       0.045      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.401       0.239      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        9.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.924ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.580ns (10.671%)  route 4.856ns (89.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 21.781 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.684    11.595    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X26Y47         FDSE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.449    21.781    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X26Y47         FDSE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]/C
                         clock pessimism              0.341    22.122    
                         clock uncertainty           -0.079    22.043    
    SLICE_X26Y47         FDSE (Setup_fdse_C_S)       -0.524    21.519    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  9.924    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[16]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[23]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[25]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[26]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[29]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[30]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.580ns (10.654%)  route 4.864ns (89.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.693    11.604    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[31]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[31]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data1_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.580ns (10.662%)  route 4.860ns (89.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 21.780 - 16.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.567     6.160    app/PIO_interface/user_clk_out
    SLICE_X24Y49         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.456     6.616 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          1.171     7.787    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.911 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.689    11.599    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X25Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data1_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.448    21.780    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X25Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data1_q_reg[14]/C
                         clock pessimism              0.355    22.135    
                         clock uncertainty           -0.079    22.056    
    SLICE_X25Y47         FDRE (Setup_fdre_C_R)       -0.429    21.627    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.627    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 10.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.322%)  route 0.395ns (73.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.561     1.999    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X25Y55         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141     2.140 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_addr_reg[3]/Q
                         net (fo=4, routed)           0.395     2.535    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pio_rx_sm_64_gen.wr_addr_reg[8][3]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.346     2.313    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.496    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.936%)  route 0.263ns (65.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.564     2.002    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X25Y46         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[4]/Q
                         net (fo=4, routed)           0.263     2.406    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][4]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.600     2.059    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.355    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.635%)  route 0.409ns (74.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.561     1.999    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X25Y54         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     2.140 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_addr_reg[6]/Q
                         net (fo=5, routed)           0.409     2.549    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/Q[4]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.876     2.661    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKARDCLK
                         clock pessimism             -0.346     2.314    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.497    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.564     2.002    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y46         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[2]/Q
                         net (fo=4, routed)           0.270     2.413    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][2]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.600     2.059    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.355    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.565     2.003    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y47         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[24]/Q
                         net (fo=4, routed)           0.271     2.415    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][24]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.600     2.059    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.296     2.355    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[31]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.687%)  route 0.387ns (73.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.548     1.986    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X16Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.141     2.127 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[63]/Q
                         net (fo=1, routed)           0.387     2.514    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[31]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[31]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.599     2.012    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[31])
                                                      0.443     2.455    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[22]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.789%)  route 0.385ns (73.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.548     1.986    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X16Y72         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.141     2.127 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[54]/Q
                         net (fo=1, routed)           0.385     2.512    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[22]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.826     2.611    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.599     2.012    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[22])
                                                      0.440     2.452    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.042ns (7.569%)  route 0.513ns (92.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.039 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.513     2.552    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X0Y10         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.872     2.657    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y10         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.351     2.305    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.488    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.225%)  route 0.235ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.564     2.002    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X25Y46         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.128     2.130 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[21]/Q
                         net (fo=4, routed)           0.235     2.365    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][21]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.600     2.059    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.242     2.301    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.470%)  route 0.280ns (66.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.564     2.002    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X24Y46         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[0]/Q
                         net (fo=4, routed)           0.280     2.423    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/post_wr_data_reg[31][0]
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.875     2.660    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y8          RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst/CLKBWRCLK
                         clock pessimism             -0.600     2.059    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     2.355    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom_inst
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a                4.000         16.000      12.000     PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         16.000      12.000     PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y8      app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y8      app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y7      app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y7      app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y14     pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y14     pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y16     pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.576         16.000      13.424     RAMB36_X0Y16     pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       16.000      197.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X25Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X25Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X25Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X25Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_tag_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X27Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.tlp_type_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X27Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.tlp_type_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X27Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.tlp_type_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y57     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y59     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X26Y58     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a                0.500         8.000       7.500      SLICE_X26Y47     app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X16Y61     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y63     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y64     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y64     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X16Y61     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X16Y61     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_len_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X16Y61     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X24Y63     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a                0.500         8.000       7.500      SLICE_X16Y61     app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.req_rid_reg[15]/C
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.013       0.547      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.022       0.618      PCIE_X0Y0        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack       13.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.402%)  route 1.030ns (61.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 21.765 - 16.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X28Y54         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.518     6.662 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.431     7.093    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.217 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.599     7.816    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X29Y54         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.434    21.765    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X29Y54         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism              0.357    22.122    
                         clock uncertainty           -0.079    22.043    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    21.684    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.402%)  route 1.030ns (61.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 21.765 - 16.000 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.552     6.144    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X28Y54         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.518     6.662 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.431     7.093    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.217 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.599     7.816    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X29Y54         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    16.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033    17.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    18.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.581    20.241    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.332 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         1.434    21.765    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X29Y54         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism              0.357    22.122    
                         clock uncertainty           -0.079    22.043    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    21.684    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 13.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.719%)  route 0.331ns (61.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.561     1.999    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X28Y54         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     2.163 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.135     2.298    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.343 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.196     2.539    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X29Y54         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.831     2.615    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X29Y54         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism             -0.603     2.012    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.917    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.719%)  route 0.331ns (61.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.561     1.999    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X28Y54         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     2.163 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.135     2.298    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.343 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.196     2.539    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X29Y54         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=830, routed)         0.831     2.615    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X29Y54         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism             -0.603     2.012    
    SLICE_X29Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.917    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.622    





