`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/11/13 13:57:27
// Design Name: 
// Module Name: LFSR_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module LFSR_test(
    );
    parameter k=475;
    reg clk;
    reg rst;
    reg [k-1:0]msg;
    wire [510:0]vout;
    always #3 clk = ~clk;
    initial
    begin
        msg[k-1:0]=475'b0111101110110101000001110111001001111001011111100110101100000101110101000100101010111101110000110101101011111100000110011111010011011111101101010000011101110011001010011100000100110000111000101101001111010111011011101010011011100100111100001101010101101001010111011001100000000010100011111000011110110111100101110000111001011011111111001101110111101001110101110001111101001110110001011001111001110100010000110011110100000001001111111000010010111100111111000111101101101100011;
        clk=1;
        rst=1;
        #100 rst=~rst;
    end    
    BCH_LFSF out(
        .rst(rst),
        .clk(clk),
        .msg(msg),
        .vout(vout)
        );
    
endmodule
