{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733342729836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733342729837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 14:05:29 2024 " "Processing started: Wed Dec  4 14:05:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733342729837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733342729837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Project1 -c FIR_Filter_Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Project1 -c FIR_Filter_Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733342729837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733342730283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733342730283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_project1.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter_Project1 " "Found entity 1: FIR_Filter_Project1" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733342735940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733342735940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_project1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_project1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter_Project1_tb " "Found entity 1: FIR_Filter_Project1_tb" {  } { { "FIR_Filter_Project1_tb.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733342735951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733342735951 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(33) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(33): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735952 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(34) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(34): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735952 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(35) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(35): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(36) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(36): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(37) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(37): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(39) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(39): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(40) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(40): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(41) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(41): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(42) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(42): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(43) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(43): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(45) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(45): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(46) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(46): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(47) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(47): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(48) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(48): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FIR_Filter_Project1 FIR_Filter_Project1.v(49) " "Verilog HDL Parameter Declaration warning at FIR_Filter_Project1.v(49): Parameter Declaration in module \"FIR_Filter_Project1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FIR_Filter_Project1.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733342735954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_Filter_Project1 " "Elaborating entity \"FIR_Filter_Project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733342736016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733342736651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733342737117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733342737117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733342737231 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733342737231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "529 " "Implemented 529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733342737231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733342737231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733342737267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 14:05:37 2024 " "Processing ended: Wed Dec  4 14:05:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733342737267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733342737267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733342737267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733342737267 ""}
