read -sv run_verilog_mid/adder_32b_19_68_ca09fd00f64e626c6fe99dabbcdd7b36.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_68_ca09fd00f64e626c6fe99dabbcdd7b36_yosys.v
