Quartus II
Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
46
3480
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pcie_hip_s4gx_gen2_x4_128_examples|common|incremental_compile_module|
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
pcie_hip_s4gx_gen2_x4_128_example_chaining_top
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(0).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v
aaa981cda9fc19e063bfa78d84c1bc33
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
altpcierd_compliance_test
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(1).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_compliance_test.v
30448f904c812a80fcd83d224ee78250
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altpcierd_compliance_test:pcie_compliance_test_enable
}
# macro_sequence

# end
# entity
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(2).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b.v
5b611b8fa6f82aeca6b117f6f3a51531
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core
}
# macro_sequence

# end
# entity
pcie_hip_s4gx_gen2_x4_128_plus
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(3).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pcie_hip_s4gx_gen2_x4_128_plus.v
ddc92c3b3d576ec3da7f64ed1b4700
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus
}
# macro_sequence

# end
# entity
pcie_hip_s4gx_gen2_x4_128
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(4).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pcie_hip_s4gx_gen2_x4_128.v
93b7c49695d7429e580e3f94c8445
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap
}
# macro_sequence

# end
# entity
pcie_hip_s4gx_gen2_x4_128_serdes
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(5).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pcie_hip_s4gx_gen2_x4_128_serdes.v
f1f99b515c179f13c4aeb081e24e466
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
starting_channel_number
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(6).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pcie_hip_s4gx_gen2_x4_128_serdes.v
f1f99b515c179f13c4aeb081e24e466
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
starting_channel_number
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpcie_rs_serdes
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(7).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_rs_serdes.v
683f16e5f14095759c6476de5cae54
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|altpcie_rs_serdes:rs_serdes
}
# macro_sequence

# end
# entity
pcie_hip_s4gx_gen2_x4_128_core
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(8).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pcie_hip_s4gx_gen2_x4_128_core.v
d82ddcddc02fb878bb65f9fb81f11d5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper
}
# macro_sequence

# end
# entity
altpcie_hip_pipen1b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(9).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_hip_pipen1b.v
48ba1888d4ced53c18ecc5380a43fa8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
pcie_qsys
0
PARAMETER_SIGNED_DEC
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_P2A_AVALON_ADDR_B0
10000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
CB_P2A_AVALON_ADDR_B5
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
enable_gen2_core
true
PARAMETER_STRING
USR
use_crc_forwarding
false
PARAMETER_STRING
USR
enable_function_msi_support
true
PARAMETER_STRING
DEF
flow_control_timeout_count
200
PARAMETER_SIGNED_DEC
DEF
CG_IMPL_CRA_AV_SLAVE_PORT
1
PARAMETER_SIGNED_DEC
DEF
CG_ENABLE_A2P_INTERRUPT
0
PARAMETER_SIGNED_DEC
DEF
vc0_clk_enable
true
PARAMETER_STRING
DEF
RH_NUM
8
PARAMETER_SIGNED_DEC
USR
CB_P2A_AVALON_ADDR_B3
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
INTENDED_DEVICE_FAMILY
Stratix IV GX
PARAMETER_STRING
DEF
RX_BUF
11
PARAMETER_SIGNED_DEC
USR
l0_exit_latency_sameclock
7
PARAMETER_SIGNED_DEC
USR
enable_hip_x1_loopback
false
PARAMETER_STRING
DEF
enable_ecrc_gen
false
PARAMETER_STRING
USR
vc1_rx_flow_ctrl_posted_data
360
PARAMETER_SIGNED_DEC
DEF
l01_entry_latency
31
PARAMETER_SIGNED_DEC
USR
msix_pba_bir
0
PARAMETER_SIGNED_DEC
USR
vc1_rx_flow_ctrl_posted_header
50
PARAMETER_SIGNED_DEC
DEF
ei_delay_powerdown_count
10
PARAMETER_SIGNED_DEC
DEF
TL_SELECTION
6
PARAMETER_SIGNED_DEC
DEF
bar0_prefetchable
false
PARAMETER_STRING
USR
bar4_size_mask
0
PARAMETER_SIGNED_DEC
DEF
enable_coreclk_out_half_rate
true
PARAMETER_STRING
USR
maximum_current
0
PARAMETER_SIGNED_DEC
DEF
p_pcie_use_pcie_reconfig
0
PARAMETER_STRING
DEF
class_code
327680
PARAMETER_SIGNED_DEC
USR
bridge_port_vga_enable
false
PARAMETER_STRING
DEF
ssvid
0
PARAMETER_SIGNED_DEC
DEF
enable_adapter_half_rate_mode
true
PARAMETER_STRING
USR
bar1_64bit_mem_space
false
PARAMETER_STRING
USR
subsystem_vendor_id
4334
PARAMETER_SIGNED_DEC
USR
sameclock_nfts_count
255
PARAMETER_SIGNED_DEC
USR
msix_table_offset
0
PARAMETER_SIGNED_DEC
USR
l0_exit_latency_diffclock
7
PARAMETER_SIGNED_DEC
USR
eie_before_nfts_count
4
PARAMETER_SIGNED_DEC
USR
CB_P2A_AVALON_ADDR_B4
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
retry_buffer_memory_settings
0
PARAMETER_SIGNED_DEC
DEF
bar0_size_mask
24
PARAMETER_SIGNED_DEC
USR
surprise_down_error_support
false
PARAMETER_STRING
DEF
vc0_rx_buffer_memory_settings
0
PARAMETER_SIGNED_DEC
DEF
credit_buffer_allocation_aux
BALANCED
PARAMETER_STRING
USR
enable_rx0buf_ecc
true
PARAMETER_STRING
DEF
bar3_size_mask
0
PARAMETER_SIGNED_DEC
DEF
enable_rx_reordering
true
PARAMETER_STRING
DEF
bar4_io_space
false
PARAMETER_STRING
DEF
CG_COMMON_CLOCK_MODE
0
PARAMETER_SIGNED_DEC
DEF
extend_tag_field
false
PARAMETER_STRING
USR
core_clk_divider
2
PARAMETER_SIGNED_DEC
USR
G_TAG_NUM0
32
PARAMETER_SIGNED_DEC
USR
enable_retrybuf_x8_clk_stealing
0
PARAMETER_SIGNED_DEC
DEF
flow_control_update_count
30
PARAMETER_SIGNED_DEC
DEF
rx_ptr1_posted_dpram_max
0
PARAMETER_SIGNED_DEC
DEF
rx_ptr0_posted_dpram_min
0
PARAMETER_SIGNED_DEC
DEF
pme_state_enable
00000
PARAMETER_UNSIGNED_BIN
DEF
port_link_number
1
PARAMETER_SIGNED_DEC
USR
vc0_rx_flow_ctrl_posted_header
50
PARAMETER_SIGNED_DEC
DEF
ssid
0
PARAMETER_SIGNED_DEC
DEF
endpoint_l1_latency
0
PARAMETER_SIGNED_DEC
USR
rx_ptr0_nonposted_dpram_min
0
PARAMETER_SIGNED_DEC
DEF
l1_exit_latency_diffclock
7
PARAMETER_SIGNED_DEC
USR
retry_buffer_last_active_address
2047
PARAMETER_STRING
USR
CB_P2A_AVALON_ADDR_B1
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
bar_io_window_size
32BIT
PARAMETER_STRING
DEF
CB_A2P_ADDR_MAP_PASS_THRU_BITS
20
PARAMETER_SIGNED_DEC
DEF
rx_ptr1_posted_dpram_min
0
PARAMETER_SIGNED_DEC
DEF
CB_A2P_ADDR_MAP_IS_FIXED
0
PARAMETER_SIGNED_DEC
DEF
rx_ptr1_nonposted_dpram_max
0
PARAMETER_SIGNED_DEC
DEF
bar5_io_space
false
PARAMETER_STRING
DEF
gen2_sameclock_nfts_count
255
PARAMETER_SIGNED_DEC
USR
max_payload_size
1
PARAMETER_SIGNED_DEC
USR
gen2_diffclock_nfts_count
255
PARAMETER_SIGNED_DEC
USR
vc_arbitration
0
PARAMETER_SIGNED_DEC
USR
disable_snoop_packet
00000000
PARAMETER_UNSIGNED_BIN
DEF
vc0_rx_flow_ctrl_posted_data
360
PARAMETER_SIGNED_DEC
DEF
AST_LITE
0
PARAMETER_SIGNED_DEC
DEF
CB_A2P_ADDR_MAP_NUM_ENTRIES
2
PARAMETER_SIGNED_DEC
DEF
vc1_rx_flow_ctrl_compl_data
448
PARAMETER_SIGNED_DEC
DEF
expansion_base_address_register
0
PARAMETER_SIGNED_DEC
DEF
msi_function_count
2
PARAMETER_SIGNED_DEC
USR
vc0_rx_flow_ctrl_compl_data
448
PARAMETER_SIGNED_DEC
DEF
single_rx_detect
4
PARAMETER_SIGNED_DEC
USR
CB_P2A_AVALON_ADDR_B2
10000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
slot_number
0
PARAMETER_SIGNED_DEC
DEF
enable_rx_buffer_checking
true
PARAMETER_STRING
DEF
deemphasis_enable
false
PARAMETER_STRING
DEF
bar5_prefetchable
false
PARAMETER_STRING
DEF
device_number
0
PARAMETER_SIGNED_DEC
DEF
msix_pba_offset
0
PARAMETER_SIGNED_DEC
USR
gen2_lane_rate_mode
true
PARAMETER_STRING
USR
subsystem_device_id
7
PARAMETER_SIGNED_DEC
USR
bypass_cdc
false
PARAMETER_STRING
USR
bar_prefetchable
32
PARAMETER_SIGNED_DEC
DEF
enable_retrybuf_ecc
true
PARAMETER_STRING
DEF
fc_init_timer
1024
PARAMETER_SIGNED_DEC
DEF
base_address
0
PARAMETER_SIGNED_DEC
DEF
register_pipe_signals
false
PARAMETER_STRING
DEF
core_clk_source
PLL_FIXED_CLK
PARAMETER_STRING
DEF
no_command_completed
true
PARAMETER_STRING
DEF
msix_table_size
0
PARAMETER_SIGNED_DEC
USR
bar3_prefetchable
false
PARAMETER_STRING
DEF
enable_msi_64bit_addressing
true
PARAMETER_STRING
USR
port_address
0
PARAMETER_SIGNED_DEC
DEF
enable_rx1buf_x8_clk_stealing
0
PARAMETER_SIGNED_DEC
DEF
bar0_io_space
false
PARAMETER_STRING
USR
vc1_rx_flow_ctrl_nonposted_header
54
PARAMETER_SIGNED_DEC
DEF
bar2_size_mask
0
PARAMETER_SIGNED_DEC
DEF
slot_power_limit
0
PARAMETER_SIGNED_DEC
DEF
enable_function_msix_support
false
PARAMETER_STRING
USR
bar3_io_space
false
PARAMETER_STRING
DEF
bar0_64bit_mem_space
false
PARAMETER_STRING
USR
millisecond_cycle_count
250000
PARAMETER_SIGNED_DEC
USR
enable_msi_masking
false
PARAMETER_STRING
DEF
endpoint_l0_latency
0
PARAMETER_SIGNED_DEC
USR
bar4_prefetchable
false
PARAMETER_STRING
DEF
lpm_type
stratixiv_hssi_pcie_hip
PARAMETER_STRING
DEF
diffclock_nfts_count
255
PARAMETER_SIGNED_DEC
USR
indicator
0
PARAMETER_SIGNED_DEC
DEF
bar1_io_space
false
PARAMETER_STRING
USR
enable_l1_aspm
false
PARAMETER_STRING
USR
vc1_rx_flow_ctrl_nonposted_data
0
PARAMETER_SIGNED_DEC
DEF
vc1_rx_flow_ctrl_compl_header
112
PARAMETER_SIGNED_DEC
DEF
low_priority_vc
0
PARAMETER_SIGNED_DEC
DEF
l1_exit_latency_sameclock
7
PARAMETER_SIGNED_DEC
USR
bar1_size_mask
16
PARAMETER_SIGNED_DEC
USR
vc0_rx_flow_ctrl_nonposted_header
54
PARAMETER_SIGNED_DEC
DEF
lane_mask
11110000
PARAMETER_UNSIGNED_BIN
USR
bar2_io_space
false
PARAMETER_STRING
DEF
enable_ch0_pclk_out
false
PARAMETER_STRING
USR
CB_A2P_ADDR_MAP_FIXED_TABLE
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
enable_ecrc_check
false
PARAMETER_STRING
USR
rx_ptr0_posted_dpram_max
0
PARAMETER_SIGNED_DEC
DEF
bar1_prefetchable
false
PARAMETER_STRING
USR
p_pcie_hip_type
0
PARAMETER_STRING
USR
bar2_64bit_mem_space
false
PARAMETER_STRING
DEF
vc0_rx_flow_ctrl_nonposted_data
0
PARAMETER_SIGNED_DEC
DEF
bar5_size_mask
0
PARAMETER_SIGNED_DEC
DEF
disable_link_x2_support
false
PARAMETER_STRING
DEF
bridge_port_ssid_support
false
PARAMETER_STRING
DEF
enable_rx0buf_x8_clk_stealing
0
PARAMETER_SIGNED_DEC
DEF
dll_active_report_support
false
PARAMETER_STRING
DEF
CB_PCIE_MODE
0
PARAMETER_SIGNED_DEC
DEF
vendor_id
4334
PARAMETER_SIGNED_DEC
USR
msix_table_bir
0
PARAMETER_SIGNED_DEC
USR
slot_power_scale
0
PARAMETER_SIGNED_DEC
DEF
device_address
0
PARAMETER_SIGNED_DEC
DEF
bar3_64bit_mem_space
false
PARAMETER_STRING
DEF
CG_AVALON_S_ADDR_WIDTH
21
PARAMETER_SIGNED_DEC
DEF
advanced_errors
false
PARAMETER_STRING
USR
enable_rx1buf_ecc
true
PARAMETER_STRING
DEF
vc1_rx_buffer_memory_settings
0
PARAMETER_SIGNED_DEC
DEF
bypass_tl
false
PARAMETER_STRING
DEF
vc_enable
0000000
PARAMETER_UNSIGNED_BIN
DEF
completion_timeout
NONE
PARAMETER_STRING
USR
hot_plug_support
0000000
PARAMETER_UNSIGNED_BIN
DEF
disable_cdc_clk_ppm
false
PARAMETER_STRING
DEF
no_soft_reset
true
PARAMETER_STRING
USR
enable_slot_register
false
PARAMETER_STRING
DEF
rx_ptr0_nonposted_dpram_max
0
PARAMETER_SIGNED_DEC
DEF
bar5_64bit_mem_space
false
PARAMETER_STRING
DEF
vc0_rx_flow_ctrl_compl_header
112
PARAMETER_SIGNED_DEC
DEF
revision_id
17
PARAMETER_SIGNED_DEC
USR
pcie_mode
SHARED_MODE
PARAMETER_STRING
USR
max_link_width
4
PARAMETER_SIGNED_DEC
USR
rx_ptr1_nonposted_dpram_min
0
PARAMETER_SIGNED_DEC
DEF
device_id
16963
PARAMETER_SIGNED_DEC
USR
bar4_64bit_mem_space
false
PARAMETER_STRING
DEF
enable_completion_timeout_disable
true
PARAMETER_STRING
USR
skp_os_schedule_count
0
PARAMETER_SIGNED_DEC
DEF
vc1_clk_enable
false
PARAMETER_STRING
DEF
bar2_prefetchable
false
PARAMETER_STRING
DEF
RXM_DATA_WIDTH
64
PARAMETER_SIGNED_DEC
DEF
RXM_BEN_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
RXM_BCNT_WIDTH
10
PARAMETER_SIGNED_DEC
DEF
TXS_BCNT_WIDTH
10
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
}
# macro_sequence

# end
# entity
pciexp_dcram
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(10).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|pciexp_dcram.v
510e2fa7491e13466b355345ca58ea
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
15
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
255
PARAMETER_SIGNED_DEC
DEF
RTRY_RAM_TYPE
AUTO
PARAMETER_STRING
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(11).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(11).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
255
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
15
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32768
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
255
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
15
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32768
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_j3l1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_j3l1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(12).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(12).cnf
# case_insensitive
# source_file
db|altsyncram_j3l1.tdf
7e46a5eb7795e6eb5a9bd9cd787a4077
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b254
-1
3
q_b253
-1
3
q_b252
-1
3
q_b251
-1
3
q_b250
-1
3
q_b25
-1
3
q_b249
-1
3
q_b248
-1
3
q_b247
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a99
-1
3
q_a98
-1
3
q_a97
-1
3
q_a96
-1
3
q_a95
-1
3
q_a94
-1
3
q_a93
-1
3
q_a92
-1
3
q_a91
-1
3
q_a90
-1
3
q_a9
-1
3
q_a89
-1
3
q_a88
-1
3
q_a87
-1
3
q_a86
-1
3
q_a85
-1
3
q_a84
-1
3
q_a83
-1
3
q_a82
-1
3
q_a81
-1
3
q_a80
-1
3
q_a8
-1
3
q_a79
-1
3
q_a78
-1
3
q_a77
-1
3
q_a76
-1
3
q_a75
-1
3
q_a74
-1
3
q_a73
-1
3
q_a72
-1
3
q_a71
-1
3
q_a70
-1
3
q_a7
-1
3
q_a69
-1
3
q_a68
-1
3
q_a67
-1
3
q_a66
-1
3
q_a65
-1
3
q_a64
-1
3
q_a63
-1
3
q_a62
-1
3
q_a61
-1
3
q_a60
-1
3
q_a6
-1
3
q_a59
-1
3
q_a58
-1
3
q_a57
-1
3
q_a56
-1
3
q_a55
-1
3
q_a54
-1
3
q_a53
-1
3
q_a52
-1
3
q_a51
-1
3
q_a50
-1
3
q_a5
-1
3
q_a49
-1
3
q_a48
-1
3
q_a47
-1
3
q_a46
-1
3
q_a45
-1
3
q_a44
-1
3
q_a43
-1
3
q_a42
-1
3
q_a41
-1
3
q_a40
-1
3
q_a4
-1
3
q_a39
-1
3
q_a38
-1
3
q_a37
-1
3
q_a36
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a254
-1
3
q_a253
-1
3
q_a252
-1
3
q_a251
-1
3
q_a250
-1
3
q_a25
-1
3
q_a249
-1
3
q_a248
-1
3
q_a247
-1
3
q_a246
-1
3
q_a245
-1
3
q_a244
-1
3
q_a243
-1
3
q_a242
-1
3
q_a241
-1
3
q_a240
-1
3
q_a24
-1
3
q_a239
-1
3
q_a238
-1
3
q_a237
-1
3
q_a236
-1
3
q_a235
-1
3
q_a234
-1
3
q_a233
-1
3
q_a232
-1
3
q_a231
-1
3
q_a230
-1
3
q_a23
-1
3
q_a229
-1
3
q_a228
-1
3
q_a227
-1
3
q_a226
-1
3
q_a225
-1
3
q_a224
-1
3
q_a223
-1
3
q_a222
-1
3
q_a221
-1
3
q_a220
-1
3
q_a22
-1
3
q_a219
-1
3
q_a218
-1
3
q_a217
-1
3
q_a216
-1
3
q_a215
-1
3
q_a214
-1
3
q_a213
-1
3
q_a212
-1
3
q_a211
-1
3
q_a210
-1
3
q_a21
-1
3
q_a209
-1
3
q_a208
-1
3
q_a207
-1
3
q_a206
-1
3
q_a205
-1
3
q_a204
-1
3
q_a203
-1
3
q_a202
-1
3
q_a201
-1
3
q_a200
-1
3
q_a20
-1
3
q_a2
-1
3
q_a199
-1
3
q_a198
-1
3
q_a197
-1
3
q_a196
-1
3
q_a195
-1
3
q_a194
-1
3
q_a193
-1
3
q_a192
-1
3
q_a191
-1
3
q_a190
-1
3
q_a19
-1
3
q_a189
-1
3
q_a188
-1
3
q_a187
-1
3
q_a186
-1
3
q_a185
-1
3
q_a184
-1
3
q_a183
-1
3
q_a182
-1
3
q_a181
-1
3
q_a180
-1
3
q_a18
-1
3
q_a179
-1
3
q_a178
-1
3
q_a177
-1
3
q_a176
-1
3
q_a175
-1
3
q_a174
-1
3
q_a173
-1
3
q_a172
-1
3
q_a171
-1
3
q_a170
-1
3
q_a17
-1
3
q_a169
-1
3
q_a168
-1
3
q_a167
-1
3
q_a166
-1
3
q_a165
-1
3
q_a164
-1
3
q_a163
-1
3
q_a162
-1
3
q_a161
-1
3
q_a160
-1
3
q_a16
-1
3
q_a159
-1
3
q_a158
-1
3
q_a157
-1
3
q_a156
-1
3
q_a155
-1
3
q_a154
-1
3
q_a153
-1
3
q_a152
-1
3
q_a151
-1
3
q_a150
-1
3
q_a15
-1
3
q_a149
-1
3
q_a148
-1
3
q_a147
-1
3
q_a146
-1
3
q_a145
-1
3
q_a144
-1
3
q_a143
-1
3
q_a142
-1
3
q_a141
-1
3
q_a140
-1
3
q_a14
-1
3
q_a139
-1
3
q_a138
-1
3
q_a137
-1
3
q_a136
-1
3
q_a135
-1
3
q_a134
-1
3
q_a133
-1
3
q_a132
-1
3
q_a131
-1
3
q_a130
-1
3
q_a13
-1
3
q_a129
-1
3
q_a128
-1
3
q_a127
-1
3
q_a126
-1
3
q_a125
-1
3
q_a124
-1
3
q_a123
-1
3
q_a122
-1
3
q_a121
-1
3
q_a120
-1
3
q_a12
-1
3
q_a119
-1
3
q_a118
-1
3
q_a117
-1
3
q_a116
-1
3
q_a115
-1
3
q_a114
-1
3
q_a113
-1
3
q_a112
-1
3
q_a111
-1
3
q_a110
-1
3
q_a11
-1
3
q_a109
-1
3
q_a108
-1
3
q_a107
-1
3
q_a106
-1
3
q_a105
-1
3
q_a104
-1
3
q_a103
-1
3
q_a102
-1
3
q_a101
-1
3
q_a100
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a254
-1
3
data_a253
-1
3
data_a252
-1
3
data_a251
-1
3
data_a250
-1
3
data_a25
-1
3
data_a249
-1
3
data_a248
-1
3
data_a247
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated
}
# macro_sequence

# end
# entity
decode_gpa
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(13).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(13).cnf
# case_insensitive
# source_file
db|decode_gpa.tdf
f2ff4f52fd7709fcb42bcf3aae41e7
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_gpa:decode2
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_gpa:wren_decode_a
}
# macro_sequence

# end
# entity
decode_95a
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(14).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(14).cnf
# case_insensitive
# source_file
db|decode_95a.tdf
5e9740bb393fd4c5d734f9658deb2274
7
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|decode_95a:rden_decode_b
}
# macro_sequence

# end
# entity
mux_4nb
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(15).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(15).cnf
# case_insensitive
# source_file
db|mux_4nb.tdf
66ce157f7e8132c328b6fad5bfb8acb4
7
# used_port {
sel0
-1
3
result99
-1
3
result98
-1
3
result97
-1
3
result96
-1
3
result95
-1
3
result94
-1
3
result93
-1
3
result92
-1
3
result91
-1
3
result90
-1
3
result9
-1
3
result89
-1
3
result88
-1
3
result87
-1
3
result86
-1
3
result85
-1
3
result84
-1
3
result83
-1
3
result82
-1
3
result81
-1
3
result80
-1
3
result8
-1
3
result79
-1
3
result78
-1
3
result77
-1
3
result76
-1
3
result75
-1
3
result74
-1
3
result73
-1
3
result72
-1
3
result71
-1
3
result70
-1
3
result7
-1
3
result69
-1
3
result68
-1
3
result67
-1
3
result66
-1
3
result65
-1
3
result64
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result254
-1
3
result253
-1
3
result252
-1
3
result251
-1
3
result250
-1
3
result25
-1
3
result249
-1
3
result248
-1
3
result247
-1
3
result246
-1
3
result245
-1
3
result244
-1
3
result243
-1
3
result242
-1
3
result241
-1
3
result240
-1
3
result24
-1
3
result239
-1
3
result238
-1
3
result237
-1
3
result236
-1
3
result235
-1
3
result234
-1
3
result233
-1
3
result232
-1
3
result231
-1
3
result230
-1
3
result23
-1
3
result229
-1
3
result228
-1
3
result227
-1
3
result226
-1
3
result225
-1
3
result224
-1
3
result223
-1
3
result222
-1
3
result221
-1
3
result220
-1
3
result22
-1
3
result219
-1
3
result218
-1
3
result217
-1
3
result216
-1
3
result215
-1
3
result214
-1
3
result213
-1
3
result212
-1
3
result211
-1
3
result210
-1
3
result21
-1
3
result209
-1
3
result208
-1
3
result207
-1
3
result206
-1
3
result205
-1
3
result204
-1
3
result203
-1
3
result202
-1
3
result201
-1
3
result200
-1
3
result20
-1
3
result2
-1
3
result199
-1
3
result198
-1
3
result197
-1
3
result196
-1
3
result195
-1
3
result194
-1
3
result193
-1
3
result192
-1
3
result191
-1
3
result190
-1
3
result19
-1
3
result189
-1
3
result188
-1
3
result187
-1
3
result186
-1
3
result185
-1
3
result184
-1
3
result183
-1
3
result182
-1
3
result181
-1
3
result180
-1
3
result18
-1
3
result179
-1
3
result178
-1
3
result177
-1
3
result176
-1
3
result175
-1
3
result174
-1
3
result173
-1
3
result172
-1
3
result171
-1
3
result170
-1
3
result17
-1
3
result169
-1
3
result168
-1
3
result167
-1
3
result166
-1
3
result165
-1
3
result164
-1
3
result163
-1
3
result162
-1
3
result161
-1
3
result160
-1
3
result16
-1
3
result159
-1
3
result158
-1
3
result157
-1
3
result156
-1
3
result155
-1
3
result154
-1
3
result153
-1
3
result152
-1
3
result151
-1
3
result150
-1
3
result15
-1
3
result149
-1
3
result148
-1
3
result147
-1
3
result146
-1
3
result145
-1
3
result144
-1
3
result143
-1
3
result142
-1
3
result141
-1
3
result140
-1
3
result14
-1
3
result139
-1
3
result138
-1
3
result137
-1
3
result136
-1
3
result135
-1
3
result134
-1
3
result133
-1
3
result132
-1
3
result131
-1
3
result130
-1
3
result13
-1
3
result129
-1
3
result128
-1
3
result127
-1
3
result126
-1
3
result125
-1
3
result124
-1
3
result123
-1
3
result122
-1
3
result121
-1
3
result120
-1
3
result12
-1
3
result119
-1
3
result118
-1
3
result117
-1
3
result116
-1
3
result115
-1
3
result114
-1
3
result113
-1
3
result112
-1
3
result111
-1
3
result110
-1
3
result11
-1
3
result109
-1
3
result108
-1
3
result107
-1
3
result106
-1
3
result105
-1
3
result104
-1
3
result103
-1
3
result102
-1
3
result101
-1
3
result100
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data509
-1
3
data508
-1
3
data507
-1
3
data506
-1
3
data505
-1
3
data504
-1
3
data503
-1
3
data502
-1
3
data501
-1
3
data500
-1
3
data50
-1
3
data5
-1
3
data499
-1
3
data498
-1
3
data497
-1
3
data496
-1
3
data495
-1
3
data494
-1
3
data493
-1
3
data492
-1
3
data491
-1
3
data490
-1
3
data49
-1
3
data489
-1
3
data488
-1
3
data487
-1
3
data486
-1
3
data485
-1
3
data484
-1
3
data483
-1
3
data482
-1
3
data481
-1
3
data480
-1
3
data48
-1
3
data479
-1
3
data478
-1
3
data477
-1
3
data476
-1
3
data475
-1
3
data474
-1
3
data473
-1
3
data472
-1
3
data471
-1
3
data470
-1
3
data47
-1
3
data469
-1
3
data468
-1
3
data467
-1
3
data466
-1
3
data465
-1
3
data464
-1
3
data463
-1
3
data462
-1
3
data461
-1
3
data460
-1
3
data46
-1
3
data459
-1
3
data458
-1
3
data457
-1
3
data456
-1
3
data455
-1
3
data454
-1
3
data453
-1
3
data452
-1
3
data451
-1
3
data450
-1
3
data45
-1
3
data449
-1
3
data448
-1
3
data447
-1
3
data446
-1
3
data445
-1
3
data444
-1
3
data443
-1
3
data442
-1
3
data441
-1
3
data440
-1
3
data44
-1
3
data439
-1
3
data438
-1
3
data437
-1
3
data436
-1
3
data435
-1
3
data434
-1
3
data433
-1
3
data432
-1
3
data431
-1
3
data430
-1
3
data43
-1
3
data429
-1
3
data428
-1
3
data427
-1
3
data426
-1
3
data425
-1
3
data424
-1
3
data423
-1
3
data422
-1
3
data421
-1
3
data420
-1
3
data42
-1
3
data419
-1
3
data418
-1
3
data417
-1
3
data416
-1
3
data415
-1
3
data414
-1
3
data413
-1
3
data412
-1
3
data411
-1
3
data410
-1
3
data41
-1
3
data409
-1
3
data408
-1
3
data407
-1
3
data406
-1
3
data405
-1
3
data404
-1
3
data403
-1
3
data402
-1
3
data401
-1
3
data400
-1
3
data40
-1
3
data4
-1
3
data399
-1
3
data398
-1
3
data397
-1
3
data396
-1
3
data395
-1
3
data394
-1
3
data393
-1
3
data392
-1
3
data391
-1
3
data390
-1
3
data39
-1
3
data389
-1
3
data388
-1
3
data387
-1
3
data386
-1
3
data385
-1
3
data384
-1
3
data383
-1
3
data382
-1
3
data381
-1
3
data380
-1
3
data38
-1
3
data379
-1
3
data378
-1
3
data377
-1
3
data376
-1
3
data375
-1
3
data374
-1
3
data373
-1
3
data372
-1
3
data371
-1
3
data370
-1
3
data37
-1
3
data369
-1
3
data368
-1
3
data367
-1
3
data366
-1
3
data365
-1
3
data364
-1
3
data363
-1
3
data362
-1
3
data361
-1
3
data360
-1
3
data36
-1
3
data359
-1
3
data358
-1
3
data357
-1
3
data356
-1
3
data355
-1
3
data354
-1
3
data353
-1
3
data352
-1
3
data351
-1
3
data350
-1
3
data35
-1
3
data349
-1
3
data348
-1
3
data347
-1
3
data346
-1
3
data345
-1
3
data344
-1
3
data343
-1
3
data342
-1
3
data341
-1
3
data340
-1
3
data34
-1
3
data339
-1
3
data338
-1
3
data337
-1
3
data336
-1
3
data335
-1
3
data334
-1
3
data333
-1
3
data332
-1
3
data331
-1
3
data330
-1
3
data33
-1
3
data329
-1
3
data328
-1
3
data327
-1
3
data326
-1
3
data325
-1
3
data324
-1
3
data323
-1
3
data322
-1
3
data321
-1
3
data320
-1
3
data32
-1
3
data319
-1
3
data318
-1
3
data317
-1
3
data316
-1
3
data315
-1
3
data314
-1
3
data313
-1
3
data312
-1
3
data311
-1
3
data310
-1
3
data31
-1
3
data309
-1
3
data308
-1
3
data307
-1
3
data306
-1
3
data305
-1
3
data304
-1
3
data303
-1
3
data302
-1
3
data301
-1
3
data300
-1
3
data30
-1
3
data3
-1
3
data299
-1
3
data298
-1
3
data297
-1
3
data296
-1
3
data295
-1
3
data294
-1
3
data293
-1
3
data292
-1
3
data291
-1
3
data290
-1
3
data29
-1
3
data289
-1
3
data288
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_j3l1:auto_generated|mux_4nb:mux3
}
# macro_sequence

# end
# entity
altpcie_pcie_reconfig_bridge
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(16).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_hip_pipen1b.v
48ba1888d4ced53c18ecc5380a43fa8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
device_address
0
PARAMETER_SIGNED_DEC
USR
port_address
0
PARAMETER_SIGNED_DEC
USR
base_address
0
PARAMETER_SIGNED_DEC
USR
implement_address_checking
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
}
# macro_sequence

# end
# entity
altpcie_txcred_patch
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(17).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_hip_pipen1b.v
48ba1888d4ced53c18ecc5380a43fa8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
enable_adapter_half_rate_mode
true
PARAMETER_STRING
USR
BYP_PATCH
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
}
# macro_sequence

# end
# entity
altpcie_reconfig_4sgx
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(18).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_reconfig_4sgx.v
fab21bae6d7e2dacfbed39bb84525884
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(19).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_reconfig_4sgx.v
fab21bae6d7e2dacfbed39bb84525884
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
alt_cal
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(20).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|alt_cal.v
e5b785297d79acfb94963ee2d451b7a4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sim_model_mode
FALSE
PARAMETER_STRING
USR
lpm_type
alt_cal
PARAMETER_STRING
USR
lpm_hint
UNUSED
PARAMETER_STRING
DEF
number_of_channels
8
PARAMETER_SIGNED_DEC
USR
channel_address_width
3
PARAMETER_SIGNED_DEC
USR
sample_length
01100100
PARAMETER_UNSIGNED_BIN
DEF
IDLE
00000
PARAMETER_UNSIGNED_BIN
DEF
CH_WAIT
00001
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_SET
00010
PARAMETER_UNSIGNED_BIN
DEF
OFFSETS_PDEN_RD
00011
PARAMETER_UNSIGNED_BIN
DEF
OFFSETS_PDEN_WR
00100
PARAMETER_UNSIGNED_BIN
DEF
CAL_PD_WR
00101
PARAMETER_UNSIGNED_BIN
DEF
CAL_RX_RD
00110
PARAMETER_UNSIGNED_BIN
DEF
CAL_RX_WR
00111
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_WAIT
01000
PARAMETER_UNSIGNED_BIN
DEF
SAMPLE_TB
01001
PARAMETER_UNSIGNED_BIN
DEF
TEST_INPUT
01010
PARAMETER_UNSIGNED_BIN
DEF
CH_ADV
01100
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_READ
01110
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_WRITE
01111
PARAMETER_UNSIGNED_BIN
DEF
KICK_SETWAIT
01011
PARAMETER_UNSIGNED_BIN
DEF
KICK_START_RD
01101
PARAMETER_UNSIGNED_BIN
DEF
KICK_START_WR
10000
PARAMETER_UNSIGNED_BIN
DEF
KICK_PAUSE
10001
PARAMETER_UNSIGNED_BIN
DEF
KICK_DELAY_OC
10010
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(21).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(21).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_mux.tdf
bfafaaf7b49e696f9e2e1596e2111d8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
3
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_foc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux
}
# macro_sequence

# end
# entity
mux_foc
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(22).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(22).cnf
# case_insensitive
# source_file
db|mux_foc.tdf
483e86616b4ad9af2c67a50f82239e4
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated
}
# macro_sequence

# end
# entity
alt_cal_edge_detect
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(23).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|alt_cal.v
e5b785297d79acfb94963ee2d451b7a4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
}
# macro_sequence

# end
# entity
altpcie_reconfig_4sgx_alt_dprio_2vj
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(24).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_reconfig_4sgx.v
fab21bae6d7e2dacfbed39bb84525884
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
lpm_compare
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(25).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(25).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_compare.tdf
c82c7573d15a2aa4713683773650296
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_b0e
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr
}
# macro_sequence

# end
# entity
cmpr_b0e
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(26).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(26).cnf
# case_insensitive
# source_file
db|cmpr_b0e.tdf
c55042613f544ba0ccce3a2e637ba7fb
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(27).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(27).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_compare.tdf
c82c7573d15a2aa4713683773650296
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_n3e
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
alb
-1
3
ageb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr
}
# macro_sequence

# end
# entity
cmpr_n3e
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(28).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(28).cnf
# case_insensitive
# source_file
db|cmpr_n3e.tdf
9ba4fec89aa36827dfdfc55ae3e22c8
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
alb
-1
3
ageb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_n3e:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(29).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(29).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_compare.tdf
c82c7573d15a2aa4713683773650296
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_1md
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
aeb
-1
3
datab
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr
}
# macro_sequence

# end
# entity
cmpr_1md
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(30).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(30).cnf
# case_insensitive
# source_file
db|cmpr_1md.tdf
9f757621910d220a8c13aed5a785315
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr|cmpr_1md:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(31).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(31).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_counter.tdf
456e6e68b270626123d7f0e8b0a030a8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_52h
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter
}
# macro_sequence

# end
# entity
cntr_52h
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(32).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(32).cnf
# case_insensitive
# source_file
db|cntr_52h.tdf
62ee1e3cba662475ffa1b5179e1de7
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(33).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(33).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_decode.tdf
e395c058581a8f78bdb4c1ce2c3e05c
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_b8f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq
-1
3
data
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:chl_addr_decode
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:reconf_mode_dec
}
# macro_sequence

# end
# entity
decode_b8f
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(34).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(34).cnf
# case_insensitive
# source_file
db|decode_b8f.tdf
1f2ed712ebbc14e54b2758f5be62b359
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode|decode_b8f:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:chl_addr_decode|decode_b8f:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_decode:reconf_mode_dec|decode_b8f:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(35).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(35).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_add_sub.tdf
27df3564bbcf3a64f7e1d88d613c29
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_kgb
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
add_sub
-1
3
dataa
-1
1
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub10
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub11
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub2
}
# macro_sequence

# end
# entity
add_sub_kgb
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(36).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(36).cnf
# case_insensitive
# source_file
db|add_sub_kgb.tdf
853aa03513e7bbdd7ccd39fea1495d0
7
# used_port {
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub1|add_sub_kgb:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub10|add_sub_kgb:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub11|add_sub_kgb:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_add_sub:add_sub2|add_sub_kgb:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(37).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(37).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_compare.tdf
c82c7573d15a2aa4713683773650296
7
# user_parameter {
lpm_width
4
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_2md
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr7
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr8
}
# macro_sequence

# end
# entity
cmpr_2md
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(38).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(38).cnf
# case_insensitive
# source_file
db|cmpr_2md.tdf
b0296f66469efb7e1268641d3f3d0f7
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr6|cmpr_2md:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr7|cmpr_2md:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr8|cmpr_2md:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(39).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(39).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_compare.tdf
c82c7573d15a2aa4713683773650296
7
# user_parameter {
lpm_width
4
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_55d
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
agb
-1
3
datab
-1
1
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9
}
# macro_sequence

# end
# entity
cmpr_55d
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(40).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(40).cnf
# case_insensitive
# source_file
db|cmpr_55d.tdf
213e752d77ab3e7cc5df1746e2fd62
7
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_compare:cmpr9|cmpr_55d:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(41).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(41).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_counter.tdf
456e6e68b270626123d7f0e8b0a030a8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
8
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_lbj
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
sclr
-1
3
q
-1
3
data
-1
3
clock
-1
3
cnt_en
-1
1
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr
}
# macro_sequence

# end
# entity
cntr_lbj
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(42).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(42).cnf
# case_insensitive
# source_file
db|cntr_lbj.tdf
7b42b49a212d049a31adafe2de7f44d
7
# used_port {
sload
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:addr_cntr|cntr_lbj:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(43).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(43).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_counter.tdf
456e6e68b270626123d7f0e8b0a030a8
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
6
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_6ci
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
sload
-1
1
data
-1
1
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr
}
# macro_sequence

# end
# entity
cntr_6ci
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(44).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(44).cnf
# case_insensitive
# source_file
db|cntr_6ci.tdf
6444c0b6d9ff072e1f7c7dd7b8dcf71
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr|cntr_6ci:auto_generated
}
# macro_sequence

# end
# entity
cmpr_mdc
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(45).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(45).cnf
# case_insensitive
# source_file
db|cmpr_mdc.tdf
accd9b7aa56341cafb85585dd98b87d4
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:read_addr_cntr|cntr_6ci:auto_generated|cmpr_mdc:cmpr1
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|lpm_counter:write_addr_cntr|cntr_6ci:auto_generated|cmpr_mdc:cmpr1
}
# macro_sequence

# end
# entity
altpcie_reconfig_4sgx_mux_c6a
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(46).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_reconfig_4sgx.v
fab21bae6d7e2dacfbed39bb84525884
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_mux_c6a:aeq_ch_done_mux
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpcie_reconfig_4sgx_mux_46a
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(47).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
|home|shep|projects|ocpi|coregen|pcie_4243_hip_s4gx_gen2_x4_128|pci_express_compiler-library|altpcie_reconfig_4sgx.v
fab21bae6d7e2dacfbed39bb84525884
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_mux_46a:dprioout_mux
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
pcie_hip_s4gx_gen2_x4_128_rs_hip
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(48).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pcie_hip_s4gx_gen2_x4_128_rs_hip.v
e6eb7933cd726839caf01dfc2571a19f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip
}
# macro_sequence

# end
# entity
altpcierd_reconfig_clk_pll
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(49).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_reconfig_clk_pll.v
9d3128c154cc47f597c3f8efe91bc71
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll
}
# macro_sequence

# end
# entity
altpll
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(50).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(50).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altpll.tdf
2edfab7fd52cb567d9dca9f62da13c
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=altpcierd_reconfig_clk_pll
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
10000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
4
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpcierd_reconfig_clk_pll_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
10
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpcierd_reconfig_clk_pll_altpll
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(51).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|altpcierd_reconfig_clk_pll_altpll.v
a63bb31178ff7471eecc3e25f451d89
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpcierd_tl_cfg_sample
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(52).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_tl_cfg_sample.v
ce8fe918e7205ad0a635e36817889693
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
HIP_SV
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus
}
# macro_sequence

# end
# entity
altpcierd_cplerr_lmi
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(53).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cplerr_lmi.v
f71585fcff5e78e389a1cabb38aa9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk
}
# macro_sequence

# end
# entity
altpcierd_example_app_chaining
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(54).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_example_app_chaining.v
70ba801a86b75afc3429af355579d2b9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
DEF
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
MAX_PAYLOAD_SIZE_BYTE
256
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
DEF
TL_SELECTION
7
PARAMETER_SIGNED_DEC
USR
CLK_250_APP
0
PARAMETER_SIGNED_DEC
USR
ECRC_FORWARD_CHECK
0
PARAMETER_SIGNED_DEC
USR
ECRC_FORWARD_GENER
0
PARAMETER_SIGNED_DEC
USR
CHECK_RX_BUFFER_CPL
1
PARAMETER_SIGNED_DEC
USR
CHECK_BUS_MASTER_ENA
1
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
DEF
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
DEF
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
DEF
USE_MSI
1
PARAMETER_SIGNED_DEC
DEF
USE_DMAWRITE
1
PARAMETER_SIGNED_DEC
DEF
USE_DMAREAD
1
PARAMETER_SIGNED_DEC
DEF
USE_RCSLAVE
0
PARAMETER_SIGNED_DEC
DEF
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app
}
# macro_sequence

# end
# entity
altpcierd_cpld_rx_buffer
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(55).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cpld_rx_buffer.v
d46f3769d6e0bd40fc258d09a4cfc79
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
CHECK_RX_BUFFER_CPL
1
PARAMETER_SIGNED_DEC
USR
CPLD_64K_BOUNDARY
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(56).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(56).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5js1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
data_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram
}
# macro_sequence

# end
# entity
altsyncram_5js1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(57).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(57).cnf
# case_insensitive
# source_file
db|altsyncram_5js1.tdf
e6de9f889f507e102cea956985e3de5d
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:rx_buffer_cpl_tagram|altsyncram_5js1:auto_generated
}
# macro_sequence

# end
# entity
altpcierd_cdma_ast_msi
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(58).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cdma_ast_msi.v
6b78e84590b199ad206b343be27d1b6a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i
}
# macro_sequence

# end
# entity
altpcierd_tx_req_reg
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(59).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_example_app_chaining.v
70ba801a86b75afc3429af355579d2b9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TX_PIPE_REQ
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg
}
# macro_sequence

# end
# entity
altpcierd_cdma_ast_tx_128
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(60).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cdma_ast_tx_128.v
aaa7fef7e8e0e0c9cc801325dbcc8041
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TX_PIPE_REQ
0
PARAMETER_SIGNED_DEC
USR
ECRC_FORWARD_GENER
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128
}
# macro_sequence

# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(61).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(61).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
133
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
32
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_tl61
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128
}
# macro_sequence

# end
# entity
scfifo_tl61
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(62).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(62).cnf
# case_insensitive
# source_file
db|scfifo_tl61.tdf
1daefefa1bbcf2a36ef144b2b93c848c
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_mq31
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(63).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(63).cnf
# case_insensitive
# source_file
db|a_dpfifo_mq31.tdf
cbc54ab777df219e2fc7aecf3db4064
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_uud1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(64).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(64).cnf
# case_insensitive
# source_file
db|altsyncram_uud1.tdf
b0b0aad075a51ba081ce751ddf27fb1
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|altsyncram_uud1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_gp8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(65).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(65).cnf
# case_insensitive
# source_file
db|cmpr_gp8.tdf
9247ac502dcf9acef9dbbb87371ea8
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cmpr_gp8:almost_full_comparer
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cmpr_gp8:almost_full_comparer
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cmpr_gp8:almost_full_comparer
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cmpr_gp8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_gp8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(66).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(66).cnf
# case_insensitive
# source_file
db|cmpr_gp8.tdf
9247ac502dcf9acef9dbbb87371ea8
7
# used_port {
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cmpr_gp8:two_comparison
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cmpr_gp8:two_comparison
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cmpr_gp8:two_comparison
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cmpr_gp8:two_comparison
}
# macro_sequence

# end
# entity
cntr_r6b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(67).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(67).cnf
# case_insensitive
# source_file
db|cntr_r6b.tdf
aa8ef17e45c1591f57fb31f3d0403e
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_r6b:rd_ptr_msb
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_r6b:rd_ptr_msb
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_r6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_r6b:rd_ptr_msb
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_r6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_r6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_r6b:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_877
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(68).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(68).cnf
# case_insensitive
# source_file
db|cntr_877.tdf
d49126dc99f194ce41c150b175747
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_877:usedw_counter
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_877:usedw_counter
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_877:usedw_counter
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_877:usedw_counter
}
# macro_sequence

# end
# entity
cntr_s6b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(69).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(69).cnf
# case_insensitive
# source_file
db|cntr_s6b.tdf
2a89877b6bb1b4fa312ecb5c4d9b806a
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|scfifo:tx_data_fifo_128|scfifo_tl61:auto_generated|a_dpfifo_mq31:dpfifo|cntr_s6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_s6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|cntr_s6b:wr_ptr
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|cntr_s6b:wr_ptr
}
# macro_sequence

# end
# entity
altpcierd_cdma_ast_rx_128
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(70).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cdma_ast_rx_128.v
b77aa577bcb736bf1dc6c2896ae9e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ECRC_FORWARD_CHECK
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128
}
# macro_sequence

# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(71).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(71).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
156
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
1024
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
10
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_g741
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128
}
# macro_sequence

# end
# entity
scfifo_g741
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(72).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(72).cnf
# case_insensitive
# source_file
db|scfifo_g741.tdf
57687b1f8641da4eb52811822afc165f
7
# used_port {
wrreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q155
-1
3
q154
-1
3
q153
-1
3
q152
-1
3
q151
-1
3
q150
-1
3
q15
-1
3
q149
-1
3
q148
-1
3
q147
-1
3
q146
-1
3
q145
-1
3
q144
-1
3
q143
-1
3
q142
-1
3
q141
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_3v31
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(73).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(73).cnf
# case_insensitive
# source_file
db|a_dpfifo_3v31.tdf
49898d862ac9be11f81ac7e6c07da6f5
7
# used_port {
wreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q155
-1
3
q154
-1
3
q153
-1
3
q152
-1
3
q151
-1
3
q150
-1
3
q15
-1
3
q149
-1
3
q148
-1
3
q147
-1
3
q146
-1
3
q145
-1
3
q144
-1
3
q143
-1
3
q142
-1
3
q141
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_o7e1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(74).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(74).cnf
# case_insensitive
# source_file
db|altsyncram_o7e1.tdf
e2fc4826e738d9e82996f6f265277
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|altsyncram_o7e1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_rq8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(75).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(75).cnf
# case_insensitive
# source_file
db|cmpr_rq8.tdf
7735f76f9c43abfa6d043ead49dfdda
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa9
-1
2
dataa8
-1
2
dataa7
-1
2
dataa6
-1
2
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cmpr_rq8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_rq8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(76).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(76).cnf
# case_insensitive
# source_file
db|cmpr_rq8.tdf
7735f76f9c43abfa6d043ead49dfdda
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab9
-1
1
datab8
-1
1
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cmpr_rq8:two_comparison
}
# macro_sequence

# end
# entity
cntr_v6b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(77).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(77).cnf
# case_insensitive
# source_file
db|cntr_v6b.tdf
d2697b3abcab16eb2b954158610503e
7
# used_port {
sclr
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_v6b:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_j87
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(78).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(78).cnf
# case_insensitive
# source_file
db|cntr_j87.tdf
a813d592f43cc7afdccecbd3663b71f9
7
# used_port {
updown
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_j87:usedw_counter
}
# macro_sequence

# end
# entity
cntr_78b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(79).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(79).cnf
# case_insensitive
# source_file
db|cntr_78b.tdf
5c2d975b6ffe649889bc9b6f989762c
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr
}
# macro_sequence

# end
# entity
altpcierd_cdma_app_icm
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(80).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
CHECK_BUS_MASTER_ENA
1
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
MAX_PAYLOAD_SIZE_BYTE
256
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
USR
TL_SELECTION
7
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
CLK_250_APP
0
PARAMETER_SIGNED_DEC
USR
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
USE_MSI
1
PARAMETER_SIGNED_DEC
USR
USE_DMAWRITE
1
PARAMETER_SIGNED_DEC
USR
USE_DMAREAD
1
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb
}
# macro_sequence
DIRECTION_WRITE1DIRECTION_READ0RESERVED_1BIT1'b0     RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    TRANSACTION_ID3'b000
# end
# entity
altpcierd_dma_dt
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(81).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_dma_dt.v
a4a523c4bc606a48c7a431e53205c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DIRECTION
1
PARAMETER_SIGNED_DEC
USR
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
RC_SLAVE_USETAG
0
PARAMETER_SIGNED_DEC
USR
USE_DMAWRITE
1
PARAMETER_SIGNED_DEC
USR
USE_DMAREAD
1
PARAMETER_SIGNED_DEC
USR
MAX_PAYLOAD
256
PARAMETER_SIGNED_DEC
USR
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
USE_MSI
1
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
TL_SELECTION
7
PARAMETER_SIGNED_DEC
USR
DISPLAY_SM
1
PARAMETER_SIGNED_DEC
DEF
DT_EP_ADDR_SPEC
0
PARAMETER_SIGNED_DEC
DEF
AVALON_BYTE_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write
}
# macro_sequence
DIRECTION_WRITE1DIRECTION_WRITE1DIRECTION_READ0DIRECTION_WRITE1DIRECTION_WRITE1
# end
# entity
altpcierd_dma_prg_reg
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(82).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_dma_prg_reg.v
507aaf25809c481c811fc0301d6ea28c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg
}
# macro_sequence

# end
# entity
altpcierd_dma_descriptor
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(83).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_dma_descriptor.v
4ae281305d841d3377bf57d396f411b5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
DIRECTION
1
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTH
128
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor
}
# macro_sequence
DIRECTION_WRITE1DIRECTION_WRITE1RESERVED_1BIT1'b0     TLP_FMT_3DW_R2'b00    TLP_FMT_4DW_R2'b01    TLP_TYPE_READ5'b00000 RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    ZERO_WORD16'h0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000TLP_FMT_CPLD2'b10    TLP_TYPE_CPLD5'b01010 TLP_FMT_CPLD2'b10    TLP_TYPE_CPLD5'b01010 
# end
# entity
lpm_add_sub
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(84).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(84).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_add_sub.tdf
27df3564bbcf3a64f7e1d88d613c29
7
# user_parameter {
LPM_WIDTH
64
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
2
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_dog
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add
}
# macro_sequence

# end
# entity
add_sub_dog
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(85).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(85).cnf
# case_insensitive
# source_file
db|add_sub_dog.tdf
195facf7c8f9f9687fb7ec427ab3c01e
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab63
-1
3
datab62
-1
3
datab61
-1
3
datab60
-1
3
datab6
-1
3
datab59
-1
3
datab58
-1
3
datab57
-1
3
datab56
-1
3
datab55
-1
3
datab54
-1
3
datab53
-1
3
datab52
-1
3
datab51
-1
3
datab50
-1
3
datab5
-1
3
datab49
-1
3
datab48
-1
3
datab47
-1
3
datab46
-1
3
datab45
-1
3
datab44
-1
3
datab43
-1
3
datab42
-1
3
datab41
-1
3
datab40
-1
3
datab4
-1
3
datab39
-1
3
datab38
-1
3
datab37
-1
3
datab36
-1
3
datab35
-1
3
datab34
-1
3
datab33
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa63
-1
3
dataa62
-1
3
dataa61
-1
3
dataa60
-1
3
dataa6
-1
3
dataa59
-1
3
dataa58
-1
3
dataa57
-1
3
dataa56
-1
3
dataa55
-1
3
dataa54
-1
3
dataa53
-1
3
dataa52
-1
3
dataa51
-1
3
dataa50
-1
3
dataa5
-1
3
dataa49
-1
3
dataa48
-1
3
dataa47
-1
3
dataa46
-1
3
dataa45
-1
3
dataa44
-1
3
dataa43
-1
3
dataa42
-1
3
dataa41
-1
3
dataa40
-1
3
dataa4
-1
3
dataa39
-1
3
dataa38
-1
3
dataa37
-1
3
dataa36
-1
3
dataa35
-1
3
dataa34
-1
3
dataa33
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|lpm_add_sub:addr64_add|add_sub_dog:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add|add_sub_dog:auto_generated
}
# macro_sequence

# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(86).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(86).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
141
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_3441
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
}
# macro_sequence

# end
# entity
scfifo_3441
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(87).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(87).cnf
# case_insensitive
# source_file
db|scfifo_3441.tdf
e8ad23ec65f492ae787a117cd15fe6d8
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_mr31
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(88).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(88).cnf
# case_insensitive
# source_file
db|a_dpfifo_mr31.tdf
834397d81b48e73c8c5422de1788890
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_sud1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(89).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(89).cnf
# case_insensitive
# source_file
db|altsyncram_sud1.tdf
42faf1346501ca9ccafde52224f7
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram
}
# macro_sequence

# end
# entity
altpcierd_write_dma_requester_128
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(90).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_write_dma_requester_128.v
c9a3518acf63c74185728eab2c6b4df5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MAX_PAYLOAD
256
PARAMETER_SIGNED_DEC
USR
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTH
128
PARAMETER_SIGNED_DEC
USR
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
USR
USE_MSI
1
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
DMA_QWORD_ALIGN
0
PARAMETER_SIGNED_DEC
DEF
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
TL_SELECTION
7
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
DT_EP_ADDR_SPEC
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128
}
# macro_sequence
ZERO_BYTE8'h00RESERVED_1BIT1'b0     TLP_FMT_3DW_W2'b10    TLP_FMT_3DW_W2'b10    TLP_FMT_4DW_W2'b11    TLP_FMT_3DW_W2'b10    TLP_FMT_3DW_W2'b10    TLP_FMT_4DW_W2'b11    TLP_TYPE_WRITE5'b00000 RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    ZERO_WORD16'h0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000
# end
# entity
lpm_add_sub
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(91).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(91).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|lpm_add_sub.tdf
27df3564bbcf3a64f7e1d88d613c29
7
# user_parameter {
LPM_WIDTH
64
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
DEF
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
2
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_1sg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast
}
# macro_sequence

# end
# entity
add_sub_1sg
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(92).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(92).cnf
# case_insensitive
# source_file
db|add_sub_1sg.tdf
53b398ed412120ed3ea2e371a31fdb
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab63
-1
3
datab62
-1
3
datab61
-1
3
datab60
-1
3
datab6
-1
3
datab59
-1
3
datab58
-1
3
datab57
-1
3
datab56
-1
3
datab55
-1
3
datab54
-1
3
datab53
-1
3
datab52
-1
3
datab51
-1
3
datab50
-1
3
datab5
-1
3
datab49
-1
3
datab48
-1
3
datab47
-1
3
datab46
-1
3
datab45
-1
3
datab44
-1
3
datab43
-1
3
datab42
-1
3
datab41
-1
3
datab40
-1
3
datab4
-1
3
datab39
-1
3
datab38
-1
3
datab37
-1
3
datab36
-1
3
datab35
-1
3
datab34
-1
3
datab33
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa63
-1
3
dataa62
-1
3
dataa61
-1
3
dataa60
-1
3
dataa6
-1
3
dataa59
-1
3
dataa58
-1
3
dataa57
-1
3
dataa56
-1
3
dataa55
-1
3
dataa54
-1
3
dataa53
-1
3
dataa52
-1
3
dataa51
-1
3
dataa50
-1
3
dataa5
-1
3
dataa49
-1
3
dataa48
-1
3
dataa47
-1
3
dataa46
-1
3
dataa45
-1
3
dataa44
-1
3
dataa43
-1
3
dataa42
-1
3
dataa41
-1
3
dataa40
-1
3
dataa4
-1
3
dataa39
-1
3
dataa38
-1
3
dataa37
-1
3
dataa36
-1
3
dataa35
-1
3
dataa34
-1
3
dataa33
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|lpm_add_sub:addr64_add_eplast|add_sub_1sg:auto_generated
}
# macro_sequence

# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(93).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(93).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
128
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_u941
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo
}
# macro_sequence

# end
# entity
scfifo_u941
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(94).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(94).cnf
# case_insensitive
# source_file
db|scfifo_u941.tdf
df9b103acda6f2674a6a39faca6bf9be
7
# used_port {
wrreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_h141
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(95).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(95).cnf
# case_insensitive
# source_file
db|a_dpfifo_h141.tdf
5f5d13c87faefe3b91453131c9e05d
7
# used_port {
wreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_qud1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(96).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(96).cnf
# case_insensitive
# source_file
db|altsyncram_qud1.tdf
82702675fd5298b1522e5ad3417de9f6
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_fp8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(97).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(97).cnf
# case_insensitive
# source_file
db|cmpr_fp8.tdf
5fbb70c1a493a6e1994f7b71e0615c7
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cmpr_fp8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_fp8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(98).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(98).cnf
# case_insensitive
# source_file
db|cmpr_fp8.tdf
5fbb70c1a493a6e1994f7b71e0615c7
7
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cmpr_fp8:two_comparison
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cmpr_fp8:two_comparison
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cmpr_fp8:two_comparison
}
# macro_sequence

# end
# entity
cntr_q6b
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(99).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(99).cnf
# case_insensitive
# source_file
db|cntr_q6b.tdf
c47e7ff99d5e61ae8b2813dd316862b
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_q6b:rd_ptr_msb
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_q6b:rd_ptr_msb
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_q6b:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_777
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(100).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(100).cnf
# case_insensitive
# source_file
db|cntr_777.tdf
39db89f7a2e249ecfdf465212781546
7
# used_port {
updown
-1
3
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|cntr_777:usedw_counter
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_777:usedw_counter
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cntr_777:usedw_counter
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(101).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(101).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
128
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
128
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
16
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0212
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_b
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram
}
# macro_sequence

# end
# entity
altsyncram_0212
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(102).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(102).cnf
# case_insensitive
# source_file
db|altsyncram_0212.tdf
884a38b8b3280c65d34d64c93f98c57
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_b9
-1
3
byteena_b8
-1
3
byteena_b7
-1
3
byteena_b6
-1
3
byteena_b5
-1
3
byteena_b4
-1
3
byteena_b3
-1
3
byteena_b2
-1
3
byteena_b15
-1
3
byteena_b14
-1
3
byteena_b13
-1
3
byteena_b12
-1
3
byteena_b11
-1
3
byteena_b10
-1
3
byteena_b1
-1
3
byteena_b0
-1
3
byteena_a9
-1
3
byteena_a8
-1
3
byteena_a7
-1
3
byteena_a6
-1
3
byteena_a5
-1
3
byteena_a4
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a15
-1
3
byteena_a14
-1
3
byteena_a13
-1
3
byteena_a12
-1
3
byteena_a11
-1
3
byteena_a10
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_0212:auto_generated
}
# macro_sequence

# end
# entity
altpcierd_dma_dt
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(103).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_dma_dt.v
a4a523c4bc606a48c7a431e53205c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DIRECTION
0
PARAMETER_SIGNED_DEC
USR
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
RC_SLAVE_USETAG
0
PARAMETER_SIGNED_DEC
USR
USE_DMAWRITE
1
PARAMETER_SIGNED_DEC
USR
USE_DMAREAD
1
PARAMETER_SIGNED_DEC
USR
MAX_PAYLOAD
256
PARAMETER_SIGNED_DEC
DEF
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
USE_MSI
1
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
TL_SELECTION
0
PARAMETER_SIGNED_DEC
USR
DISPLAY_SM
1
PARAMETER_SIGNED_DEC
DEF
DT_EP_ADDR_SPEC
0
PARAMETER_SIGNED_DEC
DEF
AVALON_BYTE_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read
}
# macro_sequence
DIRECTION_WRITE1DIRECTION_WRITE1DIRECTION_READ0DIRECTION_WRITE1DIRECTION_WRITE1
# end
# entity
altpcierd_dma_descriptor
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(104).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_dma_descriptor.v
4ae281305d841d3377bf57d396f411b5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
DIRECTION
0
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTH
128
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor
}
# macro_sequence
DIRECTION_WRITE1DIRECTION_WRITE1RESERVED_1BIT1'b0     TLP_FMT_3DW_R2'b00    TLP_FMT_4DW_R2'b01    TLP_TYPE_READ5'b00000 RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    ZERO_WORD16'h0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000TLP_FMT_CPLD2'b10    TLP_TYPE_CPLD5'b01010 TLP_FMT_CPLD2'b10    TLP_TYPE_CPLD5'b01010 
# end
# entity
altpcierd_read_dma_requester_128
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(105).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_read_dma_requester_128.v
1862e715bb327e1313e55f96f9012a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MAX_NUMTAG
32
PARAMETER_SIGNED_DEC
USR
RC_SLAVE_USETAG
0
PARAMETER_SIGNED_DEC
USR
FIFO_WIDTH
128
PARAMETER_SIGNED_DEC
USR
TXCRED_WIDTH
36
PARAMETER_SIGNED_DEC
USR
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
BOARD_DEMO
1
PARAMETER_SIGNED_DEC
USR
USE_MSI
1
PARAMETER_SIGNED_DEC
USR
USE_CREDIT_CTRL
0
PARAMETER_SIGNED_DEC
USR
INTENDED_DEVICE_FAMILY
Cyclone IV GX
PARAMETER_STRING
USR
RC_64BITS_ADDR
0
PARAMETER_SIGNED_DEC
USR
AVALON_BYTE_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
DT_EP_ADDR_SPEC
0
PARAMETER_SIGNED_DEC
USR
CDMA_AST_RXWS_LATENCY
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128
}
# macro_sequence
RESERVED_1BIT1'b0     TLP_FMT_3DW_W2'b10    TLP_FMT_3DW_R2'b00    TLP_FMT_3DW_W2'b10    TLP_FMT_4DW_W2'b11    TLP_FMT_3DW_R2'b00    TLP_FMT_4DW_R2'b01    TLP_TYPE_WRITE5'b00000 TLP_TYPE_READ5'b00000 RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    ZERO_WORD16'h0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000ZERO_DWORD32'h0000_0000TLP_FMT_CPLD2'b10    TLP_TYPE_CPLD5'b01010 
# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(106).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(106).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
5
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
30
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ie31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor
}
# macro_sequence

# end
# entity
scfifo_ie31
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(107).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(107).cnf
# case_insensitive
# source_file
db|scfifo_ie31.tdf
f7ee21939e8e2318c426b80c850f892
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_5631
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(108).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(108).cnf
# case_insensitive
# source_file
db|a_dpfifo_5631.tdf
e67df149d66912063dd8fbd5db7a6cf
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_eod1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(109).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(109).cnf
# case_insensitive
# source_file
db|altsyncram_eod1.tdf
2eebf413d15220a89c71f1a2d5552324
7
# used_port {
wren_a
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_fp8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(110).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(110).cnf
# case_insensitive
# source_file
db|cmpr_fp8.tdf
5fbb70c1a493a6e1994f7b71e0615c7
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa1
-1
1
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa0
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cmpr_fp8:almost_full_comparer
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|cmpr_fp8:almost_full_comparer
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(111).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(111).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altsyncram.tdf
16d928f7e81377a1ba693df1a44d2a83
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
26
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
26
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_g8t1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
data_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram
}
# macro_sequence

# end
# entity
altsyncram_g8t1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(112).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(112).cnf
# case_insensitive
# source_file
db|altsyncram_g8t1.tdf
cb291c40bab832e54f9e83da327c059
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|altsyncram:tag_dpram|altsyncram_g8t1:auto_generated
}
# macro_sequence

# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(113).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(113).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
162
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_6441
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo
}
# macro_sequence

# end
# entity
scfifo_6441
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(114).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(114).cnf
# case_insensitive
# source_file
db|scfifo_6441.tdf
80e39a82cfd3e9633cb26f71a55d9b
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q161
-1
3
q160
-1
3
q16
-1
3
q159
-1
3
q158
-1
3
q157
-1
3
q156
-1
3
q155
-1
3
q154
-1
3
q153
-1
3
q152
-1
3
q151
-1
3
q150
-1
3
q15
-1
3
q149
-1
3
q148
-1
3
q147
-1
3
q146
-1
3
q145
-1
3
q144
-1
3
q143
-1
3
q142
-1
3
q141
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_pr31
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(115).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(115).cnf
# case_insensitive
# source_file
db|a_dpfifo_pr31.tdf
f7e8738940d6ba5be06dad3c4a4d915e
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q161
-1
3
q160
-1
3
q16
-1
3
q159
-1
3
q158
-1
3
q157
-1
3
q156
-1
3
q155
-1
3
q154
-1
3
q153
-1
3
q152
-1
3
q151
-1
3
q150
-1
3
q15
-1
3
q149
-1
3
q148
-1
3
q147
-1
3
q146
-1
3
q145
-1
3
q144
-1
3
q143
-1
3
q142
-1
3
q141
-1
3
q140
-1
3
q14
-1
3
q139
-1
3
q138
-1
3
q137
-1
3
q136
-1
3
q135
-1
3
q134
-1
3
q133
-1
3
q132
-1
3
q131
-1
3
q130
-1
3
q13
-1
3
q129
-1
3
q128
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_2vd1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(116).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(116).cnf
# case_insensitive
# source_file
db|altsyncram_2vd1.tdf
945738df132c29808fadc12c999b5c5f
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:rx_data_fifo|scfifo_6441:auto_generated|a_dpfifo_pr31:dpfifo|altsyncram_2vd1:FIFOram
}
# macro_sequence

# end
# entity
altpcierd_rc_slave
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(117).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_rc_slave.v
5db0201f7845dd4220551a393ce3c0dc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
AVALON_WADDR
12
PARAMETER_SIGNED_DEC
USR
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
AVALON_BYTE_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave
}
# macro_sequence

# end
# entity
altpcierd_rxtx_downstream_intf
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(118).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_rxtx_downstream_intf.v
fa5a29e4cc1e795c4ea34d26f8e7082
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AVALON_ST_128
1
PARAMETER_SIGNED_DEC
USR
AVALON_WDATA
128
PARAMETER_SIGNED_DEC
USR
AVALON_BE_WIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_WIDTH
12
PARAMETER_SIGNED_DEC
USR
}
# include_file {
altpcierd_cdma_app_icm.v
e74f9e558457bf5f5dbda92978a4eca2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf
}
# macro_sequence
TLP_TYPE_READ5'b00000 TLP_TYPE_WRITE5'b00000 RESERVED_1BIT1'b0     RESERVED_1BIT1'b0     TLP_TC_DEFAULT3'b000   RESERVED_4BIT4'b0000  TLP_TD_DEFAULT1'b0     TLP_EP_DEFAULT1'b0     TLP_ATTR_DEFAULT2'b0     RESERVED_2BIT2'b00    
# end
# entity
scfifo
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(119).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(119).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|scfifo.tdf
38d2ef3d596cd2c32ff7173349fd89ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
128
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
4
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
10
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5e61
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo
}
# macro_sequence

# end
# entity
scfifo_5e61
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(120).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(120).cnf
# case_insensitive
# source_file
db|scfifo_5e61.tdf
c610a05aa86fa56f141db2557af7522
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_m141
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(121).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(121).cnf
# case_insensitive
# source_file
db|a_dpfifo_m141.tdf
bc9c9b312d419f966cc1da78c8bdda
7
# used_port {
wreq
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q127
-1
3
q126
-1
3
q125
-1
3
q124
-1
3
q123
-1
3
q122
-1
3
q121
-1
3
q120
-1
3
q12
-1
3
q119
-1
3
q118
-1
3
q117
-1
3
q116
-1
3
q115
-1
3
q114
-1
3
q113
-1
3
q112
-1
3
q111
-1
3
q110
-1
3
q11
-1
3
q109
-1
3
q108
-1
3
q107
-1
3
q106
-1
3
q105
-1
3
q104
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_tud1
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(122).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(122).cnf
# case_insensitive
# source_file
db|altsyncram_tud1.tdf
68d34e33fae4ea1191dd579e34275769
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_ep8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(123).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(123).cnf
# case_insensitive
# source_file
db|cmpr_ep8.tdf
229583fb21a1ab851573938b04691b1
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cmpr_ep8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_ep8
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(124).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(124).cnf
# case_insensitive
# source_file
db|cmpr_ep8.tdf
229583fb21a1ab851573938b04691b1
7
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cmpr_ep8:two_comparison
}
# macro_sequence

# end
# entity
cntr_rkb
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(125).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(125).cnf
# case_insensitive
# source_file
db|cntr_rkb.tdf
1a29cacb39ba5c8d765add3fd777c5
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_rkb:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_8l7
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(126).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(126).cnf
# case_insensitive
# source_file
db|cntr_8l7.tdf
75f3977719b06895b0eebd49126f4f
7
# used_port {
updown
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_8l7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_skb
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(127).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(127).cnf
# case_insensitive
# source_file
db|cntr_skb.tdf
856a884183a566662942777f42e3ab9e
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|cntr_skb:wr_ptr
}
# macro_sequence

# end
# entity
altpcierd_reg_access
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(128).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpcierd_reg_access.v
252245b7848a27b31198e8c151a417d2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_reg_access:altpcierd_reg_access
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(129).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(129).cnf
# case_insensitive
# source_file
|opt|altera|10.1|quartus|libraries|megafunctions|altshift_taps.tdf
6b68dac2c783fe96bd138c297a7a5f2f
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
4
PARAMETER_UNKNOWN
USR
WIDTH
34
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
DONT_CARE
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
shift_taps_kns
PARAMETER_UNKNOWN
USR
}
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
shift_taps_kns
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(130).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(130).cnf
# case_insensitive
# source_file
db|shift_taps_kns.tdf
a554c977c9e62693a3fa43f88bf
7
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps33
-1
3
taps32
-1
3
taps31
-1
3
taps30
-1
3
taps3
-1
3
taps29
-1
3
taps28
-1
3
taps27
-1
3
taps26
-1
3
taps25
-1
3
taps24
-1
3
taps23
-1
3
taps22
-1
3
taps21
-1
3
taps20
-1
3
taps2
-1
3
taps19
-1
3
taps18
-1
3
taps17
-1
3
taps16
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin33
-1
3
shiftin32
-1
3
shiftin31
-1
3
shiftin30
-1
3
shiftin3
-1
3
shiftin29
-1
3
shiftin28
-1
3
shiftin27
-1
3
shiftin26
-1
3
shiftin25
-1
3
shiftin24
-1
3
shiftin23
-1
3
shiftin22
-1
3
shiftin21
-1
3
shiftin20
-1
3
shiftin2
-1
3
shiftin19
-1
3
shiftin18
-1
3
shiftin17
-1
3
shiftin16
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
altsyncram_0661
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(131).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(131).cnf
# case_insensitive
# source_file
db|altsyncram_0661.tdf
8a1ac354e8aea7b881752d8c89fcb1
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
wren_a
-1
2
clocken1
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_4mf
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(132).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(132).cnf
# case_insensitive
# source_file
db|cntr_4mf.tdf
3967dcfd289ee1881915ead96afdf1
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cntr_o5h
# storage
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(133).cnf
db|pcie_hip_s4gx_gen2_x4_128_example_chaining_top.(133).cnf
# case_insensitive
# source_file
db|cntr_o5h.tdf
db57c694e6f49a3650f33bb55cf25b9
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# complete
