// Seed: 185514638
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
  wire id_3;
  ;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri1  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  inout uwire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_21,
      id_14
  );
  output wire id_9;
  output wire id_8;
  or primCall (id_14, id_10, id_2, id_6, id_5, id_19, id_1, id_17, id_18, id_15, id_22, id_20);
  output wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_20 = id_6[1 : id_4] && id_22;
endmodule
