

#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               8          nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          28         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

