-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_TVALID : IN STD_LOGIC;
    weights_TREADY : OUT STD_LOGIC;
    weights_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    weights_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_C0 : STD_LOGIC_VECTOR (8 downto 0) := "011000000";
    constant ap_const_lv32_BFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000101111111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv9_5F : STD_LOGIC_VECTOR (8 downto 0) := "001011111";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv15_35 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110101";
    constant ap_const_lv16_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010010";
    constant ap_const_lv15_2E : STD_LOGIC_VECTOR (14 downto 0) := "000000000101110";
    constant ap_const_lv16_FF9F : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv14_1D : STD_LOGIC_VECTOR (13 downto 0) := "00000000011101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_5B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011011";
    constant ap_const_lv16_65 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100101";
    constant ap_const_lv15_7FCF : STD_LOGIC_VECTOR (14 downto 0) := "111111111001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv15_3D : STD_LOGIC_VECTOR (14 downto 0) := "000000000111101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_7FCD : STD_LOGIC_VECTOR (14 downto 0) := "111111111001101";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv16_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000001";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv23_5B : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011011";
    constant ap_const_lv23_1D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000011101";
    constant ap_const_lv24_FFFFAA : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101010";
    constant ap_const_lv24_F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001111";
    constant ap_const_lv23_47 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000111";
    constant ap_const_lv23_72 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001110010";
    constant ap_const_lv24_FFFFF7 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111110111";
    constant ap_const_lv24_FFFFB9 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111001";
    constant ap_const_lv24_FFFFA7 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100111";
    constant ap_const_lv24_6A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001101010";
    constant ap_const_lv24_57 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001010111";
    constant ap_const_lv24_FFFFB3 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110011";
    constant ap_const_lv24_FFFFBC : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111100";
    constant ap_const_lv24_FFFFE3 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111100011";
    constant ap_const_lv24_FFFFC9 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111001001";
    constant ap_const_lv24_FFFFAF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101111";
    constant ap_const_lv24_2E : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000101110";
    constant ap_const_lv24_FFFF8A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110001010";
    constant ap_const_lv22_28 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000101000";
    constant ap_const_lv22_25 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100101";
    constant ap_const_lv24_FFFFD2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111010010";
    constant ap_const_lv24_5F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011111";
    constant ap_const_lv23_58 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011000";
    constant ap_const_lv23_2A : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101010";
    constant ap_const_lv23_7FFFD5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010101";
    constant ap_const_lv23_7FFFE6 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111100110";
    constant ap_const_lv22_3FFFF6 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111110110";
    constant ap_const_lv22_3FFFED : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101101";
    constant ap_const_lv23_6F : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001101111";
    constant ap_const_lv22_36 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000110110";
    constant ap_const_lv22_2A : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000101010";
    constant ap_const_lv24_FFFFCD : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111001101";
    constant ap_const_lv23_C : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001100";
    constant ap_const_lv23_7FFFCA : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001010";
    constant ap_const_lv24_FFFFBB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111011";
    constant ap_const_lv24_FFFFA5 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100101";
    constant ap_const_lv23_7FFFD1 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010001";
    constant ap_const_lv23_7FFFEC : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111101100";
    constant ap_const_lv24_FFFFA6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100110";
    constant ap_const_lv24_9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001001";
    constant ap_const_lv23_29 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101001";
    constant ap_const_lv23_5E : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011110";
    constant ap_const_lv22_32 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000110010";
    constant ap_const_lv22_D : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001101";
    constant ap_const_lv23_7FFFCD : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001101";
    constant ap_const_lv23_7FFFC2 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111000010";
    constant ap_const_lv24_FFFFBF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111111";
    constant ap_const_lv24_FFFFE6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111100110";
    constant ap_const_lv24_FFFFC5 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111000101";
    constant ap_const_lv24_5A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011010";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv23_7FFFF3 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111110011";
    constant ap_const_lv23_7FFFD2 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010010";
    constant ap_const_lv23_18 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000011000";
    constant ap_const_lv24_17 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010111";
    constant ap_const_lv24_FFFF98 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011000";
    constant ap_const_lv22_2B : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000101011";
    constant ap_const_lv22_27 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100111";
    constant ap_const_lv23_7FFFC3 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111000011";
    constant ap_const_lv23_9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001001";
    constant ap_const_lv22_1E : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000011110";
    constant ap_const_lv22_3FFFEA : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101010";
    constant ap_const_lv23_7FFFE1 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111100001";
    constant ap_const_lv23_7FFFCF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001111";
    constant ap_const_lv23_59 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011001";
    constant ap_const_lv23_28 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101000";
    constant ap_const_lv24_FFFFA2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100010";
    constant ap_const_lv24_FFFFDB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111011011";
    constant ap_const_lv22_7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000111";
    constant ap_const_lv24_FFFFB4 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110100";
    constant ap_const_lv24_27 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100111";
    constant ap_const_lv24_4F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001111";
    constant ap_const_lv23_71 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001110001";
    constant ap_const_lv23_E : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001110";
    constant ap_const_lv24_FFFF9A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011010";
    constant ap_const_lv24_35 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000110101";
    constant ap_const_lv24_36 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000110110";
    constant ap_const_lv24_FFFF95 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010101";
    constant ap_const_lv24_4A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001010";
    constant ap_const_lv23_7FFFDB : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011011";
    constant ap_const_lv22_31 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000110001";
    constant ap_const_lv23_35 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000110101";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv23_7FFFE5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111100101";
    constant ap_const_lv23_3D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000111101";
    constant ap_const_lv23_3E : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000111110";
    constant ap_const_lv23_43 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000011";
    constant ap_const_lv24_FFFF81 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110000001";
    constant ap_const_lv23_7FFFED : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111101101";
    constant ap_const_lv23_7FFFDE : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011110";
    constant ap_const_lv23_7FFFD6 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010110";
    constant ap_const_lv23_7FFFDF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011111";
    constant ap_const_lv23_1A : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000011010";
    constant ap_const_lv23_56 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001010110";
    constant ap_const_lv24_FFFFB2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110010";
    constant ap_const_lv24_FFFFD6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111010110";
    constant ap_const_lv24_FFFFEA : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111101010";
    constant ap_const_lv24_6C : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001101100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv23_7FFFCB : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001011";
    constant ap_const_lv23_2E : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101110";
    constant ap_const_lv23_7FFFC9 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001001";
    constant ap_const_lv21_15 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010101";
    constant ap_const_lv21_1F : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011111";
    constant ap_const_lv24_FFFFAE : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101110";
    constant ap_const_lv21_13 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010011";
    constant ap_const_lv21_19 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011001";
    constant ap_const_lv24_FFFF99 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011001";
    constant ap_const_lv24_FFFFA4 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100100";
    constant ap_const_lv23_7FFFC7 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111000111";
    constant ap_const_lv23_16 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010110";
    constant ap_const_lv23_67 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001100111";
    constant ap_const_lv23_4F : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001111";
    constant ap_const_lv23_57 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001010111";
    constant ap_const_lv24_3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000011";
    constant ap_const_lv24_FFFFA0 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100000";
    constant ap_const_lv24_FFFFA8 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101000";
    constant ap_const_lv24_5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000101";
    constant ap_const_lv24_FFFFA1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100001";
    constant ap_const_lv23_7FFFCE : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001110";
    constant ap_const_lv24_FFFFAC : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101100";
    constant ap_const_lv24_FFFFF9 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111001";
    constant ap_const_lv24_6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000110";
    constant ap_const_lv24_FFFFAB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101011";
    constant ap_const_lv24_67 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001100111";
    constant ap_const_lv23_48 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001000";
    constant ap_const_lv23_26 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100110";
    constant ap_const_lv23_55 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001010101";
    constant ap_const_lv24_2B : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000101011";
    constant ap_const_lv24_FFFFB5 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110101";
    constant ap_const_lv22_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010110";
    constant ap_const_lv22_3FFFE2 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111100010";
    constant ap_const_lv23_3B : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000111011";
    constant ap_const_lv23_7FFFF5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111110101";
    constant ap_const_lv23_7FFFDA : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011010";
    constant ap_const_lv23_15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010101";
    constant ap_const_lv24_FFFF9D : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011101";
    constant ap_const_lv24_FFFFCF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111001111";
    constant ap_const_lv24_FFFFB1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110001";
    constant ap_const_lv23_5A : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011010";
    constant ap_const_lv23_2D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101101";
    constant ap_const_lv24_18 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000011000";
    constant ap_const_lv24_FFFF94 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010100";
    constant ap_const_lv24_FFFFB6 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110110";
    constant ap_const_lv24_FFFFC2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111000010";
    constant ap_const_lv24_B : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001011";
    constant ap_const_lv24_FFFF8D : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110001101";
    constant ap_const_lv24_FFFF97 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010111";
    constant ap_const_lv24_FFFFE1 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111100001";
    constant ap_const_lv24_FFFFBD : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110111101";
    constant ap_const_lv23_24 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100100";
    constant ap_const_lv24_FFFF9E : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011110";
    constant ap_const_lv23_7FFFD0 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010000";
    constant ap_const_lv24_FFFFED : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111101101";
    constant ap_const_lv24_59 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011001";
    constant ap_const_lv23_33 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000110011";
    constant ap_const_lv23_54 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001010100";
    constant ap_const_lv24_4E : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001110";
    constant ap_const_lv24_FFFFB7 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110111";
    constant ap_const_lv23_51 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001010001";
    constant ap_const_lv24_FFFFCC : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111001100";
    constant ap_const_lv24_4B : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001011";
    constant ap_const_lv24_32 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000110010";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv24_FFFFB0 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110110000";
    constant ap_const_lv23_60 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001100000";
    constant ap_const_lv23_4D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001101";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv23_37 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000110111";
    constant ap_const_lv32_10400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000010000000000";
    constant ap_const_lv32_408 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000001000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv32_10200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000001000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv16_6F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101111";
    constant ap_const_lv16_FFAD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101101";
    constant ap_const_lv15_7FD4 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010100";
    constant ap_const_lv16_FFA1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100001";
    constant ap_const_lv15_2A : STD_LOGIC_VECTOR (14 downto 0) := "000000000101010";
    constant ap_const_lv15_37 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110111";
    constant ap_const_lv14_3FED : STD_LOGIC_VECTOR (13 downto 0) := "11111111101101";
    constant ap_const_lv16_FFBB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111011";
    constant ap_const_lv15_6E : STD_LOGIC_VECTOR (14 downto 0) := "000000001101110";
    constant ap_const_lv14_3FE6 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100110";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv15_7FDD : STD_LOGIC_VECTOR (14 downto 0) := "111111111011101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv15_26 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100110";
    constant ap_const_lv15_7FC6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000110";
    constant ap_const_lv15_25 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100101";
    constant ap_const_lv16_4C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001100";
    constant ap_const_lv15_7FDB : STD_LOGIC_VECTOR (14 downto 0) := "111111111011011";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv15_7FC7 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000111";
    constant ap_const_lv15_7FD6 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010110";
    constant ap_const_lv14_19 : STD_LOGIC_VECTOR (13 downto 0) := "00000000011001";
    constant ap_const_lv16_46 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000110";
    constant ap_const_lv15_4C : STD_LOGIC_VECTOR (14 downto 0) := "000000001001100";
    constant ap_const_lv15_52 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010010";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv15_7FCC : STD_LOGIC_VECTOR (14 downto 0) := "111111111001100";
    constant ap_const_lv16_5E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011110";
    constant ap_const_lv15_7FD2 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010010";
    constant ap_const_lv14_2D : STD_LOGIC_VECTOR (13 downto 0) := "00000000101101";
    constant ap_const_lv15_2B : STD_LOGIC_VECTOR (14 downto 0) := "000000000101011";
    constant ap_const_lv16_4E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001110";
    constant ap_const_lv16_45 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000101";
    constant ap_const_lv17_4F : STD_LOGIC_VECTOR (16 downto 0) := "00000000001001111";
    constant ap_const_lv15_7FDA : STD_LOGIC_VECTOR (14 downto 0) := "111111111011010";
    constant ap_const_lv24_5B : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001011011";
    constant ap_const_lv24_FFFF8E : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110001110";
    constant ap_const_lv22_17 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010111";
    constant ap_const_lv24_61 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001100001";
    constant ap_const_lv23_7FFFCC : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_maxes_idx : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_maxes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_ce0 : STD_LOGIC;
    signal l2_maxes_we0 : STD_LOGIC;
    signal l2_maxes_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_ce1 : STD_LOGIC;
    signal l2_maxes_we1 : STD_LOGIC;
    signal l2_maxes_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_iteration : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111000";
    signal l3_outputs_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l3_outputs_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln37_reg_15223 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln202_reg_15436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln238_reg_19211 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln253_reg_19215 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_4439 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln71_reg_15921 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal reg_4443 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4447 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4451 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4455 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4459 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4463 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4467 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4471 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4475 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4479 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_4483 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_iteration_load_reg_15204 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln37_fu_4525_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_reg_15212 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_1_fu_4529_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln37_1_reg_15217 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln37_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_iteration_load_reg_15227 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln152_fu_4543_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln152_reg_15234 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln152_1_fu_4547_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln152_1_reg_15240 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln152_fu_4571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln152_reg_15406 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_maxes_idx_load_reg_15410 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_224_fu_4582_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_224_reg_15415 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_reg_15426 : STD_LOGIC_VECTOR (3 downto 0);
    signal l3_iteration_load_reg_15431 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln202_fu_4623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_15445 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal l1_write_row_offset_s_reg_15451 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_1_reg_15456 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_15467 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_fu_4702_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln44_1_fu_4706_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln44_1_reg_15476 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_maxes_addr_8_reg_15480 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_2_reg_15485 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_reg_15490 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_0_load_reg_15496 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_1_load_reg_15501 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_2_load_reg_15506 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_3_load_reg_15511 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_4_load_reg_15516 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_5_load_reg_15521 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_6_load_reg_15526 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_7_load_reg_15531 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_8_load_reg_15536 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_9_load_reg_15541 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_10_load_reg_15546 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln205_fu_4792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln205_reg_15551 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13949_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_reg_15560 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_1_reg_15565 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_2_reg_15570 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_3_reg_15575 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13981_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_4_reg_15580 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_5_reg_15585 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_13997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_6_reg_15590 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_7_reg_15595 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_8_reg_15600 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14021_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_9_reg_15605 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln211_10_reg_15610 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_1_10_reg_15615 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_11_reg_15620 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_12_reg_15625 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_13_reg_15630 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_14_reg_15635 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_6_fu_5121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln46_14_fu_5127_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln46_fu_5165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_15659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln46_fu_5176_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_reg_15664 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_1_fu_5183_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_1_reg_15670 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_2_fu_5240_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal l2_maxes_addr_3_reg_15679 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_4_reg_15685 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_2_reg_15691 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_8_reg_15697 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_11_load_reg_15703 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_12_load_reg_15708 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_13_load_reg_15713 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_14_load_reg_15718 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_15_load_reg_15723 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14044_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14051_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14058_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_1_fu_5312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_15753 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln46_2_fu_5323_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_2_reg_15758 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_3_fu_5330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_3_reg_15764 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_3_fu_5387_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal l2_maxes_addr_5_reg_15773 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_addr_6_reg_15778 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_3_reg_15783 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_4_reg_15789 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_2_fu_5424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_2_reg_15795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln46_4_fu_5435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_4_reg_15800 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_5_fu_5442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_5_reg_15806 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_4_fu_5499_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal l2_maxes_addr_7_reg_15815 : STD_LOGIC_VECTOR (3 downto 0);
    signal l2_maxes_load_5_reg_15821 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_maxes_load_6_reg_15827 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_3_fu_5522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_reg_15833 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln46_6_fu_5533_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_6_reg_15838 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_7_fu_5540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_7_reg_15844 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_5_fu_5597_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal l2_maxes_load_7_reg_15853 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_4_fu_5606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_15859 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln46_8_fu_5617_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_8_reg_15864 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_9_fu_5624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_9_reg_15870 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_6_fu_5681_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln46_5_fu_5690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_5_reg_15879 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal select_ln46_10_fu_5701_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_10_reg_15884 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_6_fu_5769_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_6_reg_15893 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_15899 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln71_fu_5793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal l1_read_row_offset_l_1_reg_15925 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_write_row_offset_2_reg_15933 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_read_col_offset_l_reg_15942 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln85_fu_5867_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln85_reg_15947 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln98_4_fu_5909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_4_reg_16048 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_8_fu_5931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_8_reg_16118 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln85_1_fu_5979_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln85_1_reg_16164 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln85_2_fu_6027_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln85_2_reg_16175 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln120_fu_6035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_reg_16188 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_6040_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_16192 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_2_fu_6061_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_2_reg_16198 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_fu_6065_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_reg_16203 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_1_fu_6071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_1_reg_16208 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4405_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_16213 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_3_fu_6081_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_3_reg_16220 : STD_LOGIC_VECTOR (14 downto 0);
    signal l1_stripes_2_0_load_reg_16225 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_reg_16231 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_reg_16237 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_reg_16243 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_reg_16249 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_reg_16255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_12_fu_6087_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_12_reg_16261 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_5_fu_6091_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_5_reg_16268 : STD_LOGIC_VECTOR (15 downto 0);
    signal l1_stripes_1_0_load_1_reg_16303 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_16310 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_16317 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_16324 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_16331 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_16338 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_1_reg_16345 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_16352 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_16359 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_16366 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_16373 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_16380 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_2_reg_16387 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_2_reg_16394 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_2_reg_16401 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_2_reg_16408 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_2_reg_16415 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_2_reg_16422 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_6097_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_16489 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_6112_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_16495 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14079_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_4_reg_16500 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_6171_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_reg_16505 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_reg_16513 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4422_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_reg_16520 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_reg_16528 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4487_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_reg_16533 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4504_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_reg_16541 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_6220_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_reg_16550 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_6235_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_reg_16557 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_27_fu_6250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_27_reg_16565 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_91_fu_6256_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_reg_16570 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_76_fu_6267_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_76_reg_16575 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_77_fu_6285_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_77_reg_16580 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_103_fu_6315_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_reg_16585 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_32_fu_6336_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_32_reg_16592 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_109_fu_6342_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_reg_16598 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_6407_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_reg_16603 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_96_fu_6424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_96_reg_16608 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_121_fu_6428_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_reg_16614 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_6475_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_reg_16622 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_106_fu_6500_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_106_reg_16629 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_133_fu_6504_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_reg_16634 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_108_fu_6515_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_108_reg_16640 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_145_fu_6563_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_reg_16645 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_118_fu_6574_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_118_reg_16652 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_151_fu_6578_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_reg_16657 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_6607_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_reg_16663 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14086_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_reg_16671 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14141_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_2_reg_16676 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14117_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_16_reg_16681 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14094_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_37_reg_16686 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14101_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_41_reg_16691 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14133_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_59_reg_16696 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_68_reg_16701 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_92_fu_6624_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_92_reg_16706 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14149_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_94_reg_16711 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14109_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_99_reg_16716 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_fu_6644_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln98_reg_16721 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sub_ln98_2_fu_6689_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_2_reg_16726 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_6695_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_16731 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_38_fu_6780_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_38_reg_16740 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_48_fu_6812_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_48_reg_16745 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_12_fu_6864_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_12_reg_16750 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_reg_16755 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln98_59_fu_6870_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_59_reg_16760 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_85_fu_6914_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_reg_16765 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln98_17_fu_6953_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_17_reg_16771 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_97_reg_16776 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_7039_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_reg_16783 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln98_54_fu_7110_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_54_reg_16788 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_125_fu_7133_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_125_reg_16793 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_49_fu_7136_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_49_reg_16798 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_8_fu_7170_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_8_reg_16803 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14200_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_9_reg_16808 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_12_fu_7176_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_12_reg_16813 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_26_fu_7191_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_26_reg_16818 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_29_fu_7197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln110_29_fu_7197_p2 : signal is "no";
    signal add_ln110_29_reg_16823 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14207_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_34_reg_16828 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_55_fu_7203_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of add_ln110_55_fu_7203_p2 : signal is "no";
    signal add_ln110_55_reg_16833 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_60_fu_7208_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln110_60_fu_7208_p2 : signal is "no";
    signal add_ln110_60_reg_16838 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14174_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_71_reg_16843 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14233_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_74_reg_16848 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_82_fu_7216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln110_82_fu_7216_p2 : signal is "no";
    signal add_ln110_82_reg_16853 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_97_fu_7246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_97_reg_16858 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_100_fu_7260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_100_reg_16863 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_103_fu_7274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_103_reg_16868 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_14_fu_7286_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_14_reg_16873 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal shl_ln98_12_fu_7320_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_12_reg_16878 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_104_fu_7558_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_104_reg_16883 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_15_fu_7640_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_15_reg_16888 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_28_fu_7718_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_28_reg_16893 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_40_fu_7785_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_40_reg_16898 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_46_fu_7802_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_46_reg_16903 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_48_fu_7811_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_48_reg_16908 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_66_fu_7817_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_66_reg_16913 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_75_fu_7832_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_75_reg_16918 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_88_fu_7838_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_88_reg_16923 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_105_fu_7859_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_105_reg_16928 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln98_37_fu_7917_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_37_reg_16933 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln110_52_fu_8033_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of add_ln110_52_fu_8033_p2 : signal is "no";
    signal add_ln110_52_reg_16938 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_65_fu_8081_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_65_reg_16943 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_77_fu_8124_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_77_reg_16948 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_83_fu_8142_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_83_reg_16953 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_86_fu_8151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln110_86_fu_8151_p2 : signal is "no";
    signal add_ln110_86_reg_16958 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_fu_8166_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_reg_16963 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_write_col_offset_s_reg_16968 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln124_fu_8194_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_reg_16973 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln124_fu_8204_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln124_reg_16995 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln110_91_fu_8279_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_91_reg_16999 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal select_ln117_1_fu_8295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_1_reg_17004 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_2_fu_8313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln117_2_reg_17009 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_stripes_3_0_addr_reg_17014 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_addr_reg_17019 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_addr_reg_17024 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_addr_reg_17029 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_addr_reg_17034 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_addr_reg_17039 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_read_col_offset_l_reg_17044 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln161_fu_8374_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln161_reg_17049 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_fu_8378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_reg_17054 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_15_fu_8394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_15_reg_17106 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln117_3_fu_8430_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln129_fu_8459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln129_fu_8484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln140_fu_8504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln140_1_fu_8543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_reg_17213 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_load_reg_17220 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_load_reg_17227 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_load_reg_17234 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_load_reg_17241 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_load_reg_17248 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_load_1_reg_17315 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_load_1_reg_17322 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_load_1_reg_17329 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_load_1_reg_17336 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_load_1_reg_17343 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_load_1_reg_17350 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_28_fu_8561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_28_reg_17357 : STD_LOGIC_VECTOR (63 downto 0);
    signal l2_read_row_offset_l_reg_17433 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal select_ln162_fu_8648_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_reg_17438 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_2_0_load_reg_17454 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_load_reg_17461 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_load_reg_17468 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_load_reg_17475 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_load_reg_17482 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_load_reg_17489 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_0_load_reg_17526 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_load_reg_17533 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_load_reg_17540 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_load_reg_17547 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_load_reg_17554 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_load_reg_17561 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_0_load_1_reg_17568 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_load_1_reg_17575 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_load_1_reg_17582 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_load_1_reg_17589 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_load_1_reg_17596 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_load_1_reg_17603 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_0_load_2_reg_17670 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_1_load_2_reg_17677 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_2_load_2_reg_17684 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_3_load_2_reg_17691 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_4_load_2_reg_17698 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_0_5_load_2_reg_17705 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_0_load_2_reg_17742 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_load_2_reg_17749 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_load_2_reg_17756 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_load_2_reg_17763 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_load_2_reg_17770 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_load_2_reg_17777 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln162_1_fu_8694_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_1_reg_17784 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_2_fu_8742_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln162_2_reg_17800 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln154_fu_8779_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_reg_17816 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal zext_ln172_1_fu_8786_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_1_reg_17823 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_fu_14443_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_reg_17828 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_1_fu_14449_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_1_reg_17833 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_3_fu_14455_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_3_reg_17838 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_4_fu_14461_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_4_reg_17843 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_5_fu_14467_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_5_reg_17848 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_6_fu_14473_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_6_reg_17853 : STD_LOGIC_VECTOR (23 downto 0);
    signal l2_stripes_3_0_load_reg_17858 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_load_reg_17865 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_load_reg_17872 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_load_reg_17879 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_load_reg_17886 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_load_reg_17893 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_2_fu_8844_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_2_reg_17900 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_16_fu_8851_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_16_reg_17905 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_14_fu_14479_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_14_reg_17912 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_15_fu_14485_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_15_reg_17917 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_16_fu_14491_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_16_reg_17922 : STD_LOGIC_VECTOR (23 downto 0);
    signal l2_stripes_1_0_load_1_reg_17957 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_1_load_1_reg_17964 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_2_load_1_reg_17971 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_3_load_1_reg_17978 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_4_load_1_reg_17985 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_1_5_load_1_reg_17992 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_0_load_2_reg_17999 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_1_load_2_reg_18006 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_2_load_2_reg_18013 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_3_load_2_reg_18020 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_4_load_2_reg_18027 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_5_load_2_reg_18034 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_0_load_2_reg_18041 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_load_2_reg_18048 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_load_2_reg_18055 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_load_2_reg_18062 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_load_2_reg_18069 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_load_2_reg_18076 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_6_fu_8891_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_6_reg_18083 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_40_fu_8898_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_40_reg_18088 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_45_fu_14497_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_45_reg_18097 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_47_fu_14503_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_47_reg_18102 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln154_1_fu_8938_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_1_reg_18107 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal mul_ln172_7_fu_14509_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_7_reg_18115 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_13_fu_8967_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_13_reg_18120 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_8_fu_14515_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_8_reg_18125 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_10_fu_14521_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_10_reg_18130 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_11_fu_14527_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_11_reg_18135 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_12_fu_14533_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_12_reg_18140 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_13_fu_14539_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_13_reg_18145 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_48_fu_8992_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_48_reg_18150 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_17_fu_14545_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_17_reg_18156 : STD_LOGIC_VECTOR (22 downto 0);
    signal l2_stripes_3_0_load_1_reg_18161 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_1_load_1_reg_18168 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_2_load_1_reg_18175 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_3_load_1_reg_18182 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_4_load_1_reg_18189 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_5_load_1_reg_18196 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_4_fu_9024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_4_reg_18203 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_7_fu_9053_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_7_reg_18211 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_42_fu_9060_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_42_reg_18224 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_53_fu_14551_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_53_reg_18229 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln154_17_fu_9086_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_17_reg_18234 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_137_fu_9093_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_137_reg_18243 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_116_fu_14557_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_116_reg_18248 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_118_fu_14563_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_118_reg_18253 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_120_fu_14569_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_120_reg_18258 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_18_fu_14575_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_18_reg_18263 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal mul_ln172_19_fu_14580_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_19_reg_18268 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_21_fu_14585_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_21_reg_18273 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln154_3_fu_9171_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_3_reg_18278 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_19_fu_9178_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_19_reg_18286 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_22_fu_14590_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_22_reg_18291 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_23_fu_14596_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_23_reg_18296 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_25_fu_14602_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_25_reg_18301 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_26_fu_14608_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_26_reg_18306 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_27_fu_14614_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_27_reg_18311 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_28_fu_14620_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_28_reg_18316 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_29_fu_9211_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_29_reg_18321 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln154_5_fu_9253_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_5_reg_18329 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_218_fu_9287_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_218_reg_18338 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln172_37_fu_9329_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_37_fu_9329_p2 : signal is "no";
    signal add_ln172_37_reg_18343 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_42_fu_9339_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_42_reg_18348 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_55_fu_9345_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_55_reg_18353 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_78_fu_9360_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_78_reg_18358 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln172_8_fu_9396_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln172_8_reg_18363 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal select_ln172_35_fu_9458_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_35_reg_18368 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_33_fu_14646_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_33_reg_18373 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_37_fu_9485_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_37_reg_18378 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_115_fu_9521_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_115_reg_18383 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_42_fu_14706_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_42_reg_18388 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_22_fu_9574_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_22_fu_9574_p2 : signal is "no";
    signal add_ln172_22_reg_18393 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_38_fu_9582_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_38_reg_18398 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_40_fu_9588_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_40_reg_18403 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_76_fu_9594_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_76_reg_18408 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_94_fu_9600_p2 : STD_LOGIC_VECTOR (22 downto 0);
    attribute use_dsp48 of add_ln172_94_fu_9600_p2 : signal is "no";
    signal add_ln172_94_reg_18413 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_112_fu_9605_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_112_reg_18418 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_127_fu_9611_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_127_fu_9611_p2 : signal is "no";
    signal add_ln172_127_reg_18423 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_146_fu_9617_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_146_reg_18428 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln172_44_fu_14718_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_44_reg_18433 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal mul_ln172_46_fu_14723_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_46_reg_18438 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_48_fu_14728_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_48_reg_18443 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_51_fu_14734_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_51_reg_18448 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_52_fu_14739_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_52_reg_18453 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_54_fu_14745_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_54_reg_18458 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_55_fu_14751_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_55_reg_18463 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_56_fu_14757_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_56_reg_18468 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_57_fu_14762_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_57_reg_18473 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln154_8_fu_9810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_8_reg_18478 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_53_fu_9817_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_53_reg_18490 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_58_fu_14768_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_58_reg_18497 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_43_fu_9827_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_43_reg_18502 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_79_fu_9839_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_79_reg_18507 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_92_fu_9851_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_92_reg_18512 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_110_fu_9863_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_110_reg_18517 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_147_fu_9872_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_147_reg_18522 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_149_fu_9878_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_149_reg_18527 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_2_fu_9891_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_2_reg_18532 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal sub_ln172_fu_9895_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_reg_18537 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_59_fu_14774_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_59_reg_18542 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_60_fu_14779_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_60_reg_18547 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_61_fu_14784_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_61_reg_18552 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_62_fu_14790_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_62_reg_18557 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_63_fu_14795_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_63_reg_18562 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln154_9_fu_9954_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_9_reg_18567 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_64_fu_14801_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_64_reg_18576 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_65_fu_14807_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_65_reg_18581 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_66_fu_14813_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_66_reg_18586 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_67_fu_14819_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_67_reg_18591 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_68_fu_14825_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_68_reg_18596 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_69_fu_14831_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_69_reg_18601 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln154_10_fu_10026_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_10_reg_18606 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_11_fu_10055_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_11_reg_18617 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_69_fu_10274_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln172_69_reg_18632 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal select_ln172_83_fu_10399_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_83_reg_18637 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_156_fu_10461_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_156_reg_18642 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_77_fu_14886_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_77_reg_18647 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_78_fu_14892_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_78_reg_18652 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln154_12_fu_10673_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_12_reg_18657 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_13_fu_10702_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_13_reg_18667 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_18_fu_10709_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_18_reg_18678 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_36_fu_10715_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_36_reg_18683 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_50_fu_10721_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_50_reg_18688 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_57_fu_10742_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_57_reg_18693 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_69_fu_10754_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_69_reg_18698 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_87_fu_10766_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_87_reg_18703 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_90_fu_10772_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_90_reg_18708 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_108_fu_10778_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_108_fu_10778_p2 : signal is "no";
    signal add_ln172_108_reg_18713 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_122_fu_10783_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_122_reg_18718 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_126_fu_10789_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_126_reg_18723 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_140_fu_10795_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_140_reg_18728 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_144_fu_10801_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_144_reg_18733 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_82_fu_14912_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_82_reg_18738 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal mul_ln172_86_fu_14939_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_86_reg_18743 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_87_fu_14945_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_87_reg_18748 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_88_fu_14951_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_88_reg_18753 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_109_fu_10896_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_109_reg_18758 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_160_fu_10899_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_160_reg_18763 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_89_fu_14957_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_89_reg_18768 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_15_fu_10938_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_15_reg_18773 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_31_fu_10944_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_31_fu_10944_p2 : signal is "no";
    signal add_ln172_31_reg_18778 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_33_fu_10955_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_33_reg_18783 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_44_fu_10976_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_44_reg_18788 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_49_fu_10982_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_49_fu_10982_p2 : signal is "no";
    signal add_ln172_49_reg_18793 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_51_fu_10990_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_51_reg_18798 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_67_fu_10996_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_67_reg_18803 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_93_fu_11008_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_93_reg_18808 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_141_fu_11017_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_141_reg_18813 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln154_14_fu_11216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_14_reg_18818 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal mul_ln172_96_fu_15003_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_96_reg_18827 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_97_fu_15009_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_97_reg_18832 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_98_fu_15015_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_98_reg_18837 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_99_fu_15021_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_99_reg_18842 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_100_fu_15027_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_100_reg_18847 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_101_fu_15033_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_101_reg_18852 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln154_15_fu_11295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_15_reg_18857 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_125_fu_11302_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_125_reg_18867 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_102_fu_15039_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_102_reg_18873 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_103_fu_15045_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_103_reg_18878 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln154_16_fu_11335_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln154_16_reg_18883 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_16_fu_11348_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_16_reg_18889 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_34_fu_11359_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_34_reg_18894 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_52_fu_11371_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_52_reg_18899 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_70_fu_11383_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_70_reg_18904 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_85_fu_11389_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_85_fu_11389_p2 : signal is "no";
    signal add_ln172_85_reg_18909 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_103_fu_11394_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_103_fu_11394_p2 : signal is "no";
    signal add_ln172_103_reg_18914 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_121_fu_11399_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_121_reg_18919 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_139_fu_11405_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_139_fu_11405_p2 : signal is "no";
    signal add_ln172_139_reg_18924 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_3_fu_11410_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_3_reg_18929 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal select_ln172_11_fu_11417_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_11_reg_18934 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_53_fu_11427_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_53_reg_18939 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_54_fu_11434_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_54_reg_18944 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_93_fu_11441_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_93_reg_18949 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_112_fu_11497_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_112_reg_18954 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_104_fu_15051_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_104_reg_18959 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_105_fu_15057_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_105_reg_18964 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_106_fu_15062_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_106_reg_18969 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_134_fu_11587_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_134_reg_18974 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_23_fu_11670_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_23_reg_18979 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_29_fu_11676_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_29_reg_18984 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_47_fu_11682_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_47_reg_18989 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_65_fu_11688_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_65_fu_11688_p2 : signal is "no";
    signal add_ln172_65_reg_18994 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_83_fu_11693_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_83_reg_18999 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_88_fu_11705_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_88_reg_19004 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_101_fu_11711_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_101_reg_19009 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln172_142_fu_11758_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln172_142_reg_19014 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln172_119_fu_11765_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_119_reg_19019 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_137_fu_11771_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_137_reg_19024 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_142_fu_11783_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_142_reg_19029 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln172_22_fu_11889_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_22_reg_19034 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal select_ln172_63_fu_12050_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_63_reg_19039 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_15171_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_11_reg_19044 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_20_fu_12346_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_20_reg_19049 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_25_fu_12364_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_25_reg_19054 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_45_fu_12397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_45_reg_19059 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln172_117_fu_15178_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_117_reg_19066 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_48_fu_12419_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_48_reg_19071 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_15135_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_58_reg_19076 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_66_fu_12434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_66_reg_19081 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_80_fu_12462_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_80_reg_19086 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_84_fu_12486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_84_reg_19091 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_95_fu_12492_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_95_reg_19096 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_102_fu_12538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_102_reg_19101 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_106_fu_12560_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_106_reg_19106 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_115_fu_12578_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_115_reg_19111 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_120_fu_12596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_120_reg_19116 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_124_fu_12610_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_124_reg_19121 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_133_fu_12631_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_133_reg_19126 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_138_fu_12656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_138_reg_19131 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_150_fu_12662_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_150_reg_19136 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_27_fu_12740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_27_reg_19141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal add_ln172_62_fu_12777_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_62_reg_19148 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_81_fu_12794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_81_reg_19153 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_98_fu_12829_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln172_98_reg_19158 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln172_117_fu_12864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_117_reg_19163 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_134_fu_12889_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln172_134_reg_19170 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln172_153_fu_12921_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_153_reg_19175 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_63_fu_12962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal add_ln172_99_fu_12979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_99_reg_19185 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_135_fu_12996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_135_reg_19192 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_145_fu_13013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_145_reg_19199 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln237_fu_13065_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln237_reg_19206 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal icmp_ln238_fu_13070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln253_fu_13088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_1_reg_3763 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_fu_5143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_fu_4998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_2_reg_3781 : STD_LOGIC_VECTOR (15 downto 0);
    signal l1_read_row_offset_f_1_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_read_row_offset_l_2_reg_3810 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0_new_0_reg_3820 : STD_LOGIC_VECTOR (31 downto 0);
    signal l1_maxes_1_new_0_reg_3831 : STD_LOGIC_VECTOR (31 downto 0);
    signal l1_maxes_2_new_0_reg_3842 : STD_LOGIC_VECTOR (31 downto 0);
    signal l1_maxes_3_new_0_reg_3853 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_write_row_offset_3_reg_3864 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_write_row_offset_4_reg_3876 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_read_row_offset_f_reg_3886 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_read_row_offset_l_reg_3899 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_write_row_offset_s_reg_3910 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_write_row_offset_1_reg_3923 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_0_new_reg_3934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op3421_write_state33 : BOOLEAN;
    signal ap_block_state33_io : BOOLEAN;
    signal ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_1_new_reg_3944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_2_new_reg_3954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_3_new_reg_3964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_4_new_reg_3974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_5_new_reg_3984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_6_new_reg_3994 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_kernel_sums_7_new_reg_4004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_read_row_offset_f_reg_4014 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_fu_13174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_fu_13116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln194_fu_13192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_read_row_offset_n_reg_4028 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal l3_outputs_0_flag_0_reg_4042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_0_loc_0_reg_4054 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_1_loc_0_reg_4063 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_2_loc_0_reg_4072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_3_loc_0_reg_4081 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_4_loc_0_reg_4090 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_5_loc_0_reg_4099 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_6_loc_0_reg_4108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_7_loc_0_reg_4117 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_8_loc_0_reg_4126 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_9_loc_0_reg_4135 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_10_loc_0_reg_4144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_11_loc_0_reg_4153 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_12_loc_0_reg_4162 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_13_loc_0_reg_4171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_14_loc_0_reg_4180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l3_outputs_15_loc_0_reg_4189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln182_fu_4590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_fu_4637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_fu_4676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_225_fu_4715_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_226_fu_4729_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_7_fu_5047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_1_fu_5218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_227_fu_5249_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_228_fu_5263_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_2_fu_5365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_229_fu_5396_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_230_fu_5410_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_3_fu_5477_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_231_fu_5508_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_4_fu_5575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_5_fu_5659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_6_fu_5743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_fu_5881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln222_fu_13263_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln65_fu_5009_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_15_fu_5135_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln140_fu_8535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln129_1_fu_8491_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln231_fu_13328_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln231_1_fu_13342_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln231_fu_13336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_13215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln190_fu_13201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln222_1_fu_13277_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln222_fu_13271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln222_2_fu_13291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln222_1_fu_13285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_fu_13842_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln182_1_fu_12931_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_3_fu_12943_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_fu_13023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_2_fu_13035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_4_fu_13047_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_6_fu_13058_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_5_fu_13098_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln182_7_fu_13109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln681_fu_4654_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln44_8_fu_5069_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln44_7_fu_5765_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_4395_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_fu_4557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln152_fu_4551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln152_fu_4565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_235_fu_4609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln202_fu_4603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln202_fu_4617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxes_idx_fu_4599_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_232_fu_4629_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_fu_4710_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_1_fu_4724_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln8_fu_4782_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln681_1_fu_4800_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_1_fu_4808_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_2_fu_4822_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_3_fu_4836_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_4_fu_4850_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_5_fu_4864_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_6_fu_4878_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_7_fu_4892_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_8_fu_4906_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_9_fu_4920_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_s_fu_4934_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln65_fu_5003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_6_fu_5023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_6_fu_5028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_12_fu_5033_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_13_fu_5040_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_7_fu_5073_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_1_fu_5095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_5091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_fu_5079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_4_fu_5109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_3_fu_5105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_5_fu_5115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_2_fu_5099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_7_fu_5085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_fu_5160_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_fu_5171_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln182_2_fu_5244_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_3_fu_5258_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln45_1_fu_5307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_1_fu_5318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln182_4_fu_5391_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_5_fu_5405_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln45_2_fu_5419_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_2_fu_5430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln182_6_fu_5503_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln45_3_fu_5517_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_3_fu_5528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_4_fu_5601_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_4_fu_5612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_5_fu_5685_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_5_fu_5696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln46_11_fu_5708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_216_fu_5784_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln75_fu_5813_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_5824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln84_fu_5831_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln84_fu_5843_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln84_1_fu_5839_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln84_fu_5835_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_fu_5855_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln85_fu_5849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_fu_5861_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln75_fu_5820_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln91_fu_5875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln91_1_fu_5903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln91_2_fu_5925_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln84_fu_5941_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln84_1_fu_5949_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_3_fu_5961_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_1_fu_5967_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln85_1_fu_5955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_1_fu_5973_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_5987_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln84_2_fu_5995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln84_2_fu_6003_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln84_3_fu_5999_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_2_fu_6015_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln85_2_fu_6009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_2_fu_6021_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln98_fu_6065_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_1_fu_6071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_3_fu_6081_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_5_fu_6091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_214_fu_6131_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_24_fu_6127_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_25_fu_6139_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_36_fu_6143_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln98_12_fu_6153_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln98_7_fu_6159_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln98_s_fu_6186_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_10_fu_6198_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln98_36_fu_6206_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_35_fu_6194_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_27_fu_6250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_28_fu_6271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln98_33_fu_6277_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_34_fu_6289_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln98_79_fu_6301_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_19_fu_6305_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_32_fu_6336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln98_39_fu_6367_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_93_fu_6375_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_22_fu_6379_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_40_fu_6389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln98_29_fu_6385_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_94_fu_6397_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_43_fu_6443_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_103_fu_6451_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln98_25_fu_6455_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln98_32_fu_6461_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_98_fu_6439_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_26_fu_6465_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_45_fu_6492_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln98_47_fu_6519_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_109_fu_6527_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_29_fu_6531_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_48_fu_6541_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln98_36_fu_6537_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_110_fu_6549_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_30_fu_6553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_56_fu_6595_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_78_fu_6297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_23_fu_6401_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_6633_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_5_fu_6640_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_3_fu_6630_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_1_fu_6653_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_10_fu_6664_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_7_fu_6650_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_1_fu_6668_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_2_fu_6678_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_9_fu_6660_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_11_fu_6685_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_5_fu_6712_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_20_fu_6719_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_3_fu_6723_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_8_fu_6733_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_29_fu_6740_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_5_fu_6744_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_9_fu_6754_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln98_10_fu_6750_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_30_fu_6761_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_11_fu_6786_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_39_fu_6783_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_40_fu_6793_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln98_1_fu_6797_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_41_fu_6803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_15_fu_6815_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_50_fu_6822_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_9_fu_6826_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_16_fu_6836_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln98_16_fu_6832_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_51_fu_6843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_19_fu_6853_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_2_fu_6807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln98_2_fu_6807_p2 : signal is "no";
    signal zext_ln98_55_fu_6860_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_22_fu_6874_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_23_fu_6886_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln98_60_fu_6882_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_61_fu_6894_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_38_fu_6904_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_30_fu_6929_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_31_fu_6941_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_72_fu_6937_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_73_fu_6949_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_32_fu_6959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln98_74_fu_6967_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_69_fu_6925_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln98_18_fu_6971_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln98_46_fu_6991_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln98_45_fu_7002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln98_49_fu_7007_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_50_fu_7018_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_111_fu_7014_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_112_fu_7025_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_31_fu_7029_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_51_fu_7054_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_115_fu_7062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_114_fu_7050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_32_fu_7066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_52_fu_7076_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_53_fu_7088_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_116_fu_7084_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_117_fu_7096_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_33_fu_7100_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of sub_ln98_33_fu_7100_p2 : signal is "no";
    signal zext_ln98_121_fu_7117_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_34_fu_7121_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln98_49_fu_7136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln98_2_fu_6674_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_fu_7151_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_1_fu_7154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14191_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_1_fu_7160_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln110_1_fu_7167_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln98_14_fu_6898_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_6_fu_6765_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14224_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_124_fu_7130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln98_39_fu_7072_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_11_fu_7182_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_25_fu_7185_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln98_10_fu_6847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln98_7_fu_6729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14157_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_41_fu_7126_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14165_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_50_fu_7213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14215_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln98_20_fu_6910_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_58_fu_7221_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln110_93_fu_7224_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14182_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_60_fu_7234_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_14_fu_7237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_59_fu_7230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_96_fu_7240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln98_24_fu_6977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_98_fu_7252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln110_98_fu_7252_p2 : signal is "no";
    signal sext_ln110_62_fu_7257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14241_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_40_fu_7106_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_64_fu_7266_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_102_fu_7269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_3_fu_7289_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_4_fu_7300_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln98_45_fu_7327_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_43_fu_7317_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_8_fu_7331_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_13_fu_7341_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_14_fu_7352_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln98_20_fu_7366_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_21_fu_7377_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln98_56_fu_7373_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_57_fu_7384_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_13_fu_7388_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_24_fu_7398_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_25_fu_7409_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_66_fu_7416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_65_fu_7405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_15_fu_7420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_28_fu_7430_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_29_fu_7441_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_75_fu_7452_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_35_fu_7460_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln98_36_fu_7471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln98_37_fu_7482_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_87_fu_7489_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_20_fu_7493_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_38_fu_7503_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln98_28_fu_7499_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_88_fu_7510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln98_41_fu_7526_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_42_fu_7537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln98_101_fu_7533_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_102_fu_7544_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_24_fu_7548_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln98_44_fu_7561_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_105_fu_7568_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_27_fu_7572_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln98_34_fu_7578_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln98_28_fu_7582_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_55_fu_7597_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14299_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14249_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_3_fu_7614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_4_fu_7617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_13_fu_7620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_2_fu_7611_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_5_fu_7626_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_14_fu_7630_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_2_fu_7608_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_6_fu_7636_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln98_15_fu_7337_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln110_3_fu_7646_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_17_fu_7649_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14315_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_70_fu_7437_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_122_fu_7604_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln110_19_fu_7662_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln110_4_fu_7659_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_5_fu_7668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_20_fu_7672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_8_fu_7655_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln110_6_fu_7678_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_21_fu_7682_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14306_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_18_fu_7363_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln110_7_fu_7692_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_23_fu_7695_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_10_fu_7701_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_12_fu_7705_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_27_fu_7708_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_9_fu_7688_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_13_fu_7714_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_14267_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14333_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_21_fu_7426_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_17_fu_7727_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_32_fu_7730_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_16_fu_7724_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_18_fu_7736_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14324_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_16_fu_7296_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_17_fu_7307_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln110_36_fu_7752_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln110_8_fu_7758_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_21_fu_7762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_38_fu_7765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_20_fu_7749_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_22_fu_7771_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_39_fu_7775_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_33_fu_7740_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_23_fu_7781_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_26_fu_7794_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14258_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_25_fu_7791_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_45_fu_7797_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln110_45_fu_7797_p2 : signal is "no";
    signal grp_fu_14275_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_19_fu_7394_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_28_fu_7808_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln98_39_fu_7455_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln98_46_fu_7348_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln98_21_fu_7514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln98_31_fu_7554_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_73_fu_7823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_46_fu_7829_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln98_47_fu_7359_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_63_fu_7847_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_65_fu_7850_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_61_fu_7844_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_104_fu_7853_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_213_fu_7871_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln98_15_fu_7868_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln98_18_fu_7878_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln98_35_fu_7882_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_6_fu_7892_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_215_fu_7906_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_27_fu_7903_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_31_fu_7913_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln98_17_fu_7926_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_18_fu_7937_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln98_53_fu_7944_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_52_fu_7933_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_11_fu_7948_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln98_26_fu_7961_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln98_27_fu_7972_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln98_67_fu_7968_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln98_68_fu_7979_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln98_16_fu_7983_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln110_7_fu_8011_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln110_14_fu_8014_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln110_4_fu_8017_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_14407_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_29_fu_8027_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14424_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14382_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_17_fu_7954_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_34_fu_8041_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_33_fu_8038_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_57_fu_8044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_58_fu_8050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14349_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14356_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln110_36_fu_8060_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln110_11_fu_8063_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_63_fu_8066_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_64_fu_8072_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_35_fu_8056_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_37_fu_8077_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14416_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln110_40_fu_8090_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_42_fu_8096_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_70_fu_8099_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14341_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_45_fu_8112_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_47_fu_8115_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_43_fu_8105_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln110_76_fu_8118_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_14365_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln98_3_fu_7865_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln110_12_fu_8130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_79_fu_8133_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_51_fu_8139_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_14390_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_53_fu_8148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln110_15_fu_8023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_fu_8160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln110_27_fu_8213_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_31_fu_8216_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_24_fu_8210_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_53_fu_8219_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_5_fu_8225_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_38_fu_8235_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_48_fu_8238_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_6_fu_8241_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_14435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_13_fu_8257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln110_89_fu_8260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln110_89_fu_8260_p2 : signal is "no";
    signal sext_ln110_54_fu_8254_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_55_fu_8265_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln110_90_fu_8269_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_52_fu_8251_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_56_fu_8275_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln110_32_fu_8231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_1_fu_8289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln110_49_fu_8247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_2_fu_8307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_fu_8357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln157_fu_8364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_8368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln172_1_fu_8388_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln110_57_fu_8404_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_66_fu_8407_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln110_7_fu_8410_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln110_67_fu_8416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln117_3_fu_8424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln128_fu_8454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln132_fu_8465_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln133_fu_8470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln133_fu_8476_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln139_fu_8499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln143_fu_8516_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln144_fu_8521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln144_fu_8527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln172_3_fu_8556_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_234_fu_8605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln161_1_fu_8612_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_fu_8624_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln161_2_fu_8620_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln161_fu_8616_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_fu_8636_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_fu_8630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_fu_8642_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln161_fu_8656_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_1_fu_8664_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln164_3_fu_8676_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_1_fu_8682_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_1_fu_8670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_1_fu_8688_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_8702_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln161_3_fu_8710_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln161_2_fu_8718_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln161_4_fu_8714_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln164_2_fu_8730_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln162_2_fu_8724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln162_2_fu_8736_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_176_fu_8757_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_177_fu_8768_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_180_fu_8822_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_181_fu_8833_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_188_fu_8869_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_189_fu_8880_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_178_fu_8916_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_179_fu_8927_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_184_fu_9002_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_185_fu_9013_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_190_fu_9031_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_191_fu_9042_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_210_fu_9064_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_211_fu_9075_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_182_fu_9149_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_183_fu_9160_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_31_fu_14633_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_186_fu_9231_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_187_fu_9242_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln172_14_fu_9266_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_44_fu_9273_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_57_fu_9277_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_219_fu_9294_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_152_fu_9301_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln172_59_fu_9305_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_43_fu_9263_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_153_fu_9312_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_20_fu_9316_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_12_fu_9115_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_30_fu_14626_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_139_fu_9326_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_41_fu_9334_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_41_fu_9334_p2 : signal is "no";
    signal sext_ln172_36_fu_9283_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_7_fu_9118_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_20_fu_9228_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_33_fu_9260_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_138_fu_9351_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_77_fu_9354_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_38_fu_9322_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln172_7_fu_9369_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_14_fu_9376_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_15_fu_9380_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_20_fu_9403_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_9_fu_9416_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_22_fu_9423_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_29_fu_9427_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln172_10_fu_9437_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_30_fu_9444_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln172_7_fu_9448_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_21_fu_9454_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_32_fu_14640_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_11_fu_9474_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln172_34_fu_14652_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_32_fu_9481_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_35_fu_14658_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_36_fu_14665_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_37_fu_14671_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_38_fu_14678_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_39_fu_14685_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_41_fu_14699_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_34_fu_9524_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_122_fu_9579_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_12_fu_9390_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_90_fu_9393_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_26_fu_9534_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_27_fu_9407_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_29_fu_9544_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_104_fu_9413_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_40_fu_14692_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_23_fu_9433_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_135_fu_9564_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_9_fu_9366_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_24_fu_9498_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_10_fu_9386_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_25_fu_9508_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln172_s_fu_9638_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_24_fu_9645_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_5_fu_9649_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_3_fu_9659_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_18_fu_9655_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_25_fu_9666_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_26_fu_9676_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln172_2_fu_9679_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_27_fu_9685_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_6_fu_9670_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_31_fu_9689_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_43_fu_14712_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_192_fu_9788_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_193_fu_9799_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_125_fu_9824_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_124_fu_9821_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_147_fu_9836_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_146_fu_9833_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln172_46_fu_9623_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_22_fu_9700_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_91_fu_9845_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_14_fu_9629_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_8_fu_9626_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_23_fu_9703_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_109_fu_9857_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_15_fu_9632_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_185_fu_9869_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_16_fu_9635_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_19_fu_9696_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_39_fu_9713_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1_fu_9884_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_194_fu_9932_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_195_fu_9943_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_196_fu_10004_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_197_fu_10015_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_198_fu_10033_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_199_fu_10044_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln172_1_fu_10071_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_1_fu_10068_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_3_fu_10078_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_2_fu_10088_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_4_fu_10095_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln172_fu_10099_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_5_fu_10104_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_1_fu_10082_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_2_fu_10108_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_6_fu_10125_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln172_2_fu_10129_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_4_fu_10135_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_18_fu_10148_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_19_fu_10159_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_55_fu_10166_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_54_fu_10155_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_13_fu_10170_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_20_fu_10180_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_21_fu_10191_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_56_fu_10187_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_57_fu_10198_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_4_fu_10202_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_58_fu_10208_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_46_fu_10176_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_22_fu_10228_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln172_23_fu_10239_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_63_fu_10246_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_62_fu_10235_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln172_5_fu_10250_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_66_fu_10264_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_65_fu_10260_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln172_6_fu_10268_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_64_fu_10256_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_61_fu_10225_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln172_14_fu_10281_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_48_fu_10287_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_70_fu_10291_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_68_fu_10301_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_70_fu_14837_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_71_fu_14844_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_81_fu_10343_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln172_18_fu_10346_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln172_29_fu_10356_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_30_fu_10367_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_83_fu_10374_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_82_fu_10363_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_19_fu_10378_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_61_fu_10352_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_82_fu_10384_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_63_fu_10395_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_72_fu_14851_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_73_fu_14858_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_74_fu_14865_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_75_fu_14872_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_76_fu_14879_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_79_fu_14898_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_220_fu_10491_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal st_fu_10484_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_92_fu_10498_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_91_fu_10502_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_93_fu_10509_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_21_fu_10513_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_221_fu_10526_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_94_fu_10523_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_95_fu_10533_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln172_35_fu_10537_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln172_31_fu_10547_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_96_fu_10554_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_22_fu_10558_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_32_fu_10568_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_70_fu_10564_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_97_fu_10575_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_23_fu_10579_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_69_fu_10543_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_92_fu_10585_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_98_fu_10596_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_39_fu_10599_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_33_fu_10609_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_101_fu_10620_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_100_fu_10616_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_24_fu_10624_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_72_fu_10605_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_94_fu_10630_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_81_fu_14905_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_200_fu_10651_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_201_fu_10662_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_202_fu_10680_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_203_fu_10691_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_59_fu_10330_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_21_fu_10062_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_60_fu_10340_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_fu_10065_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln172_66_fu_10212_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_67_fu_10481_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_62_fu_10391_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_2_fu_10115_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln172_54_fu_10727_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_13_fu_10145_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_56_fu_10737_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_133_fu_10733_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_60_fu_10219_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_68_fu_10519_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_68_fu_10748_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_52_fu_10311_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_47_fu_10222_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_71_fu_10592_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_86_fu_10760_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_53_fu_10314_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_84_fu_10412_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_37_fu_10119_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_86_fu_10425_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_49_fu_10297_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_73_fu_10637_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_65_fu_10438_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_3_fu_10122_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln172_71_fu_10305_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_158_fu_10648_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_88_fu_10448_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_7_fu_10139_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_85_fu_14932_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_90_fu_14963_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_91_fu_14970_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_92_fu_14977_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_44_fu_10807_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_66_fu_10825_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_14_fu_10932_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_50_fu_10813_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_161_fu_10909_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_83_fu_14918_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_45_fu_10810_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_91_fu_10828_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_32_fu_10949_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_51_fu_10816_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_123_fu_10964_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_121_fu_10961_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_126_fu_10973_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_39_fu_10967_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln172_162_fu_10919_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_84_fu_14925_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_130_fu_10987_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_71_fu_10819_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_79_fu_10929_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_74_fu_10865_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_153_fu_11005_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln172_141_fu_11002_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_181_fu_11014_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_58_fu_10822_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_223_fu_11035_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_105_fu_11029_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_107_fu_11042_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln172_40_fu_11046_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln172_34_fu_11056_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_108_fu_11063_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_106_fu_11032_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_25_fu_11067_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_76_fu_11052_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_102_fu_11073_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_94_fu_14990_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_35_fu_11107_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_111_fu_11114_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_26_fu_11118_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_36_fu_11128_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_81_fu_11124_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_112_fu_11135_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln172_37_fu_11145_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln172_38_fu_11156_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_114_fu_11163_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_113_fu_11152_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_28_fu_11167_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln172_82_fu_11173_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_27_fu_11139_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_95_fu_14997_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_204_fu_11194_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_205_fu_11205_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_206_fu_11273_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_207_fu_11284_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_208_fu_11313_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_209_fu_11324_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln172_78_fu_11084_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_103_fu_11023_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_13_fu_11342_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_119_fu_11356_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_118_fu_11353_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_131_fu_11368_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_129_fu_11365_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_141_fu_11380_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_140_fu_11377_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln172_93_fu_14984_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_75_fu_11026_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_80_fu_11104_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_110_fu_11177_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_77_fu_11080_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_83_fu_11191_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_39_fu_11451_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_40_fu_11462_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_118_fu_11469_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_117_fu_11458_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln172_8_fu_11477_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_119_fu_11473_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_116_fu_11448_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln172_29_fu_11487_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln172_84_fu_11493_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_120_fu_11483_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln172_41_fu_11504_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_121_fu_11511_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_30_fu_11515_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_113_fu_11521_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_123_fu_11532_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln172_31_fu_11535_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln172_87_fu_11541_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_114_fu_11545_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_108_fu_15067_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_109_fu_15074_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_111_fu_15088_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_112_fu_15095_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_113_fu_15102_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_114_fu_15109_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_115_fu_15116_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_31_fu_11424_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_106_fu_11667_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_102_fu_11600_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_86_fu_11528_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_103_fu_11610_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_88_fu_11551_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_110_fu_15081_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_89_fu_11555_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_104_fu_11627_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_90_fu_11558_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_151_fu_11702_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_150_fu_11699_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln172_136_fu_11637_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_91_fu_11561_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln172_48_fu_11720_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_148_fu_11727_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln172_37_fu_11731_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln172_49_fu_11741_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_149_fu_11748_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_147_fu_11717_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_38_fu_11752_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln172_169_fu_11737_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln172_105_fu_11647_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_92_fu_11564_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_166_fu_11657_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_163_fu_11567_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_182_fu_11780_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_180_fu_11777_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln172_4_fu_11817_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_8_fu_11824_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_3_fu_11828_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_5_fu_11838_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln172_6_fu_11849_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_10_fu_11856_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_5_fu_11834_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_8_fu_11860_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_9_fu_11845_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_4_fu_11867_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_16_fu_11877_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_12_fu_11913_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln172_13_fu_11924_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_36_fu_11931_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_8_fu_11935_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_42_fu_11941_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_27_fu_11948_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_35_fu_11920_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_9_fu_11952_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln172_15_fu_11977_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_45_fu_11974_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_49_fu_11984_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln172_10_fu_11988_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_16_fu_11998_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_17_fu_12009_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_50_fu_12005_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_51_fu_12016_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_11_fu_12020_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_40_fu_11994_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_61_fu_12026_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_12_fu_12040_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln172_42_fu_12046_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln172_24_fu_12059_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_25_fu_12070_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_73_fu_12077_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln172_72_fu_12066_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln172_15_fu_12081_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_26_fu_12091_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_27_fu_12102_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_75_fu_12109_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_74_fu_12098_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_16_fu_12113_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_54_fu_12087_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_77_fu_12119_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_76_fu_12130_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_77_fu_12134_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln172_7_fu_12138_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln172_28_fu_12148_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln172_79_fu_12155_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln172_17_fu_12159_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln172_56_fu_12165_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln172_78_fu_12144_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln172_78_fu_12169_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_42_fu_12189_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln172_126_fu_12196_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln172_32_fu_12200_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln172_43_fu_12210_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln172_127_fu_12217_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln172_95_fu_12206_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln172_122_fu_12221_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_44_fu_12235_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln172_45_fu_12246_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln172_46_fu_12257_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_130_fu_12253_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_131_fu_12264_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln172_33_fu_12268_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_129_fu_12242_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_124_fu_12274_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_132_fu_12285_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln172_9_fu_12289_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln172_34_fu_12299_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_133_fu_12295_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln172_125_fu_12305_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_100_fu_12319_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln172_127_fu_12323_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_15142_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_110_fu_12343_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_11_fu_11882_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_114_fu_12355_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_35_fu_11971_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_24_fu_12358_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_113_fu_12352_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_94_fu_12186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_117_fu_12376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_28_fu_12370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_120_fu_12385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_30_fu_12379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_127_fu_12394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_35_fu_12388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_96_fu_12228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_128_fu_12416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_46_fu_12410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_128_fu_12232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_139_fu_12431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_64_fu_12425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_15122_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_15129_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_144_fu_12443_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_17_fu_11886_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_74_fu_12446_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_145_fu_12452_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_143_fu_12440_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_75_fu_12456_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln172_119_fu_15184_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_97_fu_12281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_149_fu_12483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_82_fu_12477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_143_fu_11965_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_169_fu_12474_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln172_47_fu_12498_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_144_fu_12505_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln172_36_fu_12509_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln172_159_fu_12515_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln172_141_fu_12519_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln172_98_fu_12312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_161_fu_12535_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_100_fu_12529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_15164_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln172_145_fu_12547_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_55_fu_12126_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_105_fu_12550_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_163_fu_12556_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_162_fu_12544_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_15150_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_41_fu_12033_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_114_fu_12569_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_114_fu_12569_p2 : signal is "no";
    signal sext_ln172_167_fu_12574_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln172_146_fu_12566_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_99_fu_12316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_171_fu_12593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_118_fu_12587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_57_fu_12176_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_123_fu_12605_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_172_fu_12602_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_17_fu_11903_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_30_fu_11962_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_15157_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln172_52_fu_12037_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln172_132_fu_12622_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln172_132_fu_12622_p2 : signal is "no";
    signal sext_ln172_177_fu_12627_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_130_fu_12616_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln172_121_fu_15191_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln172_101_fu_12329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_151_fu_12653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_136_fu_12647_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_34_fu_11968_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_150_fu_12644_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_93_fu_12684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_107_fu_12693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_10_fu_12687_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_108_fu_12702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_12_fu_12696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_111_fu_12714_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_109_fu_12711_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_21_fu_12717_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_115_fu_12727_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_112_fu_12723_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln172_26_fu_12730_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_116_fu_12736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_17_fu_12705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_32_fu_12672_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln172_140_fu_12746_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_59_fu_12755_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_37_fu_12675_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_60_fu_12761_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_136_fu_12767_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_135_fu_12752_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_61_fu_12771_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_134_fu_12749_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_142_fu_12783_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_148_fu_12791_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_71_fu_12786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln172_142_fu_12806_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_39_fu_12678_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_96_fu_12809_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_156_fu_12815_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_155_fu_12803_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_97_fu_12819_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_157_fu_12825_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_154_fu_12800_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_164_fu_12835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_166_fu_12846_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_165_fu_12843_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_111_fu_12849_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_116_fu_12855_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_168_fu_12860_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_107_fu_12838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_15198_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln172_175_fu_12873_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_174_fu_12870_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_129_fu_12876_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_178_fu_12886_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_176_fu_12882_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln172_184_fu_12895_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln172_43_fu_12681_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_151_fu_12906_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_186_fu_12903_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln172_152_fu_12911_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln172_187_fu_12917_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln172_148_fu_12898_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln182_1_fu_12927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_3_fu_12938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln172_132_fu_12951_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_137_fu_12959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_53_fu_12954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_152_fu_12968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_158_fu_12976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_89_fu_12971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_173_fu_12985_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_179_fu_12993_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_125_fu_12988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_183_fu_13002_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln172_188_fu_13010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln172_143_fu_13005_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln182_fu_13019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_2_fu_13030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_4_fu_13043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_6_fu_13054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln253_fu_13076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln253_1_fu_13082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_5_fu_13094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_7_fu_13105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln189_fu_13169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln193_fu_13181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln194_fu_13186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln221_fu_13226_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln225_fu_13237_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln226_fu_13243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_13231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln226_fu_13249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln227_fu_13257_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln230_fu_13299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln231_fu_13304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_fu_13362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_fu_13368_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_fu_13378_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_1_fu_13390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_1_fu_13396_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_1_fu_13406_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_2_fu_13418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_2_fu_13424_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_2_fu_13434_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_3_fu_13446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_3_fu_13452_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_3_fu_13462_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_4_fu_13474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_4_fu_13480_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_4_fu_13490_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_5_fu_13502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_5_fu_13508_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_5_fu_13518_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_6_fu_13530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_6_fu_13536_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_6_fu_13546_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_7_fu_13558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_7_fu_13564_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_7_fu_13574_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_8_fu_13586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_8_fu_13592_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_8_fu_13602_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_9_fu_13614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_9_fu_13620_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_9_fu_13630_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_10_fu_13642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_s_fu_13648_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_10_fu_13658_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_11_fu_13670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_10_fu_13676_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_11_fu_13686_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_12_fu_13698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_11_fu_13704_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_12_fu_13714_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_13_fu_13726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_12_fu_13732_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_13_fu_13742_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_14_fu_13754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_13_fu_13760_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_14_fu_13770_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln247_15_fu_13782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_14_fu_13788_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln247_15_fu_13798_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln247_14_fu_13778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_13_fu_13750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_12_fu_13722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_11_fu_13694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_10_fu_13666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_9_fu_13638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_8_fu_13610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_7_fu_13582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_6_fu_13554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_5_fu_13526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_4_fu_13498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_3_fu_13470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_2_fu_13442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_1_fu_13414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln247_fu_13386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_13806_p17 : STD_LOGIC_VECTOR (502 downto 0);
    signal grp_fu_13949_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13957_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13965_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13973_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13981_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13989_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_13997_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14005_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14013_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14021_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14029_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14037_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14044_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14051_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14058_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14065_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_14072_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14072_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14079_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14079_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14079_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14086_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14086_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14086_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14094_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14094_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14101_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14109_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14109_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14117_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14117_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14117_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14125_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14125_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14125_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14133_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14133_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14141_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14141_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14141_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14149_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14149_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14149_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14157_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14157_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14165_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14165_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_14174_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14174_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14174_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14182_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14182_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14182_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14191_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14191_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14200_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14207_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14207_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14215_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14215_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14224_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14224_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14233_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14241_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14241_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14249_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14249_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14258_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14267_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14267_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14275_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_14283_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14283_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14290_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14290_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14299_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14299_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14306_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14306_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14306_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_14315_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14315_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14324_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14324_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14333_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14333_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14341_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14341_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14349_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14356_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14356_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14365_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14365_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14373_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14373_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14382_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14382_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14390_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_14390_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14399_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14399_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14407_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14407_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14416_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14416_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14424_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14424_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14435_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_14435_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_fu_14443_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_fu_14443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_18_fu_8790_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_1_fu_14449_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_1_fu_14449_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_3_fu_14455_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_3_fu_14455_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_4_fu_14461_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_4_fu_14461_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_5_fu_14467_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_5_fu_14467_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_6_fu_14473_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_6_fu_14473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_14_fu_14479_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_14_fu_14479_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_15_fu_14485_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_15_fu_14485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_16_fu_14491_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_16_fu_14491_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_45_fu_14497_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_45_fu_14497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_47_fu_14503_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_47_fu_14503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_7_fu_14509_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_7_fu_14509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_7_fu_8945_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_8_fu_14515_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_8_fu_14515_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_10_fu_14521_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_10_fu_14521_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_11_fu_8956_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_11_fu_14527_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_11_fu_14527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_12_fu_14533_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_12_fu_14533_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_13_fu_14539_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_13_fu_14539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_17_fu_14545_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_17_fu_14545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_53_fu_14551_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_53_fu_14551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_116_fu_14557_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_116_fu_14557_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_168_fu_9104_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_118_fu_14563_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_118_fu_14563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_120_fu_14569_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_120_fu_14569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_18_fu_14575_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_18_fu_14575_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_19_fu_14580_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_19_fu_14580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_21_fu_14585_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_21_fu_14585_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_22_fu_14590_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_22_fu_14590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_23_fu_14596_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_23_fu_14596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_85_fu_9182_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_25_fu_14602_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_25_fu_14602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_26_fu_14608_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_26_fu_14608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_27_fu_14614_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_27_fu_14614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_28_fu_14620_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_28_fu_14620_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_30_fu_14626_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_30_fu_14626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_31_fu_14633_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_31_fu_14633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_32_fu_14640_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_32_fu_14640_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_33_fu_14646_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_33_fu_14646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_31_fu_9471_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_34_fu_14652_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_34_fu_14652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_35_fu_14658_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_35_fu_14658_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_36_fu_14665_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_36_fu_14665_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_37_fu_14671_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_37_fu_14671_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_38_fu_14678_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_38_fu_14678_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_33_fu_9518_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_39_fu_14685_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_39_fu_14685_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_40_fu_14692_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_40_fu_14692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_41_fu_14699_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_41_fu_14699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_42_fu_14706_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_42_fu_14706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_43_fu_14712_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_43_fu_14712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_44_fu_14718_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_44_fu_14718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_46_fu_14723_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_46_fu_14723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_48_fu_14728_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_48_fu_14728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_51_fu_14734_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_51_fu_14734_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_52_fu_14739_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_52_fu_14739_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_41_fu_9754_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_54_fu_14745_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_54_fu_14745_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_55_fu_14751_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_55_fu_14751_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_47_fu_9771_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_56_fu_14757_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_56_fu_14757_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_57_fu_14762_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_57_fu_14762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_58_fu_14768_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_58_fu_14768_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_59_fu_14774_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_59_fu_14774_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_60_fu_14779_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_60_fu_14779_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_61_fu_14784_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_61_fu_14784_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_59_fu_9915_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_62_fu_14790_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_62_fu_14790_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_63_fu_14795_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_63_fu_14795_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_64_fu_14801_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_64_fu_14801_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_69_fu_9961_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_65_fu_14807_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_65_fu_14807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_66_fu_14813_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_66_fu_14813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_67_fu_14819_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_67_fu_14819_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_70_fu_9979_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_68_fu_14825_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_68_fu_14825_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_69_fu_14831_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_69_fu_14831_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_70_fu_14837_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_70_fu_14837_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_80_fu_10324_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_71_fu_14844_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_71_fu_14844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_72_fu_14851_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_72_fu_14851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_73_fu_14858_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_73_fu_14858_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_74_fu_14865_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_74_fu_14865_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_155_fu_10422_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_75_fu_14872_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_75_fu_14872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_76_fu_14879_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_76_fu_14879_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_77_fu_14886_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_77_fu_14886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_78_fu_14892_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_78_fu_14892_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_79_fu_14898_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_79_fu_14898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_81_fu_14905_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_81_fu_14905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_82_fu_14912_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_82_fu_14912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_159_fu_10841_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_83_fu_14918_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_83_fu_14918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_102_fu_10838_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_84_fu_14925_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_84_fu_14925_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_85_fu_14932_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_85_fu_14932_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_86_fu_14939_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_86_fu_14939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_87_fu_14945_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_87_fu_14945_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_88_fu_14951_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_88_fu_14951_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_89_fu_14957_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_89_fu_14957_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_90_fu_14963_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_90_fu_14963_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_91_fu_14970_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_91_fu_14970_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_92_fu_14977_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_92_fu_14977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_93_fu_14984_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_93_fu_14984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_94_fu_14990_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln172_94_fu_14990_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_95_fu_14997_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_95_fu_14997_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_96_fu_15003_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_96_fu_15003_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_122_fu_11223_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_97_fu_15009_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_97_fu_15009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_98_fu_15015_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_98_fu_15015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_124_fu_11241_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_99_fu_15021_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_99_fu_15021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_100_fu_15027_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_100_fu_15027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_101_fu_15033_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_101_fu_15033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_102_fu_15039_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_102_fu_15039_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_103_fu_15045_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_103_fu_15045_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_104_fu_15051_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_104_fu_15051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_105_fu_15057_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_105_fu_15057_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_106_fu_15062_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_106_fu_15062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_108_fu_15067_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_108_fu_15067_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_109_fu_15074_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln172_109_fu_15074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_165_fu_11590_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_110_fu_15081_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_110_fu_15081_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_111_fu_15088_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_111_fu_15088_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_112_fu_15095_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_112_fu_15095_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_113_fu_15102_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_113_fu_15102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_114_fu_15109_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_114_fu_15109_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_115_fu_15116_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_115_fu_15116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15122_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15129_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15135_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15135_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15142_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15150_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15150_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15157_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15157_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15164_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15164_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_15171_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_117_fu_15178_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_117_fu_15178_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_167_fu_12340_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_119_fu_15184_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_119_fu_15184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln172_121_fu_15191_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln172_121_fu_15191_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_15198_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_15198_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_14079_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14086_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14094_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14101_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14109_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14117_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14125_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14133_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14141_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14141_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14149_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14149_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14157_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14165_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14174_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14182_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14182_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14191_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14191_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14200_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14207_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14224_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14233_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14241_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14249_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14258_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14267_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14275_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14290_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14306_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14306_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14315_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14315_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14324_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14333_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14356_p20 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14365_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14373_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14382_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14390_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14407_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14424_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14424_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_15135_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_15142_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_15164_p20 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_15171_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_100_fu_15027_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_101_fu_15033_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_102_fu_15039_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_103_fu_15045_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_104_fu_15051_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_104_fu_15051_p10 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_105_fu_15057_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_108_fu_15067_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_109_fu_15074_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_10_fu_14521_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_110_fu_15081_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_111_fu_15088_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_112_fu_15095_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_113_fu_15102_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_114_fu_15109_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_115_fu_15116_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_116_fu_14557_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_117_fu_15178_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_118_fu_14563_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_118_fu_14563_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_119_fu_15184_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_11_fu_14527_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_121_fu_15191_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_12_fu_14533_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_15_fu_14485_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_16_fu_14491_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_17_fu_14545_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_17_fu_14545_p10 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_18_fu_14575_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_19_fu_14580_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_1_fu_14449_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_21_fu_14585_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_22_fu_14590_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_23_fu_14596_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_26_fu_14608_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_26_fu_14608_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_28_fu_14620_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_30_fu_14626_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_31_fu_14633_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_33_fu_14646_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_35_fu_14658_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_36_fu_14665_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_37_fu_14671_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_38_fu_14678_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_39_fu_14685_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_3_fu_14455_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_40_fu_14692_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_41_fu_14699_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_42_fu_14706_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_42_fu_14706_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_43_fu_14712_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_44_fu_14718_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_45_fu_14497_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_46_fu_14723_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_47_fu_14503_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_48_fu_14728_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_48_fu_14728_p10 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_4_fu_14461_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_51_fu_14734_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_52_fu_14739_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_53_fu_14551_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_54_fu_14745_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_55_fu_14751_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_56_fu_14757_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_58_fu_14768_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_58_fu_14768_p10 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_59_fu_14774_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_5_fu_14467_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_60_fu_14779_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_61_fu_14784_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_64_fu_14801_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_65_fu_14807_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_66_fu_14813_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_67_fu_14819_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_68_fu_14825_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_69_fu_14831_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_70_fu_14837_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_71_fu_14844_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_73_fu_14858_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_73_fu_14858_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_74_fu_14865_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_75_fu_14872_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_75_fu_14872_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_76_fu_14879_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln172_77_fu_14886_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_77_fu_14886_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_78_fu_14892_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_78_fu_14892_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_79_fu_14898_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_7_fu_14509_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_81_fu_14905_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_82_fu_14912_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_83_fu_14918_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_84_fu_14925_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_85_fu_14932_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_86_fu_14939_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_87_fu_14945_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_88_fu_14951_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_89_fu_14957_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_8_fu_14515_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_90_fu_14963_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_91_fu_14970_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_92_fu_14977_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_93_fu_14984_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_94_fu_14990_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_94_fu_14990_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln172_95_fu_14997_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_97_fu_15009_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln172_98_fu_15015_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_99_fu_15021_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln172_fu_14443_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln98_12_fu_6153_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln98_1_fu_6071_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_27_fu_6250_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_28_fu_6271_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_32_fu_6336_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_3_fu_6081_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln98_5_fu_6091_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_fu_6065_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_1409 : BOOLEAN;
    signal ap_condition_10658 : BOOLEAN;
    signal ap_condition_10661 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mux_63_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_24Rg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_mac_muladd_8nShg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_mul_sub_8Thq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7sVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8sWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7nYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_6sZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_8s0iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_8n1iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_6s2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5s3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7s4jc IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_6s5jm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7n6jw IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7n7jG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7n8jQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8n9j0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7sbak IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nbbk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7sbck IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_7sbdk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_6sbek IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7sbfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_6nbgk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8nbhl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8nbil IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_8nbjl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8nbkl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nbll IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7sbml IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_8nbnm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component cnn_mac_muladd_7sbom IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_7nbpm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7nbqm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mac_muladd_5sbrm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_6nbsm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_7sbtn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_ama_addmuladdbun IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component cnn_mac_muladd_7sbvn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mul_mul_8s_16bwn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component cnn_mul_mul_8s_16bxn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mul_mul_8ns_1byn IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mul_mul_7s_16bzo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component cnn_mul_mul_7s_16bAo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component cnn_mul_mul_6s_16bBo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component cnn_mul_mul_6ns_1bCo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component cnn_mul_mul_8ns_1bDo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component cnn_mul_mul_7ns_1bEo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component cnn_mul_mul_6s_16bFp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component cnn_mac_muladd_8sbGp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mac_muladd_8sbHp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mac_muladd_8sbIp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mac_muladd_8sbJp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_mac_muladd_8sbKp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_l2_maxes IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 16,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    l2_maxes_U : component kernel_l2_maxes
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_maxes_address0,
        ce0 => l2_maxes_ce0,
        we0 => l2_maxes_we0,
        d0 => l2_maxes_d0,
        q0 => l2_maxes_q0,
        address1 => l2_maxes_address1,
        ce1 => l2_maxes_ce1,
        we1 => l2_maxes_we1,
        d1 => l2_maxes_d1,
        q1 => l2_maxes_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln85_reg_15947,
        dout => grp_fu_4405_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln85_reg_15947,
        dout => grp_fu_4422_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4439,
        din1 => reg_4443,
        din2 => reg_4447,
        din3 => reg_4451,
        din4 => reg_4455,
        din5 => reg_4459,
        din6 => select_ln85_1_reg_16164,
        dout => grp_fu_4487_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4463,
        din1 => reg_4467,
        din2 => reg_4471,
        din3 => reg_4475,
        din4 => reg_4479,
        din5 => reg_4483,
        din6 => select_ln85_1_reg_16164,
        dout => grp_fu_4504_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln85_reg_15947,
        dout => tmp_2_fu_6040_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_16303,
        din1 => l1_stripes_1_1_load_1_reg_16310,
        din2 => l1_stripes_1_2_load_1_reg_16317,
        din3 => l1_stripes_1_3_load_1_reg_16324,
        din4 => l1_stripes_1_4_load_1_reg_16331,
        din5 => l1_stripes_1_5_load_1_reg_16338,
        din6 => select_ln85_reg_15947,
        dout => tmp_25_fu_6097_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_16345,
        din1 => l1_stripes_2_1_load_1_reg_16352,
        din2 => l1_stripes_2_2_load_1_reg_16359,
        din3 => l1_stripes_2_3_load_1_reg_16366,
        din4 => l1_stripes_2_4_load_1_reg_16373,
        din5 => l1_stripes_2_5_load_1_reg_16380,
        din6 => select_ln85_reg_15947,
        dout => tmp_31_fu_6112_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_16387,
        din1 => l1_stripes_0_1_load_2_reg_16394,
        din2 => l1_stripes_0_2_load_2_reg_16401,
        din3 => l1_stripes_0_3_load_2_reg_16408,
        din4 => l1_stripes_0_4_load_2_reg_16415,
        din5 => l1_stripes_0_5_load_2_reg_16422,
        din6 => select_ln85_reg_15947,
        dout => tmp_37_fu_6171_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_16225,
        din1 => l1_stripes_2_1_load_reg_16231,
        din2 => l1_stripes_2_2_load_reg_16237,
        din3 => l1_stripes_2_3_load_reg_16243,
        din4 => l1_stripes_2_4_load_reg_16249,
        din5 => l1_stripes_2_5_load_reg_16255,
        din6 => select_ln85_1_reg_16164,
        dout => tmp_67_fu_6220_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_16303,
        din1 => l1_stripes_1_1_load_1_reg_16310,
        din2 => l1_stripes_1_2_load_1_reg_16317,
        din3 => l1_stripes_1_3_load_1_reg_16324,
        din4 => l1_stripes_1_4_load_1_reg_16331,
        din5 => l1_stripes_1_5_load_1_reg_16338,
        din6 => select_ln85_1_reg_16164,
        dout => tmp_79_fu_6235_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_16387,
        din1 => l1_stripes_0_1_load_2_reg_16394,
        din2 => l1_stripes_0_2_load_2_reg_16401,
        din3 => l1_stripes_0_3_load_2_reg_16408,
        din4 => l1_stripes_0_4_load_2_reg_16415,
        din5 => l1_stripes_0_5_load_2_reg_16422,
        din6 => select_ln85_1_reg_16164,
        dout => tmp_91_fu_6256_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln85_1_reg_16164,
        dout => tmp_103_fu_6315_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4439,
        din1 => reg_4443,
        din2 => reg_4447,
        din3 => reg_4451,
        din4 => reg_4455,
        din5 => reg_4459,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_109_fu_6342_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4463,
        din1 => reg_4467,
        din2 => reg_4471,
        din3 => reg_4475,
        din4 => reg_4479,
        din5 => reg_4483,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_115_fu_6407_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_16225,
        din1 => l1_stripes_2_1_load_reg_16231,
        din2 => l1_stripes_2_2_load_reg_16237,
        din3 => l1_stripes_2_3_load_reg_16243,
        din4 => l1_stripes_2_4_load_reg_16249,
        din5 => l1_stripes_2_5_load_reg_16255,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_121_fu_6428_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_127_fu_6475_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_16303,
        din1 => l1_stripes_1_1_load_1_reg_16310,
        din2 => l1_stripes_1_2_load_1_reg_16317,
        din3 => l1_stripes_1_3_load_1_reg_16324,
        din4 => l1_stripes_1_4_load_1_reg_16331,
        din5 => l1_stripes_1_5_load_1_reg_16338,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_133_fu_6504_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_16387,
        din1 => l1_stripes_0_1_load_2_reg_16394,
        din2 => l1_stripes_0_2_load_2_reg_16401,
        din3 => l1_stripes_0_3_load_2_reg_16408,
        din4 => l1_stripes_0_4_load_2_reg_16415,
        din5 => l1_stripes_0_5_load_2_reg_16422,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_145_fu_6563_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_151_fu_6578_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_157_fu_6607_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_4439,
        din1 => reg_4443,
        din2 => reg_4447,
        din3 => reg_4451,
        din4 => reg_4455,
        din5 => reg_4459,
        din6 => select_ln85_reg_15947,
        dout => tmp_19_fu_6695_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_16345,
        din1 => l1_stripes_2_1_load_1_reg_16352,
        din2 => l1_stripes_2_2_load_1_reg_16359,
        din3 => l1_stripes_2_3_load_1_reg_16366,
        din4 => l1_stripes_2_4_load_1_reg_16373,
        din5 => l1_stripes_2_5_load_1_reg_16380,
        din6 => select_ln85_1_reg_16164,
        dout => tmp_85_fu_6914_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_16345,
        din1 => l1_stripes_2_1_load_1_reg_16352,
        din2 => l1_stripes_2_2_load_1_reg_16359,
        din3 => l1_stripes_2_3_load_1_reg_16366,
        din4 => l1_stripes_2_4_load_1_reg_16373,
        din5 => l1_stripes_2_5_load_1_reg_16380,
        din6 => select_ln85_2_reg_16175,
        dout => tmp_139_fu_7039_p8);

    cnn_mux_63_16_1_1_U24 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_reg_17454,
        din1 => l2_stripes_2_1_load_reg_17461,
        din2 => l2_stripes_2_2_load_reg_17468,
        din3 => l2_stripes_2_3_load_reg_17475,
        din4 => l2_stripes_2_4_load_reg_17482,
        din5 => l2_stripes_2_5_load_reg_17489,
        din6 => select_ln162_reg_17438,
        dout => tmp_176_fu_8757_p8);

    cnn_mux_63_16_1_1_U25 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_reg_17213,
        din1 => l2_stripes_0_1_load_reg_17220,
        din2 => l2_stripes_0_2_load_reg_17227,
        din3 => l2_stripes_0_3_load_reg_17234,
        din4 => l2_stripes_0_4_load_reg_17241,
        din5 => l2_stripes_0_5_load_reg_17248,
        din6 => select_ln162_reg_17438,
        dout => tmp_177_fu_8768_p8);

    cnn_mux_63_16_1_1_U26 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17568,
        din1 => l2_stripes_2_1_load_1_reg_17575,
        din2 => l2_stripes_2_2_load_1_reg_17582,
        din3 => l2_stripes_2_3_load_1_reg_17589,
        din4 => l2_stripes_2_4_load_1_reg_17596,
        din5 => l2_stripes_2_5_load_1_reg_17603,
        din6 => select_ln162_reg_17438,
        dout => tmp_180_fu_8822_p8);

    cnn_mux_63_16_1_1_U27 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_17315,
        din1 => l2_stripes_0_1_load_1_reg_17322,
        din2 => l2_stripes_0_2_load_1_reg_17329,
        din3 => l2_stripes_0_3_load_1_reg_17336,
        din4 => l2_stripes_0_4_load_1_reg_17343,
        din5 => l2_stripes_0_5_load_1_reg_17350,
        din6 => select_ln162_reg_17438,
        dout => tmp_181_fu_8833_p8);

    cnn_mux_63_16_1_1_U28 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_reg_17454,
        din1 => l2_stripes_2_1_load_reg_17461,
        din2 => l2_stripes_2_2_load_reg_17468,
        din3 => l2_stripes_2_3_load_reg_17475,
        din4 => l2_stripes_2_4_load_reg_17482,
        din5 => l2_stripes_2_5_load_reg_17489,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_188_fu_8869_p8);

    cnn_mux_63_16_1_1_U29 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_reg_17213,
        din1 => l2_stripes_0_1_load_reg_17220,
        din2 => l2_stripes_0_2_load_reg_17227,
        din3 => l2_stripes_0_3_load_reg_17234,
        din4 => l2_stripes_0_4_load_reg_17241,
        din5 => l2_stripes_0_5_load_reg_17248,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_189_fu_8880_p8);

    cnn_mux_63_16_1_1_U30 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_reg_17858,
        din1 => l2_stripes_3_1_load_reg_17865,
        din2 => l2_stripes_3_2_load_reg_17872,
        din3 => l2_stripes_3_3_load_reg_17879,
        din4 => l2_stripes_3_4_load_reg_17886,
        din5 => l2_stripes_3_5_load_reg_17893,
        din6 => select_ln162_reg_17438,
        dout => tmp_178_fu_8916_p8);

    cnn_mux_63_16_1_1_U31 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_reg_17526,
        din1 => l2_stripes_1_1_load_reg_17533,
        din2 => l2_stripes_1_2_load_reg_17540,
        din3 => l2_stripes_1_3_load_reg_17547,
        din4 => l2_stripes_1_4_load_reg_17554,
        din5 => l2_stripes_1_5_load_reg_17561,
        din6 => select_ln162_reg_17438,
        dout => tmp_179_fu_8927_p8);

    cnn_mux_63_16_1_1_U32 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17999,
        din1 => l2_stripes_2_1_load_2_reg_18006,
        din2 => l2_stripes_2_2_load_2_reg_18013,
        din3 => l2_stripes_2_3_load_2_reg_18020,
        din4 => l2_stripes_2_4_load_2_reg_18027,
        din5 => l2_stripes_2_5_load_2_reg_18034,
        din6 => select_ln162_reg_17438,
        dout => tmp_184_fu_9002_p8);

    cnn_mux_63_16_1_1_U33 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_17670,
        din1 => l2_stripes_0_1_load_2_reg_17677,
        din2 => l2_stripes_0_2_load_2_reg_17684,
        din3 => l2_stripes_0_3_load_2_reg_17691,
        din4 => l2_stripes_0_4_load_2_reg_17698,
        din5 => l2_stripes_0_5_load_2_reg_17705,
        din6 => select_ln162_reg_17438,
        dout => tmp_185_fu_9013_p8);

    cnn_mux_63_16_1_1_U34 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_reg_17858,
        din1 => l2_stripes_3_1_load_reg_17865,
        din2 => l2_stripes_3_2_load_reg_17872,
        din3 => l2_stripes_3_3_load_reg_17879,
        din4 => l2_stripes_3_4_load_reg_17886,
        din5 => l2_stripes_3_5_load_reg_17893,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_190_fu_9031_p8);

    cnn_mux_63_16_1_1_U35 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_reg_17526,
        din1 => l2_stripes_1_1_load_reg_17533,
        din2 => l2_stripes_1_2_load_reg_17540,
        din3 => l2_stripes_1_3_load_reg_17547,
        din4 => l2_stripes_1_4_load_reg_17554,
        din5 => l2_stripes_1_5_load_reg_17561,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_191_fu_9042_p8);

    cnn_mux_63_16_1_1_U36 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_18041,
        din1 => l2_stripes_3_1_load_2_reg_18048,
        din2 => l2_stripes_3_2_load_2_reg_18055,
        din3 => l2_stripes_3_3_load_2_reg_18062,
        din4 => l2_stripes_3_4_load_2_reg_18069,
        din5 => l2_stripes_3_5_load_2_reg_18076,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_210_fu_9064_p8);

    cnn_mux_63_16_1_1_U37 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17742,
        din1 => l2_stripes_1_1_load_2_reg_17749,
        din2 => l2_stripes_1_2_load_2_reg_17756,
        din3 => l2_stripes_1_3_load_2_reg_17763,
        din4 => l2_stripes_1_4_load_2_reg_17770,
        din5 => l2_stripes_1_5_load_2_reg_17777,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_211_fu_9075_p8);

    cnn_mux_63_16_1_1_U38 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_18161,
        din1 => l2_stripes_3_1_load_1_reg_18168,
        din2 => l2_stripes_3_2_load_1_reg_18175,
        din3 => l2_stripes_3_3_load_1_reg_18182,
        din4 => l2_stripes_3_4_load_1_reg_18189,
        din5 => l2_stripes_3_5_load_1_reg_18196,
        din6 => select_ln162_reg_17438,
        dout => tmp_182_fu_9149_p8);

    cnn_mux_63_16_1_1_U39 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17957,
        din1 => l2_stripes_1_1_load_1_reg_17964,
        din2 => l2_stripes_1_2_load_1_reg_17971,
        din3 => l2_stripes_1_3_load_1_reg_17978,
        din4 => l2_stripes_1_4_load_1_reg_17985,
        din5 => l2_stripes_1_5_load_1_reg_17992,
        din6 => select_ln162_reg_17438,
        dout => tmp_183_fu_9160_p8);

    cnn_mux_63_16_1_1_U40 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_18041,
        din1 => l2_stripes_3_1_load_2_reg_18048,
        din2 => l2_stripes_3_2_load_2_reg_18055,
        din3 => l2_stripes_3_3_load_2_reg_18062,
        din4 => l2_stripes_3_4_load_2_reg_18069,
        din5 => l2_stripes_3_5_load_2_reg_18076,
        din6 => select_ln162_reg_17438,
        dout => tmp_186_fu_9231_p8);

    cnn_mux_63_16_1_1_U41 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17742,
        din1 => l2_stripes_1_1_load_2_reg_17749,
        din2 => l2_stripes_1_2_load_2_reg_17756,
        din3 => l2_stripes_1_3_load_2_reg_17763,
        din4 => l2_stripes_1_4_load_2_reg_17770,
        din5 => l2_stripes_1_5_load_2_reg_17777,
        din6 => select_ln162_reg_17438,
        dout => tmp_187_fu_9242_p8);

    cnn_mux_63_16_1_1_U42 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17568,
        din1 => l2_stripes_2_1_load_1_reg_17575,
        din2 => l2_stripes_2_2_load_1_reg_17582,
        din3 => l2_stripes_2_3_load_1_reg_17589,
        din4 => l2_stripes_2_4_load_1_reg_17596,
        din5 => l2_stripes_2_5_load_1_reg_17603,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_192_fu_9788_p8);

    cnn_mux_63_16_1_1_U43 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_17315,
        din1 => l2_stripes_0_1_load_1_reg_17322,
        din2 => l2_stripes_0_2_load_1_reg_17329,
        din3 => l2_stripes_0_3_load_1_reg_17336,
        din4 => l2_stripes_0_4_load_1_reg_17343,
        din5 => l2_stripes_0_5_load_1_reg_17350,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_193_fu_9799_p8);

    cnn_mux_63_16_1_1_U44 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_18161,
        din1 => l2_stripes_3_1_load_1_reg_18168,
        din2 => l2_stripes_3_2_load_1_reg_18175,
        din3 => l2_stripes_3_3_load_1_reg_18182,
        din4 => l2_stripes_3_4_load_1_reg_18189,
        din5 => l2_stripes_3_5_load_1_reg_18196,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_194_fu_9932_p8);

    cnn_mux_63_16_1_1_U45 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17957,
        din1 => l2_stripes_1_1_load_1_reg_17964,
        din2 => l2_stripes_1_2_load_1_reg_17971,
        din3 => l2_stripes_1_3_load_1_reg_17978,
        din4 => l2_stripes_1_4_load_1_reg_17985,
        din5 => l2_stripes_1_5_load_1_reg_17992,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_195_fu_9943_p8);

    cnn_mux_63_16_1_1_U46 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17999,
        din1 => l2_stripes_2_1_load_2_reg_18006,
        din2 => l2_stripes_2_2_load_2_reg_18013,
        din3 => l2_stripes_2_3_load_2_reg_18020,
        din4 => l2_stripes_2_4_load_2_reg_18027,
        din5 => l2_stripes_2_5_load_2_reg_18034,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_196_fu_10004_p8);

    cnn_mux_63_16_1_1_U47 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_17670,
        din1 => l2_stripes_0_1_load_2_reg_17677,
        din2 => l2_stripes_0_2_load_2_reg_17684,
        din3 => l2_stripes_0_3_load_2_reg_17691,
        din4 => l2_stripes_0_4_load_2_reg_17698,
        din5 => l2_stripes_0_5_load_2_reg_17705,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_197_fu_10015_p8);

    cnn_mux_63_16_1_1_U48 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_18041,
        din1 => l2_stripes_3_1_load_2_reg_18048,
        din2 => l2_stripes_3_2_load_2_reg_18055,
        din3 => l2_stripes_3_3_load_2_reg_18062,
        din4 => l2_stripes_3_4_load_2_reg_18069,
        din5 => l2_stripes_3_5_load_2_reg_18076,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_198_fu_10033_p8);

    cnn_mux_63_16_1_1_U49 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17742,
        din1 => l2_stripes_1_1_load_2_reg_17749,
        din2 => l2_stripes_1_2_load_2_reg_17756,
        din3 => l2_stripes_1_3_load_2_reg_17763,
        din4 => l2_stripes_1_4_load_2_reg_17770,
        din5 => l2_stripes_1_5_load_2_reg_17777,
        din6 => select_ln162_1_reg_17784,
        dout => tmp_199_fu_10044_p8);

    cnn_mux_63_16_1_1_U50 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_reg_17454,
        din1 => l2_stripes_2_1_load_reg_17461,
        din2 => l2_stripes_2_2_load_reg_17468,
        din3 => l2_stripes_2_3_load_reg_17475,
        din4 => l2_stripes_2_4_load_reg_17482,
        din5 => l2_stripes_2_5_load_reg_17489,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_200_fu_10651_p8);

    cnn_mux_63_16_1_1_U51 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_reg_17213,
        din1 => l2_stripes_0_1_load_reg_17220,
        din2 => l2_stripes_0_2_load_reg_17227,
        din3 => l2_stripes_0_3_load_reg_17234,
        din4 => l2_stripes_0_4_load_reg_17241,
        din5 => l2_stripes_0_5_load_reg_17248,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_201_fu_10662_p8);

    cnn_mux_63_16_1_1_U52 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_reg_17858,
        din1 => l2_stripes_3_1_load_reg_17865,
        din2 => l2_stripes_3_2_load_reg_17872,
        din3 => l2_stripes_3_3_load_reg_17879,
        din4 => l2_stripes_3_4_load_reg_17886,
        din5 => l2_stripes_3_5_load_reg_17893,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_202_fu_10680_p8);

    cnn_mux_63_16_1_1_U53 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_reg_17526,
        din1 => l2_stripes_1_1_load_reg_17533,
        din2 => l2_stripes_1_2_load_reg_17540,
        din3 => l2_stripes_1_3_load_reg_17547,
        din4 => l2_stripes_1_4_load_reg_17554,
        din5 => l2_stripes_1_5_load_reg_17561,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_203_fu_10691_p8);

    cnn_mux_63_16_1_1_U54 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17568,
        din1 => l2_stripes_2_1_load_1_reg_17575,
        din2 => l2_stripes_2_2_load_1_reg_17582,
        din3 => l2_stripes_2_3_load_1_reg_17589,
        din4 => l2_stripes_2_4_load_1_reg_17596,
        din5 => l2_stripes_2_5_load_1_reg_17603,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_204_fu_11194_p8);

    cnn_mux_63_16_1_1_U55 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_17315,
        din1 => l2_stripes_0_1_load_1_reg_17322,
        din2 => l2_stripes_0_2_load_1_reg_17329,
        din3 => l2_stripes_0_3_load_1_reg_17336,
        din4 => l2_stripes_0_4_load_1_reg_17343,
        din5 => l2_stripes_0_5_load_1_reg_17350,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_205_fu_11205_p8);

    cnn_mux_63_16_1_1_U56 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_18161,
        din1 => l2_stripes_3_1_load_1_reg_18168,
        din2 => l2_stripes_3_2_load_1_reg_18175,
        din3 => l2_stripes_3_3_load_1_reg_18182,
        din4 => l2_stripes_3_4_load_1_reg_18189,
        din5 => l2_stripes_3_5_load_1_reg_18196,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_206_fu_11273_p8);

    cnn_mux_63_16_1_1_U57 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_17957,
        din1 => l2_stripes_1_1_load_1_reg_17964,
        din2 => l2_stripes_1_2_load_1_reg_17971,
        din3 => l2_stripes_1_3_load_1_reg_17978,
        din4 => l2_stripes_1_4_load_1_reg_17985,
        din5 => l2_stripes_1_5_load_1_reg_17992,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_207_fu_11284_p8);

    cnn_mux_63_16_1_1_U58 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17999,
        din1 => l2_stripes_2_1_load_2_reg_18006,
        din2 => l2_stripes_2_2_load_2_reg_18013,
        din3 => l2_stripes_2_3_load_2_reg_18020,
        din4 => l2_stripes_2_4_load_2_reg_18027,
        din5 => l2_stripes_2_5_load_2_reg_18034,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_208_fu_11313_p8);

    cnn_mux_63_16_1_1_U59 : component cnn_mux_63_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_17670,
        din1 => l2_stripes_0_1_load_2_reg_17677,
        din2 => l2_stripes_0_2_load_2_reg_17684,
        din3 => l2_stripes_0_3_load_2_reg_17691,
        din4 => l2_stripes_0_4_load_2_reg_17698,
        din5 => l2_stripes_0_5_load_2_reg_17705,
        din6 => select_ln162_2_reg_17800,
        dout => tmp_209_fu_11324_p8);

    cnn_mac_muladd_24Rg6_U60 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13949_p0,
        din1 => trunc_ln681_1_fu_4800_p1,
        din2 => l3_outputs_0,
        dout => grp_fu_13949_p3);

    cnn_mac_muladd_24Rg6_U61 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13957_p0,
        din1 => p_Result_1_1_fu_4808_p4,
        din2 => l3_outputs_1,
        dout => grp_fu_13957_p3);

    cnn_mac_muladd_24Rg6_U62 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13965_p0,
        din1 => p_Result_1_2_fu_4822_p4,
        din2 => l3_outputs_2,
        dout => grp_fu_13965_p3);

    cnn_mac_muladd_24Rg6_U63 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13973_p0,
        din1 => p_Result_1_3_fu_4836_p4,
        din2 => l3_outputs_3,
        dout => grp_fu_13973_p3);

    cnn_mac_muladd_24Rg6_U64 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13981_p0,
        din1 => p_Result_1_4_fu_4850_p4,
        din2 => l3_outputs_4,
        dout => grp_fu_13981_p3);

    cnn_mac_muladd_24Rg6_U65 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13989_p0,
        din1 => p_Result_1_5_fu_4864_p4,
        din2 => l3_outputs_5,
        dout => grp_fu_13989_p3);

    cnn_mac_muladd_24Rg6_U66 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_13997_p0,
        din1 => p_Result_1_6_fu_4878_p4,
        din2 => l3_outputs_6,
        dout => grp_fu_13997_p3);

    cnn_mac_muladd_24Rg6_U67 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14005_p0,
        din1 => p_Result_1_7_fu_4892_p4,
        din2 => l3_outputs_7,
        dout => grp_fu_14005_p3);

    cnn_mac_muladd_24Rg6_U68 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14013_p0,
        din1 => p_Result_1_8_fu_4906_p4,
        din2 => l3_outputs_8,
        dout => grp_fu_14013_p3);

    cnn_mac_muladd_24Rg6_U69 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14021_p0,
        din1 => p_Result_1_9_fu_4920_p4,
        din2 => l3_outputs_9,
        dout => grp_fu_14021_p3);

    cnn_mac_muladd_24Rg6_U70 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14029_p0,
        din1 => p_Result_1_s_fu_4934_p4,
        din2 => l3_outputs_10,
        dout => grp_fu_14029_p3);

    cnn_mac_muladd_24Rg6_U71 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14037_p0,
        din1 => p_Result_1_10_reg_15615,
        din2 => l3_outputs_11,
        dout => grp_fu_14037_p3);

    cnn_mac_muladd_24Rg6_U72 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14044_p0,
        din1 => p_Result_1_11_reg_15620,
        din2 => l3_outputs_12,
        dout => grp_fu_14044_p3);

    cnn_mac_muladd_24Rg6_U73 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14051_p0,
        din1 => p_Result_1_12_reg_15625,
        din2 => l3_outputs_13,
        dout => grp_fu_14051_p3);

    cnn_mac_muladd_24Rg6_U74 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14058_p0,
        din1 => p_Result_1_13_reg_15630,
        din2 => l3_outputs_14,
        dout => grp_fu_14058_p3);

    cnn_mac_muladd_24Rg6_U75 : component cnn_mac_muladd_24Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_14065_p0,
        din1 => p_Result_1_14_reg_15635,
        din2 => l3_outputs_15,
        dout => grp_fu_14065_p3);

    cnn_mac_muladd_8nShg_U76 : component cnn_mac_muladd_8nShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14072_p0,
        din1 => grp_fu_14072_p1,
        din2 => sub_ln98_36_fu_6143_p2,
        dout => grp_fu_14072_p3);

    cnn_mac_mul_sub_8Thq_U77 : component cnn_mac_mul_sub_8Thq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14079_p0,
        din1 => grp_fu_14079_p1,
        din2 => grp_fu_14079_p2,
        dout => grp_fu_14079_p3);

    cnn_mac_muladd_7nUhA_U78 : component cnn_mac_muladd_7nUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14086_p0,
        din1 => grp_fu_14086_p1,
        din2 => grp_fu_14086_p2,
        dout => grp_fu_14086_p3);

    cnn_mac_muladd_7sVhK_U79 : component cnn_mac_muladd_7sVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14094_p0,
        din1 => grp_fu_14094_p1,
        din2 => mul_ln98_reg_16203,
        dout => grp_fu_14094_p3);

    cnn_mac_muladd_8sWhU_U80 : component cnn_mac_muladd_8sWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14101_p0,
        din1 => grp_fu_14101_p1,
        din2 => sub_ln98_19_fu_6305_p2,
        dout => grp_fu_14101_p3);

    cnn_mac_muladd_7nXh4_U81 : component cnn_mac_muladd_7nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14109_p0,
        din1 => grp_fu_14109_p1,
        din2 => sub_ln98_26_fu_6465_p2,
        dout => grp_fu_14109_p3);

    cnn_mac_muladd_7nYie_U82 : component cnn_mac_muladd_7nYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14117_p0,
        din1 => grp_fu_14117_p1,
        din2 => grp_fu_14117_p2,
        dout => grp_fu_14117_p3);

    cnn_mac_muladd_6sZio_U83 : component cnn_mac_muladd_6sZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14125_p0,
        din1 => grp_fu_14125_p1,
        din2 => grp_fu_14125_p2,
        dout => grp_fu_14125_p3);

    cnn_mac_muladd_8s0iy_U84 : component cnn_mac_muladd_8s0iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14133_p0,
        din1 => grp_fu_14133_p1,
        din2 => sub_ln98_30_fu_6553_p2,
        dout => grp_fu_14133_p3);

    cnn_mac_muladd_8n1iI_U85 : component cnn_mac_muladd_8n1iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14141_p0,
        din1 => grp_fu_14141_p1,
        din2 => grp_fu_14141_p2,
        dout => grp_fu_14141_p3);

    cnn_mac_muladd_6s2iS_U86 : component cnn_mac_muladd_6s2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14149_p0,
        din1 => grp_fu_14149_p1,
        din2 => grp_fu_14149_p2,
        dout => grp_fu_14149_p3);

    cnn_mac_muladd_5s3i2_U87 : component cnn_mac_muladd_5s3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14157_p0,
        din1 => grp_fu_14157_p1,
        din2 => mul_ln98_3_reg_16220,
        dout => grp_fu_14157_p3);

    cnn_mac_muladd_7s4jc_U88 : component cnn_mac_muladd_7s4jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14165_p0,
        din1 => grp_fu_14165_p1,
        din2 => grp_fu_14165_p2,
        dout => grp_fu_14165_p3);

    cnn_mac_muladd_6s5jm_U89 : component cnn_mac_muladd_6s5jm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14174_p0,
        din1 => grp_fu_14174_p1,
        din2 => grp_fu_14174_p2,
        dout => grp_fu_14174_p3);

    cnn_mac_muladd_7n6jw_U90 : component cnn_mac_muladd_7n6jw
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14182_p0,
        din1 => grp_fu_14182_p1,
        din2 => grp_fu_14182_p2,
        dout => grp_fu_14182_p3);

    cnn_mac_muladd_7n7jG_U91 : component cnn_mac_muladd_7n7jG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14191_p0,
        din1 => grp_fu_14191_p1,
        din2 => grp_fu_14191_p2,
        dout => grp_fu_14191_p3);

    cnn_mac_muladd_7nYie_U92 : component cnn_mac_muladd_7nYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14200_p0,
        din1 => grp_fu_14200_p1,
        din2 => mul_ln98_27_reg_16565,
        dout => grp_fu_14200_p3);

    cnn_mac_muladd_7sVhK_U93 : component cnn_mac_muladd_7sVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14207_p0,
        din1 => grp_fu_14207_p1,
        din2 => grp_fu_14207_p2,
        dout => grp_fu_14207_p3);

    cnn_mac_muladd_7n8jQ_U94 : component cnn_mac_muladd_7n8jQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14215_p0,
        din1 => grp_fu_14215_p1,
        din2 => sub_ln98_31_fu_7029_p2,
        dout => grp_fu_14215_p3);

    cnn_mac_muladd_8n9j0_U95 : component cnn_mac_muladd_8n9j0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14224_p0,
        din1 => grp_fu_14224_p1,
        din2 => mul_ln98_32_reg_16592,
        dout => grp_fu_14224_p3);

    cnn_mac_muladd_7sbak_U96 : component cnn_mac_muladd_7sbak
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14233_p0,
        din1 => grp_fu_14233_p1,
        din2 => sub_ln98_33_fu_7100_p2,
        dout => grp_fu_14233_p3);

    cnn_mac_muladd_5nbbk_U97 : component cnn_mac_muladd_5nbbk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14241_p0,
        din1 => grp_fu_14241_p1,
        din2 => mul_ln98_32_reg_16592,
        dout => grp_fu_14241_p3);

    cnn_mac_muladd_7sbck_U98 : component cnn_mac_muladd_7sbck
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14249_p0,
        din1 => grp_fu_14249_p1,
        din2 => sub_ln98_reg_16721,
        dout => grp_fu_14249_p3);

    cnn_mac_muladd_7sbdk_U99 : component cnn_mac_muladd_7sbdk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14258_p0,
        din1 => grp_fu_14258_p1,
        din2 => mul_ln98_5_reg_16268,
        dout => grp_fu_14258_p3);

    cnn_mac_muladd_6sbek_U100 : component cnn_mac_muladd_6sbek
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14267_p0,
        din1 => grp_fu_14267_p1,
        din2 => add_ln110_29_reg_16823,
        dout => grp_fu_14267_p3);

    cnn_mac_muladd_7sbfk_U101 : component cnn_mac_muladd_7sbfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14275_p0,
        din1 => grp_fu_14275_p1,
        din2 => grp_fu_14275_p2,
        dout => grp_fu_14275_p3);

    cnn_mac_muladd_6nbgk_U102 : component cnn_mac_muladd_6nbgk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14283_p0,
        din1 => grp_fu_14283_p1,
        din2 => add_ln110_41_reg_16691,
        dout => grp_fu_14283_p3);

    cnn_mac_muladd_8nbhl_U103 : component cnn_mac_muladd_8nbhl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14290_p0,
        din1 => grp_fu_14290_p1,
        din2 => sub_ln98_28_fu_7582_p2,
        dout => grp_fu_14290_p3);

    cnn_mac_muladd_8nbil_U104 : component cnn_mac_muladd_8nbil
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14299_p0,
        din1 => grp_fu_14299_p1,
        din2 => add_ln110_9_reg_16808,
        dout => grp_fu_14299_p3);

    cnn_mac_muladd_8nbjl_U105 : component cnn_mac_muladd_8nbjl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14306_p0,
        din1 => grp_fu_14306_p1,
        din2 => grp_fu_14306_p2,
        dout => grp_fu_14306_p3);

    cnn_mac_muladd_8nbkl_U106 : component cnn_mac_muladd_8nbkl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14315_p0,
        din1 => grp_fu_14315_p1,
        din2 => grp_fu_14315_p2,
        dout => grp_fu_14315_p3);

    cnn_mac_muladd_5nbll_U107 : component cnn_mac_muladd_5nbll
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14324_p0,
        din1 => grp_fu_14324_p1,
        din2 => add_ln110_34_reg_16828,
        dout => grp_fu_14324_p3);

    cnn_mac_muladd_7sbml_U108 : component cnn_mac_muladd_7sbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14333_p0,
        din1 => grp_fu_14333_p1,
        din2 => grp_fu_14333_p2,
        dout => grp_fu_14333_p3);

    cnn_mac_muladd_8nbnm_U109 : component cnn_mac_muladd_8nbnm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14341_p0,
        din1 => grp_fu_14341_p1,
        din2 => add_ln110_71_reg_16843,
        dout => grp_fu_14341_p3);

    cnn_mac_muladd_7sbom_U110 : component cnn_mac_muladd_7sbom
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14349_p0,
        din1 => grp_fu_14349_p1,
        din2 => mul_ln98_1_reg_16208,
        dout => grp_fu_14349_p3);

    cnn_mac_muladd_7nbpm_U111 : component cnn_mac_muladd_7nbpm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14356_p0,
        din1 => grp_fu_14356_p1,
        din2 => grp_fu_14356_p2,
        dout => grp_fu_14356_p3);

    cnn_mac_muladd_7n6jw_U112 : component cnn_mac_muladd_7n6jw
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14365_p0,
        din1 => grp_fu_14365_p1,
        din2 => grp_fu_14365_p2,
        dout => grp_fu_14365_p3);

    cnn_mac_muladd_7nbqm_U113 : component cnn_mac_muladd_7nbqm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14373_p0,
        din1 => grp_fu_14373_p1,
        din2 => add_ln110_66_reg_16913,
        dout => grp_fu_14373_p3);

    cnn_mac_muladd_5sbrm_U114 : component cnn_mac_muladd_5sbrm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14382_p0,
        din1 => grp_fu_14382_p1,
        din2 => mul_ln98_49_reg_16798,
        dout => grp_fu_14382_p3);

    cnn_mac_muladd_6nbsm_U115 : component cnn_mac_muladd_6nbsm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14390_p0,
        din1 => grp_fu_14390_p1,
        din2 => sub_ln98_35_fu_7882_p2,
        dout => grp_fu_14390_p3);

    cnn_mac_muladd_8nShg_U116 : component cnn_mac_muladd_8nShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14399_p0,
        din1 => grp_fu_14399_p1,
        din2 => sub_ln98_16_fu_7983_p2,
        dout => grp_fu_14399_p3);

    cnn_mac_muladd_8nbnm_U117 : component cnn_mac_muladd_8nbnm
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_14407_p0,
        din1 => grp_fu_14407_p1,
        din2 => sub_ln98_17_reg_16771,
        dout => grp_fu_14407_p3);

    cnn_mac_muladd_7sbtn_U118 : component cnn_mac_muladd_7sbtn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14416_p0,
        din1 => grp_fu_14416_p1,
        din2 => add_ln110_68_reg_16701,
        dout => grp_fu_14416_p3);

    cnn_ama_addmuladdbun_U119 : component cnn_ama_addmuladdbun
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_14424_p0,
        din1 => grp_fu_14424_p1,
        din2 => grp_fu_14424_p2,
        din3 => grp_fu_14407_p3,
        dout => grp_fu_14424_p4);

    cnn_mac_muladd_7sbvn_U120 : component cnn_mac_muladd_7sbvn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14435_p0,
        din1 => grp_fu_14435_p1,
        din2 => sub_ln98_37_reg_16933,
        dout => grp_fu_14435_p3);

    cnn_mul_mul_8s_16bwn_U121 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_fu_14443_p0,
        din1 => mul_ln172_fu_14443_p1,
        dout => mul_ln172_fu_14443_p2);

    cnn_mul_mul_8s_16bxn_U122 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_1_fu_14449_p0,
        din1 => mul_ln172_1_fu_14449_p1,
        dout => mul_ln172_1_fu_14449_p2);

    cnn_mul_mul_8s_16bwn_U123 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_3_fu_14455_p0,
        din1 => mul_ln172_3_fu_14455_p1,
        dout => mul_ln172_3_fu_14455_p2);

    cnn_mul_mul_8s_16bxn_U124 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_4_fu_14461_p0,
        din1 => mul_ln172_4_fu_14461_p1,
        dout => mul_ln172_4_fu_14461_p2);

    cnn_mul_mul_8s_16bxn_U125 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_5_fu_14467_p0,
        din1 => mul_ln172_5_fu_14467_p1,
        dout => mul_ln172_5_fu_14467_p2);

    cnn_mul_mul_8ns_1byn_U126 : component cnn_mul_mul_8ns_1byn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_6_fu_14473_p0,
        din1 => mul_ln172_6_fu_14473_p1,
        dout => mul_ln172_6_fu_14473_p2);

    cnn_mul_mul_8s_16bxn_U127 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_14_fu_14479_p0,
        din1 => mul_ln172_14_fu_14479_p1,
        dout => mul_ln172_14_fu_14479_p2);

    cnn_mul_mul_8s_16bxn_U128 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_15_fu_14485_p0,
        din1 => mul_ln172_15_fu_14485_p1,
        dout => mul_ln172_15_fu_14485_p2);

    cnn_mul_mul_8s_16bxn_U129 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_16_fu_14491_p0,
        din1 => mul_ln172_16_fu_14491_p1,
        dout => mul_ln172_16_fu_14491_p2);

    cnn_mul_mul_8s_16bxn_U130 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_45_fu_14497_p0,
        din1 => mul_ln172_45_fu_14497_p1,
        dout => mul_ln172_45_fu_14497_p2);

    cnn_mul_mul_8s_16bxn_U131 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_47_fu_14503_p0,
        din1 => mul_ln172_47_fu_14503_p1,
        dout => mul_ln172_47_fu_14503_p2);

    cnn_mul_mul_7s_16bzo_U132 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_7_fu_14509_p0,
        din1 => mul_ln172_7_fu_14509_p1,
        dout => mul_ln172_7_fu_14509_p2);

    cnn_mul_mul_8s_16bxn_U133 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_8_fu_14515_p0,
        din1 => mul_ln172_8_fu_14515_p1,
        dout => mul_ln172_8_fu_14515_p2);

    cnn_mul_mul_8s_16bwn_U134 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_10_fu_14521_p0,
        din1 => mul_ln172_10_fu_14521_p1,
        dout => mul_ln172_10_fu_14521_p2);

    cnn_mul_mul_7s_16bAo_U135 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_11_fu_14527_p0,
        din1 => mul_ln172_11_fu_14527_p1,
        dout => mul_ln172_11_fu_14527_p2);

    cnn_mul_mul_6s_16bBo_U136 : component cnn_mul_mul_6s_16bBo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_12_fu_14533_p0,
        din1 => mul_ln172_12_fu_14533_p1,
        dout => mul_ln172_12_fu_14533_p2);

    cnn_mul_mul_8s_16bxn_U137 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_13_fu_14539_p0,
        din1 => mul_ln172_13_fu_14539_p1,
        dout => mul_ln172_13_fu_14539_p2);

    cnn_mul_mul_8s_16bwn_U138 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_17_fu_14545_p0,
        din1 => mul_ln172_17_fu_14545_p1,
        dout => mul_ln172_17_fu_14545_p2);

    cnn_mul_mul_6s_16bBo_U139 : component cnn_mul_mul_6s_16bBo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_53_fu_14551_p0,
        din1 => mul_ln172_53_fu_14551_p1,
        dout => mul_ln172_53_fu_14551_p2);

    cnn_mul_mul_7s_16bzo_U140 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_116_fu_14557_p0,
        din1 => mul_ln172_116_fu_14557_p1,
        dout => mul_ln172_116_fu_14557_p2);

    cnn_mul_mul_8s_16bxn_U141 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_118_fu_14563_p0,
        din1 => mul_ln172_118_fu_14563_p1,
        dout => mul_ln172_118_fu_14563_p2);

    cnn_mul_mul_6ns_1bCo_U142 : component cnn_mul_mul_6ns_1bCo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_120_fu_14569_p0,
        din1 => mul_ln172_120_fu_14569_p1,
        dout => mul_ln172_120_fu_14569_p2);

    cnn_mul_mul_7s_16bAo_U143 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_18_fu_14575_p0,
        din1 => mul_ln172_18_fu_14575_p1,
        dout => mul_ln172_18_fu_14575_p2);

    cnn_mul_mul_8s_16bxn_U144 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_19_fu_14580_p0,
        din1 => mul_ln172_19_fu_14580_p1,
        dout => mul_ln172_19_fu_14580_p2);

    cnn_mul_mul_7s_16bAo_U145 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_21_fu_14585_p0,
        din1 => mul_ln172_21_fu_14585_p1,
        dout => mul_ln172_21_fu_14585_p2);

    cnn_mul_mul_8s_16bxn_U146 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_22_fu_14590_p0,
        din1 => mul_ln172_22_fu_14590_p1,
        dout => mul_ln172_22_fu_14590_p2);

    cnn_mul_mul_8s_16bwn_U147 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_23_fu_14596_p0,
        din1 => mul_ln172_23_fu_14596_p1,
        dout => mul_ln172_23_fu_14596_p2);

    cnn_mul_mul_8s_16bxn_U148 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_25_fu_14602_p0,
        din1 => mul_ln172_25_fu_14602_p1,
        dout => mul_ln172_25_fu_14602_p2);

    cnn_mul_mul_7s_16bzo_U149 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_26_fu_14608_p0,
        din1 => mul_ln172_26_fu_14608_p1,
        dout => mul_ln172_26_fu_14608_p2);

    cnn_mul_mul_8ns_1bDo_U150 : component cnn_mul_mul_8ns_1bDo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_27_fu_14614_p0,
        din1 => mul_ln172_27_fu_14614_p1,
        dout => mul_ln172_27_fu_14614_p2);

    cnn_mul_mul_7s_16bAo_U151 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_28_fu_14620_p0,
        din1 => mul_ln172_28_fu_14620_p1,
        dout => mul_ln172_28_fu_14620_p2);

    cnn_mul_mul_8s_16bxn_U152 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_30_fu_14626_p0,
        din1 => mul_ln172_30_fu_14626_p1,
        dout => mul_ln172_30_fu_14626_p2);

    cnn_mul_mul_8s_16bxn_U153 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_31_fu_14633_p0,
        din1 => mul_ln172_31_fu_14633_p1,
        dout => mul_ln172_31_fu_14633_p2);

    cnn_mul_mul_8ns_1byn_U154 : component cnn_mul_mul_8ns_1byn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_32_fu_14640_p0,
        din1 => mul_ln172_32_fu_14640_p1,
        dout => mul_ln172_32_fu_14640_p2);

    cnn_mul_mul_7s_16bAo_U155 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_33_fu_14646_p0,
        din1 => mul_ln172_33_fu_14646_p1,
        dout => mul_ln172_33_fu_14646_p2);

    cnn_mul_mul_8s_16bxn_U156 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_34_fu_14652_p0,
        din1 => mul_ln172_34_fu_14652_p1,
        dout => mul_ln172_34_fu_14652_p2);

    cnn_mul_mul_7s_16bAo_U157 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_35_fu_14658_p0,
        din1 => mul_ln172_35_fu_14658_p1,
        dout => mul_ln172_35_fu_14658_p2);

    cnn_mul_mul_8s_16bxn_U158 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_36_fu_14665_p0,
        din1 => mul_ln172_36_fu_14665_p1,
        dout => mul_ln172_36_fu_14665_p2);

    cnn_mul_mul_7s_16bzo_U159 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_37_fu_14671_p0,
        din1 => mul_ln172_37_fu_14671_p1,
        dout => mul_ln172_37_fu_14671_p2);

    cnn_mul_mul_7s_16bAo_U160 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_38_fu_14678_p0,
        din1 => mul_ln172_38_fu_14678_p1,
        dout => mul_ln172_38_fu_14678_p2);

    cnn_mul_mul_6s_16bBo_U161 : component cnn_mul_mul_6s_16bBo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_39_fu_14685_p0,
        din1 => mul_ln172_39_fu_14685_p1,
        dout => mul_ln172_39_fu_14685_p2);

    cnn_mul_mul_7s_16bAo_U162 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_40_fu_14692_p0,
        din1 => mul_ln172_40_fu_14692_p1,
        dout => mul_ln172_40_fu_14692_p2);

    cnn_mul_mul_8s_16bwn_U163 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_41_fu_14699_p0,
        din1 => mul_ln172_41_fu_14699_p1,
        dout => mul_ln172_41_fu_14699_p2);

    cnn_mul_mul_8s_16bxn_U164 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_42_fu_14706_p0,
        din1 => mul_ln172_42_fu_14706_p1,
        dout => mul_ln172_42_fu_14706_p2);

    cnn_mul_mul_7s_16bzo_U165 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_43_fu_14712_p0,
        din1 => mul_ln172_43_fu_14712_p1,
        dout => mul_ln172_43_fu_14712_p2);

    cnn_mul_mul_8s_16bxn_U166 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_44_fu_14718_p0,
        din1 => mul_ln172_44_fu_14718_p1,
        dout => mul_ln172_44_fu_14718_p2);

    cnn_mul_mul_8s_16bxn_U167 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_46_fu_14723_p0,
        din1 => mul_ln172_46_fu_14723_p1,
        dout => mul_ln172_46_fu_14723_p2);

    cnn_mul_mul_8s_16bwn_U168 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_48_fu_14728_p0,
        din1 => mul_ln172_48_fu_14728_p1,
        dout => mul_ln172_48_fu_14728_p2);

    cnn_mul_mul_8s_16bxn_U169 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_51_fu_14734_p0,
        din1 => mul_ln172_51_fu_14734_p1,
        dout => mul_ln172_51_fu_14734_p2);

    cnn_mul_mul_8s_16bxn_U170 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_52_fu_14739_p0,
        din1 => mul_ln172_52_fu_14739_p1,
        dout => mul_ln172_52_fu_14739_p2);

    cnn_mul_mul_8s_16bxn_U171 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_54_fu_14745_p0,
        din1 => mul_ln172_54_fu_14745_p1,
        dout => mul_ln172_54_fu_14745_p2);

    cnn_mul_mul_7s_16bAo_U172 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_55_fu_14751_p0,
        din1 => mul_ln172_55_fu_14751_p1,
        dout => mul_ln172_55_fu_14751_p2);

    cnn_mul_mul_7s_16bzo_U173 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_56_fu_14757_p0,
        din1 => mul_ln172_56_fu_14757_p1,
        dout => mul_ln172_56_fu_14757_p2);

    cnn_mul_mul_7s_16bAo_U174 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_57_fu_14762_p0,
        din1 => mul_ln172_57_fu_14762_p1,
        dout => mul_ln172_57_fu_14762_p2);

    cnn_mul_mul_7s_16bAo_U175 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_58_fu_14768_p0,
        din1 => mul_ln172_58_fu_14768_p1,
        dout => mul_ln172_58_fu_14768_p2);

    cnn_mul_mul_7s_16bAo_U176 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_59_fu_14774_p0,
        din1 => mul_ln172_59_fu_14774_p1,
        dout => mul_ln172_59_fu_14774_p2);

    cnn_mul_mul_8s_16bwn_U177 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_60_fu_14779_p0,
        din1 => mul_ln172_60_fu_14779_p1,
        dout => mul_ln172_60_fu_14779_p2);

    cnn_mul_mul_8s_16bxn_U178 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_61_fu_14784_p0,
        din1 => mul_ln172_61_fu_14784_p1,
        dout => mul_ln172_61_fu_14784_p2);

    cnn_mul_mul_7s_16bAo_U179 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_62_fu_14790_p0,
        din1 => mul_ln172_62_fu_14790_p1,
        dout => mul_ln172_62_fu_14790_p2);

    cnn_mul_mul_8s_16bxn_U180 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_63_fu_14795_p0,
        din1 => mul_ln172_63_fu_14795_p1,
        dout => mul_ln172_63_fu_14795_p2);

    cnn_mul_mul_7s_16bAo_U181 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_64_fu_14801_p0,
        din1 => mul_ln172_64_fu_14801_p1,
        dout => mul_ln172_64_fu_14801_p2);

    cnn_mul_mul_7s_16bAo_U182 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_65_fu_14807_p0,
        din1 => mul_ln172_65_fu_14807_p1,
        dout => mul_ln172_65_fu_14807_p2);

    cnn_mul_mul_8s_16bwn_U183 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_66_fu_14813_p0,
        din1 => mul_ln172_66_fu_14813_p1,
        dout => mul_ln172_66_fu_14813_p2);

    cnn_mul_mul_8s_16bxn_U184 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_67_fu_14819_p0,
        din1 => mul_ln172_67_fu_14819_p1,
        dout => mul_ln172_67_fu_14819_p2);

    cnn_mul_mul_8s_16bxn_U185 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_68_fu_14825_p0,
        din1 => mul_ln172_68_fu_14825_p1,
        dout => mul_ln172_68_fu_14825_p2);

    cnn_mul_mul_8s_16bxn_U186 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_69_fu_14831_p0,
        din1 => mul_ln172_69_fu_14831_p1,
        dout => mul_ln172_69_fu_14831_p2);

    cnn_mul_mul_7s_16bAo_U187 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_70_fu_14837_p0,
        din1 => mul_ln172_70_fu_14837_p1,
        dout => mul_ln172_70_fu_14837_p2);

    cnn_mul_mul_7s_16bAo_U188 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_71_fu_14844_p0,
        din1 => mul_ln172_71_fu_14844_p1,
        dout => mul_ln172_71_fu_14844_p2);

    cnn_mul_mul_7ns_1bEo_U189 : component cnn_mul_mul_7ns_1bEo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_72_fu_14851_p0,
        din1 => mul_ln172_72_fu_14851_p1,
        dout => mul_ln172_72_fu_14851_p2);

    cnn_mul_mul_7s_16bzo_U190 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_73_fu_14858_p0,
        din1 => mul_ln172_73_fu_14858_p1,
        dout => mul_ln172_73_fu_14858_p2);

    cnn_mul_mul_6s_16bFp_U191 : component cnn_mul_mul_6s_16bFp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln172_74_fu_14865_p0,
        din1 => mul_ln172_74_fu_14865_p1,
        dout => mul_ln172_74_fu_14865_p2);

    cnn_mul_mul_8s_16bxn_U192 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_75_fu_14872_p0,
        din1 => mul_ln172_75_fu_14872_p1,
        dout => mul_ln172_75_fu_14872_p2);

    cnn_mul_mul_6s_16bFp_U193 : component cnn_mul_mul_6s_16bFp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln172_76_fu_14879_p0,
        din1 => mul_ln172_76_fu_14879_p1,
        dout => mul_ln172_76_fu_14879_p2);

    cnn_mul_mul_8s_16bxn_U194 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_77_fu_14886_p0,
        din1 => mul_ln172_77_fu_14886_p1,
        dout => mul_ln172_77_fu_14886_p2);

    cnn_mul_mul_7s_16bzo_U195 : component cnn_mul_mul_7s_16bzo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_78_fu_14892_p0,
        din1 => mul_ln172_78_fu_14892_p1,
        dout => mul_ln172_78_fu_14892_p2);

    cnn_mul_mul_7s_16bAo_U196 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_79_fu_14898_p0,
        din1 => mul_ln172_79_fu_14898_p1,
        dout => mul_ln172_79_fu_14898_p2);

    cnn_mul_mul_8s_16bwn_U197 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_81_fu_14905_p0,
        din1 => mul_ln172_81_fu_14905_p1,
        dout => mul_ln172_81_fu_14905_p2);

    cnn_mul_mul_8s_16bwn_U198 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_82_fu_14912_p0,
        din1 => mul_ln172_82_fu_14912_p1,
        dout => mul_ln172_82_fu_14912_p2);

    cnn_mul_mul_8s_16bxn_U199 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_83_fu_14918_p0,
        din1 => mul_ln172_83_fu_14918_p1,
        dout => mul_ln172_83_fu_14918_p2);

    cnn_mul_mul_8s_16bxn_U200 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_84_fu_14925_p0,
        din1 => mul_ln172_84_fu_14925_p1,
        dout => mul_ln172_84_fu_14925_p2);

    cnn_mul_mul_8s_16bxn_U201 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_85_fu_14932_p0,
        din1 => mul_ln172_85_fu_14932_p1,
        dout => mul_ln172_85_fu_14932_p2);

    cnn_mul_mul_7s_16bAo_U202 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_86_fu_14939_p0,
        din1 => mul_ln172_86_fu_14939_p1,
        dout => mul_ln172_86_fu_14939_p2);

    cnn_mul_mul_8s_16bxn_U203 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_87_fu_14945_p0,
        din1 => mul_ln172_87_fu_14945_p1,
        dout => mul_ln172_87_fu_14945_p2);

    cnn_mul_mul_8s_16bxn_U204 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_88_fu_14951_p0,
        din1 => mul_ln172_88_fu_14951_p1,
        dout => mul_ln172_88_fu_14951_p2);

    cnn_mul_mul_8s_16bxn_U205 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_89_fu_14957_p0,
        din1 => mul_ln172_89_fu_14957_p1,
        dout => mul_ln172_89_fu_14957_p2);

    cnn_mul_mul_8s_16bwn_U206 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_90_fu_14963_p0,
        din1 => mul_ln172_90_fu_14963_p1,
        dout => mul_ln172_90_fu_14963_p2);

    cnn_mul_mul_8s_16bwn_U207 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_91_fu_14970_p0,
        din1 => mul_ln172_91_fu_14970_p1,
        dout => mul_ln172_91_fu_14970_p2);

    cnn_mul_mul_8s_16bxn_U208 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_92_fu_14977_p0,
        din1 => mul_ln172_92_fu_14977_p1,
        dout => mul_ln172_92_fu_14977_p2);

    cnn_mul_mul_8s_16bxn_U209 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_93_fu_14984_p0,
        din1 => mul_ln172_93_fu_14984_p1,
        dout => mul_ln172_93_fu_14984_p2);

    cnn_mul_mul_6s_16bBo_U210 : component cnn_mul_mul_6s_16bBo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln172_94_fu_14990_p0,
        din1 => mul_ln172_94_fu_14990_p1,
        dout => mul_ln172_94_fu_14990_p2);

    cnn_mul_mul_7s_16bAo_U211 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_95_fu_14997_p0,
        din1 => mul_ln172_95_fu_14997_p1,
        dout => mul_ln172_95_fu_14997_p2);

    cnn_mul_mul_7s_16bAo_U212 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_96_fu_15003_p0,
        din1 => mul_ln172_96_fu_15003_p1,
        dout => mul_ln172_96_fu_15003_p2);

    cnn_mul_mul_7s_16bAo_U213 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_97_fu_15009_p0,
        din1 => mul_ln172_97_fu_15009_p1,
        dout => mul_ln172_97_fu_15009_p2);

    cnn_mul_mul_8s_16bxn_U214 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_98_fu_15015_p0,
        din1 => mul_ln172_98_fu_15015_p1,
        dout => mul_ln172_98_fu_15015_p2);

    cnn_mul_mul_8s_16bxn_U215 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_99_fu_15021_p0,
        din1 => mul_ln172_99_fu_15021_p1,
        dout => mul_ln172_99_fu_15021_p2);

    cnn_mul_mul_8s_16bxn_U216 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_100_fu_15027_p0,
        din1 => mul_ln172_100_fu_15027_p1,
        dout => mul_ln172_100_fu_15027_p2);

    cnn_mul_mul_8s_16bwn_U217 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_101_fu_15033_p0,
        din1 => mul_ln172_101_fu_15033_p1,
        dout => mul_ln172_101_fu_15033_p2);

    cnn_mul_mul_8s_16bxn_U218 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_102_fu_15039_p0,
        din1 => mul_ln172_102_fu_15039_p1,
        dout => mul_ln172_102_fu_15039_p2);

    cnn_mul_mul_8s_16bxn_U219 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_103_fu_15045_p0,
        din1 => mul_ln172_103_fu_15045_p1,
        dout => mul_ln172_103_fu_15045_p2);

    cnn_mul_mul_8s_16bwn_U220 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_104_fu_15051_p0,
        din1 => mul_ln172_104_fu_15051_p1,
        dout => mul_ln172_104_fu_15051_p2);

    cnn_mul_mul_8s_16bxn_U221 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_105_fu_15057_p0,
        din1 => mul_ln172_105_fu_15057_p1,
        dout => mul_ln172_105_fu_15057_p2);

    cnn_mul_mul_8s_16bxn_U222 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_106_fu_15062_p0,
        din1 => mul_ln172_106_fu_15062_p1,
        dout => mul_ln172_106_fu_15062_p2);

    cnn_mul_mul_8s_16bxn_U223 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_108_fu_15067_p0,
        din1 => mul_ln172_108_fu_15067_p1,
        dout => mul_ln172_108_fu_15067_p2);

    cnn_mul_mul_7s_16bAo_U224 : component cnn_mul_mul_7s_16bAo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_109_fu_15074_p0,
        din1 => mul_ln172_109_fu_15074_p1,
        dout => mul_ln172_109_fu_15074_p2);

    cnn_mul_mul_8s_16bxn_U225 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_110_fu_15081_p0,
        din1 => mul_ln172_110_fu_15081_p1,
        dout => mul_ln172_110_fu_15081_p2);

    cnn_mul_mul_8s_16bxn_U226 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_111_fu_15088_p0,
        din1 => mul_ln172_111_fu_15088_p1,
        dout => mul_ln172_111_fu_15088_p2);

    cnn_mul_mul_8s_16bwn_U227 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_112_fu_15095_p0,
        din1 => mul_ln172_112_fu_15095_p1,
        dout => mul_ln172_112_fu_15095_p2);

    cnn_mul_mul_8s_16bxn_U228 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_113_fu_15102_p0,
        din1 => mul_ln172_113_fu_15102_p1,
        dout => mul_ln172_113_fu_15102_p2);

    cnn_mul_mul_8s_16bwn_U229 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_114_fu_15109_p0,
        din1 => mul_ln172_114_fu_15109_p1,
        dout => mul_ln172_114_fu_15109_p2);

    cnn_mul_mul_8s_16bxn_U230 : component cnn_mul_mul_8s_16bxn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln172_115_fu_15116_p0,
        din1 => mul_ln172_115_fu_15116_p1,
        dout => mul_ln172_115_fu_15116_p2);

    cnn_mac_muladd_8sbGp_U231 : component cnn_mac_muladd_8sbGp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15122_p0,
        din1 => grp_fu_15122_p1,
        din2 => select_ln172_83_reg_18637,
        dout => grp_fu_15122_p3);

    cnn_mac_muladd_8sbHp_U232 : component cnn_mac_muladd_8sbHp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15129_p0,
        din1 => grp_fu_15129_p1,
        din2 => select_ln172_35_reg_18368,
        dout => grp_fu_15129_p3);

    cnn_mac_muladd_8sbGp_U233 : component cnn_mac_muladd_8sbGp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15135_p0,
        din1 => grp_fu_15135_p1,
        din2 => sub_ln172_9_fu_11952_p2,
        dout => grp_fu_15135_p3);

    cnn_mac_muladd_8sbGp_U234 : component cnn_mac_muladd_8sbGp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15142_p0,
        din1 => grp_fu_15142_p1,
        din2 => sub_ln172_4_fu_11867_p2,
        dout => grp_fu_15142_p3);

    cnn_mac_muladd_8sbIp_U235 : component cnn_mac_muladd_8sbIp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 22,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15150_p0,
        din1 => grp_fu_15150_p1,
        din2 => select_ln172_141_fu_12519_p3,
        dout => grp_fu_15150_p3);

    cnn_mac_muladd_8sbJp_U236 : component cnn_mac_muladd_8sbJp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15157_p0,
        din1 => grp_fu_15157_p1,
        din2 => select_ln172_142_reg_19014,
        dout => grp_fu_15157_p3);

    cnn_mac_muladd_8sbKp_U237 : component cnn_mac_muladd_8sbKp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_15164_p0,
        din1 => grp_fu_15164_p1,
        din2 => grp_fu_15164_p2,
        dout => grp_fu_15164_p3);

    cnn_mac_muladd_8sbGp_U238 : component cnn_mac_muladd_8sbGp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15171_p0,
        din1 => grp_fu_15171_p1,
        din2 => select_ln172_112_reg_18954,
        dout => grp_fu_15171_p3);

    cnn_mul_mul_8s_16bwn_U239 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_117_fu_15178_p0,
        din1 => mul_ln172_117_fu_15178_p1,
        dout => mul_ln172_117_fu_15178_p2);

    cnn_mul_mul_8s_16bwn_U240 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_119_fu_15184_p0,
        din1 => mul_ln172_119_fu_15184_p1,
        dout => mul_ln172_119_fu_15184_p2);

    cnn_mul_mul_8s_16bwn_U241 : component cnn_mul_mul_8s_16bwn
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln172_121_fu_15191_p0,
        din1 => mul_ln172_121_fu_15191_p1,
        dout => mul_ln172_121_fu_15191_p2);

    cnn_mac_muladd_8sbHp_U242 : component cnn_mac_muladd_8sbHp
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_15198_p0,
        din1 => grp_fu_15198_p1,
        din2 => add_ln172_127_reg_18423,
        dout => grp_fu_15198_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    l3_outputs_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_0 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_0 <= ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_1 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_1 <= ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_10 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_10 <= ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_11 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_11 <= ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_12 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_12 <= ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_13 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_13 <= ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_14 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_14 <= ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_15 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_15 <= ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_2 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_2 <= ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_3 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_3 <= ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_4 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_4 <= ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_5 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_5 <= ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_6 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_6 <= ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_7 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_7 <= ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_8 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_8 <= ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4;
                end if; 
            end if;
        end if;
    end process;


    l3_outputs_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                l3_outputs_9 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    l3_outputs_9 <= ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4;
                end if; 
            end if;
        end if;
    end process;


    l1_maxes_0_new_0_reg_3820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_maxes_0_new_0_reg_3820 <= select_ln117_reg_16963;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_maxes_0_new_0_reg_3820 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    l1_maxes_1_new_0_reg_3831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_maxes_1_new_0_reg_3831 <= select_ln117_1_reg_17004;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_maxes_1_new_0_reg_3831 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    l1_maxes_2_new_0_reg_3842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_maxes_2_new_0_reg_3842 <= select_ln117_2_reg_17009;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_maxes_2_new_0_reg_3842 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    l1_maxes_3_new_0_reg_3853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_maxes_3_new_0_reg_3853 <= select_ln117_3_fu_8430_p3;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_maxes_3_new_0_reg_3853 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    l1_read_row_offset_f_1_reg_3798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_read_row_offset_f_1_reg_3798 <= ap_const_lv1_0;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_read_row_offset_f_1_reg_3798 <= icmp_ln140_fu_8504_p2;
                end if;
            end if; 
        end if;
    end process;

    l1_read_row_offset_f_reg_3886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if (((icmp_ln71_fu_5793_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    l1_read_row_offset_f_reg_3886 <= ap_const_lv1_0;
                elsif (((icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    l1_read_row_offset_f_reg_3886 <= l1_read_row_offset_f_1_reg_3798;
                end if;
            end if; 
        end if;
    end process;

    l1_read_row_offset_l_2_reg_3810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l1_read_row_offset_l_2_reg_3810 <= l1_read_row_offset_l_1_reg_15925;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l1_read_row_offset_l_2_reg_3810 <= select_ln140_1_fu_8543_p3;
                end if;
            end if; 
        end if;
    end process;

    l1_read_row_offset_l_reg_3899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if (((icmp_ln71_fu_5793_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    l1_read_row_offset_l_reg_3899 <= l1_read_row_offset;
                elsif (((icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    l1_read_row_offset_l_reg_3899 <= l1_read_row_offset_l_2_reg_3810;
                end if;
            end if; 
        end if;
    end process;

    l1_write_col_offset_1_reg_3763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_0) and (icmp_ln61_fu_4998_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                l1_write_col_offset_1_reg_3763 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (icmp_ln55_fu_5143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                l1_write_col_offset_1_reg_3763 <= or_ln46_6_fu_5121_p2;
            elsif ((((ap_const_logic_1 = ap_ce) and (icmp_ln61_fu_4998_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln55_fu_5143_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                l1_write_col_offset_1_reg_3763 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    l1_write_col_offset_2_reg_3781_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (icmp_ln55_fu_5143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                l1_write_col_offset_2_reg_3781 <= select_ln46_14_fu_5127_p3;
            elsif ((((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_0) and (icmp_ln61_fu_4998_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln61_fu_4998_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln55_fu_5143_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                l1_write_col_offset_2_reg_3781 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                if (((icmp_ln55_fu_5143_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_4400_p2;
                elsif (((icmp_ln61_fu_4998_p2 = ap_const_lv1_1) and (icmp_ln37_reg_15223 = ap_const_lv1_0))) then 
                    l1_write_row_offset <= select_ln65_fu_5009_p3;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_0_new_reg_3934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_0_new_reg_3934 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_0_new_reg_3934 <= add_ln172_27_reg_19141;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_1_new_reg_3944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_1_new_reg_3944 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_1_new_reg_3944 <= add_ln172_45_reg_19059;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_2_new_reg_3954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_2_new_reg_3954 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_2_new_reg_3954 <= add_ln172_63_fu_12962_p2;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_3_new_reg_3964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_3_new_reg_3964 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_3_new_reg_3964 <= add_ln172_81_reg_19153;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_4_new_reg_3974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_4_new_reg_3974 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_4_new_reg_3974 <= add_ln172_99_fu_12979_p2;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_5_new_reg_3984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_5_new_reg_3984 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_5_new_reg_3984 <= add_ln172_117_reg_19163;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_6_new_reg_3994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_6_new_reg_3994 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_6_new_reg_3994 <= add_ln172_135_fu_12996_p2;
                end if;
            end if; 
        end if;
    end process;

    l2_kernel_sums_7_new_reg_4004_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406))) then
                if ((ap_const_boolean_1 = ap_condition_10658)) then 
                    l2_kernel_sums_7_new_reg_4004 <= ap_const_lv32_0;
                elsif (((trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                    l2_kernel_sums_7_new_reg_4004 <= add_ln172_145_fu_13013_p2;
                end if;
            end if; 
        end if;
    end process;

    l2_read_row_offset_f_reg_4014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (icmp_ln187_fu_13116_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                l2_read_row_offset_f_reg_4014 <= icmp_ln190_fu_13174_p2;
            elsif ((((ap_const_logic_1 = ap_ce) and (ap_const_lv1_0 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (icmp_ln187_fu_13116_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
                l2_read_row_offset_f_reg_4014 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    l2_write_row_offset_1_reg_3923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if (((icmp_ln71_fu_5793_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    l2_write_row_offset_1_reg_3923 <= l2_write_row_offset;
                elsif (((icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    l2_write_row_offset_1_reg_3923 <= l2_write_row_offset_4_reg_3876;
                end if;
            end if; 
        end if;
    end process;

    l2_write_row_offset_3_reg_3864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l2_write_row_offset_3_reg_3864 <= ap_const_lv1_0;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l2_write_row_offset_3_reg_3864 <= icmp_ln129_fu_8459_p2;
                end if;
            end if; 
        end if;
    end process;

    l2_write_row_offset_4_reg_3876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1409)) then
                if ((icmp_ln120_reg_16188 = ap_const_lv1_0)) then 
                    l2_write_row_offset_4_reg_3876 <= l2_write_row_offset_2_reg_15933;
                elsif ((icmp_ln120_reg_16188 = ap_const_lv1_1)) then 
                    l2_write_row_offset_4_reg_3876 <= select_ln129_fu_8484_p3;
                end if;
            end if; 
        end if;
    end process;

    l2_write_row_offset_s_reg_3910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if (((icmp_ln71_fu_5793_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    l2_write_row_offset_s_reg_3910 <= ap_const_lv1_0;
                elsif (((icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    l2_write_row_offset_s_reg_3910 <= l2_write_row_offset_3_reg_3864;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_0_flag_0_reg_4042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_0_flag_0_reg_4042 <= ap_const_lv1_0;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_0_flag_0_reg_4042 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_0_loc_0_reg_4054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_0_loc_0_reg_4054 <= l3_outputs_0_load_reg_15496;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_0_loc_0_reg_4054 <= add_ln211_reg_15560;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_10_loc_0_reg_4144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_10_loc_0_reg_4144 <= l3_outputs_10_load_reg_15546;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_10_loc_0_reg_4144 <= add_ln211_10_reg_15610;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_11_loc_0_reg_4153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_11_loc_0_reg_4153 <= l3_outputs_11_load_reg_15703;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_11_loc_0_reg_4153 <= grp_fu_14037_p3;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_12_loc_0_reg_4162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_12_loc_0_reg_4162 <= l3_outputs_12_load_reg_15708;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_12_loc_0_reg_4162 <= grp_fu_14044_p3;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_13_loc_0_reg_4171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_13_loc_0_reg_4171 <= l3_outputs_13_load_reg_15713;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_13_loc_0_reg_4171 <= grp_fu_14051_p3;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_14_loc_0_reg_4180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_14_loc_0_reg_4180 <= l3_outputs_14_load_reg_15718;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_14_loc_0_reg_4180 <= grp_fu_14058_p3;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_15_loc_0_reg_4189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_15_loc_0_reg_4189 <= l3_outputs_15_load_reg_15723;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_15_loc_0_reg_4189 <= grp_fu_14065_p3;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_1_loc_0_reg_4063_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_1_loc_0_reg_4063 <= l3_outputs_1_load_reg_15501;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_1_loc_0_reg_4063 <= add_ln211_1_reg_15565;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_2_loc_0_reg_4072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_2_loc_0_reg_4072 <= l3_outputs_2_load_reg_15506;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_2_loc_0_reg_4072 <= add_ln211_2_reg_15570;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_3_loc_0_reg_4081_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_3_loc_0_reg_4081 <= l3_outputs_3_load_reg_15511;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_3_loc_0_reg_4081 <= add_ln211_3_reg_15575;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_4_loc_0_reg_4090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_4_loc_0_reg_4090 <= l3_outputs_4_load_reg_15516;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_4_loc_0_reg_4090 <= add_ln211_4_reg_15580;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_5_loc_0_reg_4099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_5_loc_0_reg_4099 <= l3_outputs_5_load_reg_15521;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_5_loc_0_reg_4099 <= add_ln211_5_reg_15585;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_6_loc_0_reg_4108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_6_loc_0_reg_4108 <= l3_outputs_6_load_reg_15526;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_6_loc_0_reg_4108 <= add_ln211_6_reg_15590;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_7_loc_0_reg_4117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_7_loc_0_reg_4117 <= l3_outputs_7_load_reg_15531;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_7_loc_0_reg_4117 <= add_ln211_7_reg_15595;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_8_loc_0_reg_4126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_8_loc_0_reg_4126 <= l3_outputs_8_load_reg_15536;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_8_loc_0_reg_4126 <= add_ln211_8_reg_15600;
                end if;
            end if; 
        end if;
    end process;

    l3_outputs_9_loc_0_reg_4135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10661)) then 
                    l3_outputs_9_loc_0_reg_4135 <= l3_outputs_9_load_reg_15541;
                elsif (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    l3_outputs_9_loc_0_reg_4135 <= add_ln211_9_reg_15605;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                add_ln110_100_reg_16863 <= add_ln110_100_fu_7260_p2;
                add_ln110_103_reg_16868 <= add_ln110_103_fu_7274_p2;
                    add_ln110_12_reg_16813(13 downto 2) <= add_ln110_12_fu_7176_p2(13 downto 2);
                add_ln110_26_reg_16818 <= add_ln110_26_fu_7191_p2;
                    add_ln110_29_reg_16823(15 downto 2) <= add_ln110_29_fu_7197_p2(15 downto 2);
                add_ln110_34_reg_16828 <= grp_fu_14207_p3;
                add_ln110_55_reg_16833 <= add_ln110_55_fu_7203_p2;
                add_ln110_60_reg_16838 <= add_ln110_60_fu_7208_p2;
                add_ln110_71_reg_16843 <= grp_fu_14174_p3;
                add_ln110_74_reg_16848 <= grp_fu_14233_p3;
                add_ln110_82_reg_16853 <= add_ln110_82_fu_7216_p2;
                add_ln110_8_reg_16803 <= add_ln110_8_fu_7170_p2;
                add_ln110_97_reg_16858 <= add_ln110_97_fu_7246_p2;
                add_ln110_9_reg_16808 <= grp_fu_14200_p3;
                mul_ln98_49_reg_16798 <= mul_ln98_49_fu_7136_p2;
                    shl_ln98_54_reg_16788(12 downto 5) <= shl_ln98_54_fu_7110_p3(12 downto 5);
                sub_ln98_12_reg_16750 <= sub_ln98_12_fu_6864_p2;
                    sub_ln98_17_reg_16771(14 downto 4) <= sub_ln98_17_fu_6953_p2(14 downto 4);
                    sub_ln98_2_reg_16726(14 downto 4) <= sub_ln98_2_fu_6689_p2(14 downto 4);
                sub_ln98_reg_16721 <= sub_ln98_fu_6644_p2;
                tmp_139_reg_16783 <= tmp_139_fu_7039_p8;
                tmp_19_reg_16731 <= tmp_19_fu_6695_p8;
                tmp_73_reg_16755 <= grp_fu_4487_p8;
                tmp_85_reg_16765 <= tmp_85_fu_6914_p8;
                tmp_97_reg_16776 <= grp_fu_4504_p8;
                    zext_ln98_125_reg_16793(7 downto 0) <= zext_ln98_125_fu_7133_p1(7 downto 0);
                    zext_ln98_38_reg_16740(7 downto 0) <= zext_ln98_38_fu_6780_p1(7 downto 0);
                    zext_ln98_48_reg_16745(7 downto 0) <= zext_ln98_48_fu_6812_p1(7 downto 0);
                    zext_ln98_59_reg_16760(7 downto 0) <= zext_ln98_59_fu_6870_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                add_ln110_105_reg_16928 <= add_ln110_105_fu_7859_p2;
                add_ln110_15_reg_16888 <= add_ln110_15_fu_7640_p2;
                add_ln110_28_reg_16893 <= add_ln110_28_fu_7718_p2;
                add_ln110_40_reg_16898 <= add_ln110_40_fu_7785_p2;
                add_ln110_46_reg_16903 <= add_ln110_46_fu_7802_p2;
                add_ln110_48_reg_16908 <= add_ln110_48_fu_7811_p2;
                add_ln110_66_reg_16913 <= add_ln110_66_fu_7817_p2;
                add_ln110_75_reg_16918 <= add_ln110_75_fu_7832_p2;
                    add_ln110_88_reg_16923(14 downto 2) <= add_ln110_88_fu_7838_p2(14 downto 2);
                    shl_ln98_12_reg_16878(11 downto 4) <= shl_ln98_12_fu_7320_p3(11 downto 4);
                    zext_ln98_104_reg_16883(7 downto 0) <= zext_ln98_104_fu_7558_p1(7 downto 0);
                    zext_ln98_14_reg_16873(7 downto 0) <= zext_ln98_14_fu_7286_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                add_ln110_16_reg_16681 <= grp_fu_14117_p3;
                add_ln110_2_reg_16676 <= grp_fu_14141_p3;
                add_ln110_37_reg_16686 <= grp_fu_14094_p3;
                add_ln110_41_reg_16691 <= grp_fu_14101_p3;
                add_ln110_59_reg_16696 <= grp_fu_14133_p3;
                add_ln110_68_reg_16701 <= grp_fu_14125_p3;
                    add_ln110_92_reg_16706(13 downto 2) <= add_ln110_92_fu_6624_p2(13 downto 2);
                add_ln110_94_reg_16711 <= grp_fu_14149_p3;
                add_ln110_99_reg_16716 <= grp_fu_14109_p3;
                add_ln110_reg_16671 <= grp_fu_14086_p3;
                add_ln98_reg_16528 <= grp_fu_14072_p3;
                mul_ln98_27_reg_16565 <= mul_ln98_27_fu_6250_p2;
                mul_ln98_32_reg_16592 <= mul_ln98_32_fu_6336_p2;
                sub_ln98_4_reg_16500 <= grp_fu_14079_p3;
                tmp_103_reg_16585 <= tmp_103_fu_6315_p8;
                tmp_109_reg_16598 <= tmp_109_fu_6342_p8;
                tmp_115_reg_16603 <= tmp_115_fu_6407_p8;
                tmp_121_reg_16614 <= tmp_121_fu_6428_p8;
                tmp_127_reg_16622 <= tmp_127_fu_6475_p8;
                tmp_133_reg_16634 <= tmp_133_fu_6504_p8;
                tmp_145_reg_16645 <= tmp_145_fu_6563_p8;
                tmp_151_reg_16657 <= tmp_151_fu_6578_p8;
                tmp_157_reg_16663 <= tmp_157_fu_6607_p8;
                tmp_25_reg_16489 <= tmp_25_fu_6097_p8;
                tmp_31_reg_16495 <= tmp_31_fu_6112_p8;
                tmp_37_reg_16505 <= tmp_37_fu_6171_p8;
                tmp_43_reg_16513 <= grp_fu_4405_p8;
                tmp_49_reg_16520 <= grp_fu_4422_p8;
                tmp_55_reg_16533 <= grp_fu_4487_p8;
                tmp_61_reg_16541 <= grp_fu_4504_p8;
                tmp_67_reg_16550 <= tmp_67_fu_6220_p8;
                tmp_79_reg_16557 <= tmp_79_fu_6235_p8;
                tmp_91_reg_16570 <= tmp_91_fu_6256_p8;
                    zext_ln98_106_reg_16629(8 downto 1) <= zext_ln98_106_fu_6500_p1(8 downto 1);
                    zext_ln98_108_reg_16640(7 downto 0) <= zext_ln98_108_fu_6515_p1(7 downto 0);
                    zext_ln98_118_reg_16652(7 downto 0) <= zext_ln98_118_fu_6574_p1(7 downto 0);
                    zext_ln98_76_reg_16575(7 downto 0) <= zext_ln98_76_fu_6267_p1(7 downto 0);
                    zext_ln98_77_reg_16580(13 downto 6) <= zext_ln98_77_fu_6285_p1(13 downto 6);
                    zext_ln98_96_reg_16608(7 downto 0) <= zext_ln98_96_fu_6424_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                add_ln110_52_reg_16938 <= add_ln110_52_fu_8033_p2;
                add_ln110_65_reg_16943 <= add_ln110_65_fu_8081_p2;
                add_ln110_77_reg_16948 <= add_ln110_77_fu_8124_p2;
                add_ln110_83_reg_16953 <= add_ln110_83_fu_8142_p2;
                add_ln110_86_reg_16958 <= add_ln110_86_fu_8151_p2;
                select_ln117_reg_16963 <= select_ln117_fu_8166_p3;
                sub_ln98_37_reg_16933 <= sub_ln98_37_fu_7917_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                add_ln110_91_reg_16999 <= add_ln110_91_fu_8279_p2;
                select_ln117_1_reg_17004 <= select_ln117_1_fu_8295_p3;
                select_ln117_2_reg_17009 <= select_ln117_2_fu_8313_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                add_ln172_101_reg_19009 <= add_ln172_101_fu_11711_p2;
                add_ln172_119_reg_19019 <= add_ln172_119_fu_11765_p2;
                add_ln172_137_reg_19024 <= add_ln172_137_fu_11771_p2;
                add_ln172_142_reg_19029 <= add_ln172_142_fu_11783_p2;
                add_ln172_23_reg_18979 <= add_ln172_23_fu_11670_p2;
                add_ln172_29_reg_18984 <= add_ln172_29_fu_11676_p2;
                add_ln172_47_reg_18989 <= add_ln172_47_fu_11682_p2;
                add_ln172_65_reg_18994 <= add_ln172_65_fu_11688_p2;
                add_ln172_83_reg_18999 <= add_ln172_83_fu_11693_p2;
                add_ln172_88_reg_19004 <= add_ln172_88_fu_11705_p2;
                mul_ln172_104_reg_18959 <= mul_ln172_104_fu_15051_p2;
                mul_ln172_105_reg_18964 <= mul_ln172_105_fu_15057_p2;
                select_ln172_112_reg_18954 <= select_ln172_112_fu_11497_p3;
                    select_ln172_11_reg_18934(1 downto 0) <= select_ln172_11_fu_11417_p3(1 downto 0);    select_ln172_11_reg_18934(3) <= select_ln172_11_fu_11417_p3(3);    select_ln172_11_reg_18934(6 downto 5) <= select_ln172_11_fu_11417_p3(6 downto 5);
                select_ln172_142_reg_19014 <= select_ln172_142_fu_11758_p3;
                    select_ln172_3_reg_18929(0) <= select_ln172_3_fu_11410_p3(0);    select_ln172_3_reg_18929(2) <= select_ln172_3_fu_11410_p3(2);    select_ln172_3_reg_18929(5) <= select_ln172_3_fu_11410_p3(5);    select_ln172_3_reg_18929(23 downto 7) <= select_ln172_3_fu_11410_p3(23 downto 7);
                    select_ln172_53_reg_18939(23 downto 7) <= select_ln172_53_fu_11427_p3(23 downto 7);
                    select_ln172_54_reg_18944(4 downto 2) <= select_ln172_54_fu_11434_p3(4 downto 2);    select_ln172_54_reg_18944(6) <= select_ln172_54_fu_11434_p3(6);
                    select_ln172_93_reg_18949(6 downto 1) <= select_ln172_93_fu_11441_p3(6 downto 1);
                    zext_ln172_134_reg_18974(15 downto 0) <= zext_ln172_134_fu_11587_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                add_ln172_102_reg_19101 <= add_ln172_102_fu_12538_p2;
                add_ln172_106_reg_19106 <= add_ln172_106_fu_12560_p2;
                add_ln172_115_reg_19111 <= add_ln172_115_fu_12578_p2;
                add_ln172_11_reg_19044 <= grp_fu_15171_p3;
                add_ln172_120_reg_19116 <= add_ln172_120_fu_12596_p2;
                add_ln172_124_reg_19121 <= add_ln172_124_fu_12610_p2;
                add_ln172_133_reg_19126 <= add_ln172_133_fu_12631_p2;
                add_ln172_138_reg_19131 <= add_ln172_138_fu_12656_p2;
                add_ln172_150_reg_19136 <= add_ln172_150_fu_12662_p2;
                add_ln172_20_reg_19049 <= add_ln172_20_fu_12346_p2;
                add_ln172_25_reg_19054 <= add_ln172_25_fu_12364_p2;
                add_ln172_45_reg_19059 <= add_ln172_45_fu_12397_p2;
                add_ln172_48_reg_19071 <= add_ln172_48_fu_12419_p2;
                add_ln172_58_reg_19076 <= grp_fu_15135_p3;
                add_ln172_66_reg_19081 <= add_ln172_66_fu_12434_p2;
                add_ln172_80_reg_19086 <= add_ln172_80_fu_12462_p2;
                add_ln172_84_reg_19091 <= add_ln172_84_fu_12486_p2;
                add_ln172_95_reg_19096 <= add_ln172_95_fu_12492_p2;
                mul_ln172_117_reg_19066 <= mul_ln172_117_fu_15178_p2;
                    select_ln172_22_reg_19034(2 downto 0) <= select_ln172_22_fu_11889_p3(2 downto 0);    select_ln172_22_reg_19034(23 downto 7) <= select_ln172_22_fu_11889_p3(23 downto 7);
                select_ln172_63_reg_19039 <= select_ln172_63_fu_12050_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                add_ln172_103_reg_18914 <= add_ln172_103_fu_11394_p2;
                add_ln172_121_reg_18919 <= add_ln172_121_fu_11399_p2;
                add_ln172_139_reg_18924 <= add_ln172_139_fu_11405_p2;
                add_ln172_16_reg_18889 <= add_ln172_16_fu_11348_p2;
                add_ln172_34_reg_18894 <= add_ln172_34_fu_11359_p2;
                add_ln172_52_reg_18899 <= add_ln172_52_fu_11371_p2;
                add_ln172_70_reg_18904 <= add_ln172_70_fu_11383_p2;
                add_ln172_85_reg_18909 <= add_ln172_85_fu_11389_p2;
                mul_ln172_100_reg_18847 <= mul_ln172_100_fu_15027_p2;
                mul_ln172_101_reg_18852 <= mul_ln172_101_fu_15033_p2;
                mul_ln172_102_reg_18873 <= mul_ln172_102_fu_15039_p2;
                mul_ln172_103_reg_18878 <= mul_ln172_103_fu_15045_p2;
                mul_ln172_97_reg_18832 <= mul_ln172_97_fu_15009_p2;
                mul_ln172_98_reg_18837 <= mul_ln172_98_fu_15015_p2;
                mul_ln172_99_reg_18842 <= mul_ln172_99_fu_15021_p2;
                select_ln154_14_reg_18818 <= select_ln154_14_fu_11216_p3;
                select_ln154_15_reg_18857 <= select_ln154_15_fu_11295_p3;
                select_ln154_16_reg_18883 <= select_ln154_16_fu_11335_p3;
                    zext_ln172_125_reg_18867(15 downto 0) <= zext_ln172_125_fu_11302_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                add_ln172_108_reg_18713 <= add_ln172_108_fu_10778_p2;
                add_ln172_122_reg_18718 <= add_ln172_122_fu_10783_p2;
                add_ln172_126_reg_18723 <= add_ln172_126_fu_10789_p2;
                add_ln172_140_reg_18728 <= add_ln172_140_fu_10795_p2;
                add_ln172_144_reg_18733 <= add_ln172_144_fu_10801_p2;
                add_ln172_18_reg_18678 <= add_ln172_18_fu_10709_p2;
                add_ln172_36_reg_18683 <= add_ln172_36_fu_10715_p2;
                add_ln172_50_reg_18688 <= add_ln172_50_fu_10721_p2;
                add_ln172_57_reg_18693 <= add_ln172_57_fu_10742_p2;
                add_ln172_69_reg_18698 <= add_ln172_69_fu_10754_p2;
                add_ln172_87_reg_18703 <= add_ln172_87_fu_10766_p2;
                add_ln172_90_reg_18708 <= add_ln172_90_fu_10772_p2;
                mul_ln172_77_reg_18647 <= mul_ln172_77_fu_14886_p2;
                mul_ln172_78_reg_18652 <= mul_ln172_78_fu_14892_p2;
                select_ln154_12_reg_18657 <= select_ln154_12_fu_10673_p3;
                select_ln154_13_reg_18667 <= select_ln154_13_fu_10702_p3;
                    select_ln172_69_reg_18632(20 downto 1) <= select_ln172_69_fu_10274_p3(20 downto 1);
                select_ln172_83_reg_18637 <= select_ln172_83_fu_10399_p3;
                    zext_ln172_156_reg_18642(15 downto 0) <= zext_ln172_156_fu_10461_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                add_ln172_110_reg_18517 <= add_ln172_110_fu_9863_p2;
                add_ln172_147_reg_18522 <= add_ln172_147_fu_9872_p2;
                add_ln172_149_reg_18527 <= add_ln172_149_fu_9878_p2;
                add_ln172_43_reg_18502 <= add_ln172_43_fu_9827_p2;
                add_ln172_79_reg_18507 <= add_ln172_79_fu_9839_p2;
                add_ln172_92_reg_18512 <= add_ln172_92_fu_9851_p2;
                mul_ln172_44_reg_18433 <= mul_ln172_44_fu_14718_p2;
                mul_ln172_46_reg_18438 <= mul_ln172_46_fu_14723_p2;
                mul_ln172_48_reg_18443 <= mul_ln172_48_fu_14728_p2;
                mul_ln172_51_reg_18448 <= mul_ln172_51_fu_14734_p2;
                mul_ln172_52_reg_18453 <= mul_ln172_52_fu_14739_p2;
                mul_ln172_54_reg_18458 <= mul_ln172_54_fu_14745_p2;
                mul_ln172_55_reg_18463 <= mul_ln172_55_fu_14751_p2;
                mul_ln172_56_reg_18468 <= mul_ln172_56_fu_14757_p2;
                mul_ln172_58_reg_18497 <= mul_ln172_58_fu_14768_p2;
                select_ln154_8_reg_18478 <= select_ln154_8_fu_9810_p3;
                    zext_ln172_53_reg_18490(15 downto 0) <= zext_ln172_53_fu_9817_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                add_ln172_112_reg_18418 <= add_ln172_112_fu_9605_p2;
                add_ln172_127_reg_18423 <= add_ln172_127_fu_9611_p2;
                add_ln172_146_reg_18428 <= add_ln172_146_fu_9617_p2;
                add_ln172_22_reg_18393 <= add_ln172_22_fu_9574_p2;
                add_ln172_38_reg_18398 <= add_ln172_38_fu_9582_p2;
                add_ln172_40_reg_18403 <= add_ln172_40_fu_9588_p2;
                add_ln172_76_reg_18408 <= add_ln172_76_fu_9594_p2;
                add_ln172_94_reg_18413 <= add_ln172_94_fu_9600_p2;
                mul_ln172_33_reg_18373 <= mul_ln172_33_fu_14646_p2;
                mul_ln172_42_reg_18388 <= mul_ln172_42_fu_14706_p2;
                select_ln172_35_reg_18368 <= select_ln172_35_fu_9458_p3;
                select_ln172_37_reg_18378 <= select_ln172_37_fu_9485_p3;
                    shl_ln172_8_reg_18363(16 downto 1) <= shl_ln172_8_fu_9396_p3(16 downto 1);
                    zext_ln172_115_reg_18383(15 downto 0) <= zext_ln172_115_fu_9521_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                add_ln172_117_reg_19163 <= add_ln172_117_fu_12864_p2;
                add_ln172_134_reg_19170 <= add_ln172_134_fu_12889_p2;
                add_ln172_153_reg_19175 <= add_ln172_153_fu_12921_p2;
                add_ln172_27_reg_19141 <= add_ln172_27_fu_12740_p2;
                add_ln172_62_reg_19148 <= add_ln172_62_fu_12777_p2;
                add_ln172_81_reg_19153 <= add_ln172_81_fu_12794_p2;
                add_ln172_98_reg_19158 <= add_ln172_98_fu_12829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                add_ln172_135_reg_19192 <= add_ln172_135_fu_12996_p2;
                add_ln172_145_reg_19199 <= add_ln172_145_fu_13013_p2;
                add_ln172_99_reg_19185 <= add_ln172_99_fu_12979_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                add_ln172_141_reg_18813 <= add_ln172_141_fu_11017_p2;
                add_ln172_15_reg_18773 <= add_ln172_15_fu_10938_p2;
                add_ln172_31_reg_18778 <= add_ln172_31_fu_10944_p2;
                add_ln172_33_reg_18783 <= add_ln172_33_fu_10955_p2;
                add_ln172_44_reg_18788 <= add_ln172_44_fu_10976_p2;
                add_ln172_49_reg_18793 <= add_ln172_49_fu_10982_p2;
                add_ln172_51_reg_18798 <= add_ln172_51_fu_10990_p2;
                add_ln172_67_reg_18803 <= add_ln172_67_fu_10996_p2;
                add_ln172_93_reg_18808 <= add_ln172_93_fu_11008_p2;
                mul_ln172_82_reg_18738 <= mul_ln172_82_fu_14912_p2;
                mul_ln172_86_reg_18743 <= mul_ln172_86_fu_14939_p2;
                mul_ln172_87_reg_18748 <= mul_ln172_87_fu_14945_p2;
                mul_ln172_88_reg_18753 <= mul_ln172_88_fu_14951_p2;
                mul_ln172_89_reg_18768 <= mul_ln172_89_fu_14957_p2;
                    zext_ln172_109_reg_18758(15 downto 0) <= zext_ln172_109_fu_10896_p1(15 downto 0);
                    zext_ln172_160_reg_18763(15 downto 0) <= zext_ln172_160_fu_10899_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                add_ln172_37_reg_18343 <= add_ln172_37_fu_9329_p2;
                add_ln172_42_reg_18348 <= add_ln172_42_fu_9339_p2;
                add_ln172_55_reg_18353 <= add_ln172_55_fu_9345_p2;
                add_ln172_78_reg_18358 <= add_ln172_78_fu_9360_p2;
                mul_ln172_18_reg_18263 <= mul_ln172_18_fu_14575_p2;
                mul_ln172_19_reg_18268 <= mul_ln172_19_fu_14580_p2;
                mul_ln172_21_reg_18273 <= mul_ln172_21_fu_14585_p2;
                mul_ln172_22_reg_18291 <= mul_ln172_22_fu_14590_p2;
                mul_ln172_23_reg_18296 <= mul_ln172_23_fu_14596_p2;
                mul_ln172_26_reg_18306 <= mul_ln172_26_fu_14608_p2;
                mul_ln172_28_reg_18316 <= mul_ln172_28_fu_14620_p2;
                select_ln154_3_reg_18278 <= select_ln154_3_fu_9171_p3;
                select_ln154_5_reg_18329 <= select_ln154_5_fu_9253_p3;
                    tmp_218_reg_18338(19 downto 4) <= tmp_218_fu_9287_p3(19 downto 4);
                    zext_ln172_19_reg_18286(15 downto 0) <= zext_ln172_19_fu_9178_p1(15 downto 0);
                    zext_ln172_29_reg_18321(15 downto 0) <= zext_ln172_29_fu_9211_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln211_10_reg_15610 <= grp_fu_14029_p3;
                add_ln211_1_reg_15565 <= grp_fu_13957_p3;
                add_ln211_2_reg_15570 <= grp_fu_13965_p3;
                add_ln211_3_reg_15575 <= grp_fu_13973_p3;
                add_ln211_4_reg_15580 <= grp_fu_13981_p3;
                add_ln211_5_reg_15585 <= grp_fu_13989_p3;
                add_ln211_6_reg_15590 <= grp_fu_13997_p3;
                add_ln211_7_reg_15595 <= grp_fu_14005_p3;
                add_ln211_8_reg_15600 <= grp_fu_14013_p3;
                add_ln211_9_reg_15605 <= grp_fu_14021_p3;
                add_ln211_reg_15560 <= grp_fu_13949_p3;
                p_Result_1_10_reg_15615 <= weights_TDATA(95 downto 88);
                p_Result_1_11_reg_15620 <= weights_TDATA(103 downto 96);
                p_Result_1_12_reg_15625 <= weights_TDATA(111 downto 104);
                p_Result_1_13_reg_15630 <= weights_TDATA(119 downto 112);
                p_Result_1_14_reg_15635 <= weights_TDATA(127 downto 120);
                sext_ln205_reg_15551 <= sext_ln205_fu_4792_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                add_ln237_reg_19206 <= add_ln237_fu_13065_p2;
                icmp_ln238_reg_19211 <= icmp_ln238_fu_13070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                add_ln45_6_reg_15893 <= add_ln45_6_fu_5769_p2;
                icmp_ln46_5_reg_15879 <= icmp_ln46_5_fu_5690_p2;
                p_Result_7_reg_15899 <= tmp_data_V_1_reg_15456(63 downto 56);
                select_ln46_10_reg_15884 <= select_ln46_10_fu_5701_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln152_reg_15406 <= and_ln152_fu_4571_p2;
                and_ln202_reg_15436 <= and_ln202_fu_4623_p2;
                icmp_ln37_reg_15223 <= icmp_ln37_fu_4533_p2;
                l1_iteration_load_reg_15204 <= l1_iteration;
                l2_iteration_load_reg_15227 <= l2_iteration;
                l2_maxes_idx_load_reg_15410 <= l2_maxes_idx;
                l3_iteration_load_reg_15431 <= l3_iteration;
                trunc_ln152_1_reg_15240 <= trunc_ln152_1_fu_4547_p1;
                trunc_ln152_reg_15234 <= trunc_ln152_fu_4543_p1;
                trunc_ln37_1_reg_15217 <= trunc_ln37_1_fu_4529_p1;
                trunc_ln37_reg_15212 <= trunc_ln37_fu_4525_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln238_fu_13070_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                and_ln253_reg_19215 <= and_ln253_fu_13088_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_fu_5793_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln120_reg_16188 <= icmp_ln120_fu_6035_p2;
                l1_read_col_offset_l_reg_15942 <= l1_read_col_offset;
                select_ln85_1_reg_16164 <= select_ln85_1_fu_5979_p3;
                select_ln85_2_reg_16175 <= select_ln85_2_fu_6027_p3;
                select_ln85_reg_15947 <= select_ln85_fu_5867_p3;
                    zext_ln98_4_reg_16048(15 downto 0) <= zext_ln98_4_fu_5909_p1(15 downto 0);
                    zext_ln98_8_reg_16118(15 downto 0) <= zext_ln98_8_fu_5931_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln46_1_reg_15753 <= icmp_ln46_1_fu_5312_p2;
                select_ln46_2_reg_15758 <= select_ln46_2_fu_5323_p3;
                select_ln46_3_reg_15764 <= select_ln46_3_fu_5330_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln46_2_reg_15795 <= icmp_ln46_2_fu_5424_p2;
                select_ln46_4_reg_15800 <= select_ln46_4_fu_5435_p3;
                select_ln46_5_reg_15806 <= select_ln46_5_fu_5442_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln46_3_reg_15833 <= icmp_ln46_3_fu_5522_p2;
                select_ln46_6_reg_15838 <= select_ln46_6_fu_5533_p3;
                select_ln46_7_reg_15844 <= select_ln46_7_fu_5540_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                icmp_ln46_4_reg_15859 <= icmp_ln46_4_fu_5606_p2;
                select_ln46_8_reg_15864 <= select_ln46_8_fu_5617_p3;
                select_ln46_9_reg_15870 <= select_ln46_9_fu_5624_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln46_reg_15659 <= icmp_ln46_fu_5165_p2;
                select_ln46_1_reg_15670 <= select_ln46_1_fu_5183_p3;
                select_ln46_reg_15664 <= select_ln46_fu_5176_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln71_reg_15921 <= icmp_ln71_fu_5793_p2;
                l1_read_row_offset_l_1_reg_15925 <= l1_read_row_offset;
                l2_write_row_offset_2_reg_15933 <= l2_write_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                l1_channel_idx <= select_ln46_15_fu_5135_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                l1_channel_idx_load_reg_15467 <= l1_channel_idx;
                tmp_data_V_1_reg_15456 <= in_r_TDATA;
                trunc_ln44_1_reg_15476 <= trunc_ln44_1_fu_4706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l1_iteration <= select_ln222_fu_13263_p3;
                l2_iteration <= select_ln231_fu_13328_p3;
                l3_iteration <= ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                l1_maxes_0 <= l1_maxes_0_new_0_reg_3820;
                l1_maxes_1 <= l1_maxes_1_new_0_reg_3831;
                l1_maxes_2 <= l1_maxes_2_new_0_reg_3842;
                l1_maxes_3 <= l1_maxes_3_new_0_reg_3853;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                l1_read_col_offset <= select_ln140_fu_8535_p3;
                l2_write_col_offset <= select_ln129_1_fu_8491_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln222_fu_13271_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l1_read_row_offset <= select_ln222_1_fu_13277_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                l1_stripes_0_0_load_2_reg_16387 <= l1_stripes_0_0_q1;
                l1_stripes_0_1_load_2_reg_16394 <= l1_stripes_0_1_q1;
                l1_stripes_0_2_load_2_reg_16401 <= l1_stripes_0_2_q1;
                l1_stripes_0_3_load_2_reg_16408 <= l1_stripes_0_3_q1;
                l1_stripes_0_4_load_2_reg_16415 <= l1_stripes_0_4_q1;
                l1_stripes_0_5_load_2_reg_16422 <= l1_stripes_0_5_q1;
                l1_stripes_1_0_load_1_reg_16303 <= l1_stripes_1_0_q1;
                l1_stripes_1_1_load_1_reg_16310 <= l1_stripes_1_1_q1;
                l1_stripes_1_2_load_1_reg_16317 <= l1_stripes_1_2_q1;
                l1_stripes_1_3_load_1_reg_16324 <= l1_stripes_1_3_q1;
                l1_stripes_1_4_load_1_reg_16331 <= l1_stripes_1_4_q1;
                l1_stripes_1_5_load_1_reg_16338 <= l1_stripes_1_5_q1;
                l1_stripes_2_0_load_1_reg_16345 <= l1_stripes_2_0_q1;
                l1_stripes_2_0_load_reg_16225 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_1_reg_16352 <= l1_stripes_2_1_q1;
                l1_stripes_2_1_load_reg_16231 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_1_reg_16359 <= l1_stripes_2_2_q1;
                l1_stripes_2_2_load_reg_16237 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_1_reg_16366 <= l1_stripes_2_3_q1;
                l1_stripes_2_3_load_reg_16243 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_1_reg_16373 <= l1_stripes_2_4_q1;
                l1_stripes_2_4_load_reg_16249 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_1_reg_16380 <= l1_stripes_2_5_q1;
                l1_stripes_2_5_load_reg_16255 <= l1_stripes_2_5_q0;
                mul_ln98_1_reg_16208 <= mul_ln98_1_fu_6071_p2;
                mul_ln98_3_reg_16220 <= mul_ln98_3_fu_6081_p2;
                mul_ln98_5_reg_16268 <= mul_ln98_5_fu_6091_p2;
                mul_ln98_reg_16203 <= mul_ln98_fu_6065_p2;
                tmp_2_reg_16192 <= tmp_2_fu_6040_p8;
                tmp_8_reg_16213 <= grp_fu_4405_p8;
                    zext_ln98_12_reg_16261(7 downto 0) <= zext_ln98_12_fu_6087_p1(7 downto 0);
                    zext_ln98_2_reg_16198(7 downto 0) <= zext_ln98_2_fu_6061_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                l1_write_col_offset <= l1_write_col_offset_2_reg_3781;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                l1_write_col_offset_s_reg_15445 <= l1_write_col_offset;
                l1_write_row_offset_s_reg_15451 <= l1_write_row_offset;
                l3_outputs_0_load_reg_15496 <= l3_outputs_0;
                l3_outputs_10_load_reg_15546 <= l3_outputs_10;
                l3_outputs_1_load_reg_15501 <= l3_outputs_1;
                l3_outputs_2_load_reg_15506 <= l3_outputs_2;
                l3_outputs_3_load_reg_15511 <= l3_outputs_3;
                l3_outputs_4_load_reg_15516 <= l3_outputs_4;
                l3_outputs_5_load_reg_15521 <= l3_outputs_5;
                l3_outputs_6_load_reg_15526 <= l3_outputs_6;
                l3_outputs_7_load_reg_15531 <= l3_outputs_7;
                l3_outputs_8_load_reg_15536 <= l3_outputs_8;
                l3_outputs_9_load_reg_15541 <= l3_outputs_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l2_kernel_sums_0 <= ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4;
                l2_kernel_sums_1 <= ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4;
                l2_kernel_sums_2 <= ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4;
                l2_kernel_sums_3 <= ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4;
                l2_kernel_sums_4 <= ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4;
                l2_kernel_sums_5 <= ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4;
                l2_kernel_sums_6 <= ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4;
                l2_kernel_sums_7 <= ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    l2_maxes_addr_2_reg_15485(3) <= tmp_226_fu_4729_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_8_reg_15480(3) <= tmp_225_fu_4715_p3(4 - 1 downto 0)(3);
                l2_maxes_load_reg_15490 <= l2_maxes_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    l2_maxes_addr_3_reg_15679(3) <= tmp_227_fu_5249_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_4_reg_15685(3) <= tmp_228_fu_5263_p3(4 - 1 downto 0)(3);
                l2_maxes_load_2_reg_15691 <= l2_maxes_q0;
                l2_maxes_load_8_reg_15697 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    l2_maxes_addr_5_reg_15773(3) <= tmp_229_fu_5396_p3(4 - 1 downto 0)(3);
                    l2_maxes_addr_6_reg_15778(3) <= tmp_230_fu_5410_p3(4 - 1 downto 0)(3);
                l2_maxes_load_3_reg_15783 <= l2_maxes_q0;
                l2_maxes_load_4_reg_15789 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    l2_maxes_addr_7_reg_15815(3) <= tmp_231_fu_5508_p3(4 - 1 downto 0)(3);
                l2_maxes_load_5_reg_15821 <= l2_maxes_q0;
                l2_maxes_load_6_reg_15827 <= l2_maxes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_fu_4571_p2) and (trunc_ln152_1_fu_4547_p1 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    l2_maxes_addr_reg_15426(3) <= zext_ln182_fu_4590_p1(4 - 1 downto 0)(3);
                    tmp_224_reg_15415(3) <= tmp_224_fu_4582_p3(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln216_fu_13215_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l2_maxes_idx <= grp_fu_4395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                l2_maxes_load_7_reg_15853 <= l2_maxes_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (icmp_ln187_fu_13116_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l2_read_col_offset <= select_ln190_fu_13201_p3;
                l2_read_row_offset_n_reg_4028 <= select_ln194_fu_13192_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                l2_read_col_offset_l_reg_17044 <= l2_read_col_offset;
                    zext_ln161_reg_17049(15 downto 0) <= zext_ln161_fu_8374_p1(15 downto 0);
                    zext_ln172_15_reg_17106(16 downto 0) <= zext_ln172_15_fu_8394_p1(16 downto 0);
                    zext_ln172_reg_17054(15 downto 0) <= zext_ln172_fu_8378_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln231_fu_13336_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l2_read_row_offset <= select_ln231_1_fu_13342_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                l2_read_row_offset_l_reg_17433 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                l2_stripes_0_0_load_1_reg_17315 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_17213 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_17322 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_17220 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_17329 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_17227 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_17336 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_17234 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_17343 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_17241 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_17350 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_17248 <= l2_stripes_0_5_q0;
                    zext_ln172_28_reg_17357(16 downto 0) <= zext_ln172_28_fu_8561_p1(16 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                l2_stripes_0_0_load_2_reg_17670 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_17677 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_17684 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_17691 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_17698 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_17705 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_2_reg_17742 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_17526 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_17749 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_17533 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_17756 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_17540 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_17763 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_17547 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_17770 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_17554 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_17777 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_17561 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_1_reg_17568 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_17454 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_17575 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_17461 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_17582 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_17468 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_17589 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_17475 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_17596 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_17482 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_17603 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_17489 <= l2_stripes_2_5_q0;
                select_ln162_1_reg_17784 <= select_ln162_1_fu_8694_p3;
                select_ln162_2_reg_17800 <= select_ln162_2_fu_8742_p3;
                select_ln162_reg_17438 <= select_ln162_fu_8648_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                l2_stripes_1_0_load_1_reg_17957 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_17964 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_17971 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_17978 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_17985 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_17992 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_2_reg_17999 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_18006 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_18013 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_18020 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_18027 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_18034 <= l2_stripes_2_5_q0;
                l2_stripes_3_0_load_2_reg_18041 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_17858 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_18048 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_17865 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_18055 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_17872 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_18062 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_17879 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_18069 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_17886 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_18076 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_17893 <= l2_stripes_3_5_q0;
                mul_ln172_15_reg_17917 <= mul_ln172_15_fu_14485_p2;
                mul_ln172_16_reg_17922 <= mul_ln172_16_fu_14491_p2;
                mul_ln172_1_reg_17833 <= mul_ln172_1_fu_14449_p2;
                mul_ln172_3_reg_17838 <= mul_ln172_3_fu_14455_p2;
                mul_ln172_45_reg_18097 <= mul_ln172_45_fu_14497_p2;
                mul_ln172_47_reg_18102 <= mul_ln172_47_fu_14503_p2;
                mul_ln172_4_reg_17843 <= mul_ln172_4_fu_14461_p2;
                mul_ln172_5_reg_17848 <= mul_ln172_5_fu_14467_p2;
                mul_ln172_reg_17828 <= mul_ln172_fu_14443_p2;
                select_ln154_2_reg_17900 <= select_ln154_2_fu_8844_p3;
                select_ln154_6_reg_18083 <= select_ln154_6_fu_8891_p3;
                select_ln154_reg_17816 <= select_ln154_fu_8779_p3;
                    zext_ln172_16_reg_17905(15 downto 0) <= zext_ln172_16_fu_8851_p1(15 downto 0);
                    zext_ln172_1_reg_17823(15 downto 0) <= zext_ln172_1_fu_8786_p1(15 downto 0);
                    zext_ln172_40_reg_18088(15 downto 0) <= zext_ln172_40_fu_8898_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                l2_stripes_3_0_addr_reg_17014 <= zext_ln124_reg_16973(8 - 1 downto 0);
                l2_stripes_3_1_addr_reg_17019 <= zext_ln124_reg_16973(8 - 1 downto 0);
                l2_stripes_3_2_addr_reg_17024 <= zext_ln124_reg_16973(8 - 1 downto 0);
                l2_stripes_3_3_addr_reg_17029 <= zext_ln124_reg_16973(8 - 1 downto 0);
                l2_stripes_3_4_addr_reg_17034 <= zext_ln124_reg_16973(8 - 1 downto 0);
                l2_stripes_3_5_addr_reg_17039 <= zext_ln124_reg_16973(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                l2_stripes_3_0_load_1_reg_18161 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_18168 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_18175 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_18182 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_18189 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_18196 <= l2_stripes_3_5_q0;
                mul_ln172_10_reg_18130 <= mul_ln172_10_fu_14521_p2;
                mul_ln172_116_reg_18248 <= mul_ln172_116_fu_14557_p2;
                mul_ln172_118_reg_18253 <= mul_ln172_118_fu_14563_p2;
                mul_ln172_11_reg_18135 <= mul_ln172_11_fu_14527_p2;
                mul_ln172_12_reg_18140 <= mul_ln172_12_fu_14533_p2;
                mul_ln172_17_reg_18156 <= mul_ln172_17_fu_14545_p2;
                mul_ln172_7_reg_18115 <= mul_ln172_7_fu_14509_p2;
                mul_ln172_8_reg_18125 <= mul_ln172_8_fu_14515_p2;
                select_ln154_17_reg_18234 <= select_ln154_17_fu_9086_p3;
                select_ln154_1_reg_18107 <= select_ln154_1_fu_8938_p3;
                select_ln154_4_reg_18203 <= select_ln154_4_fu_9024_p3;
                select_ln154_7_reg_18211 <= select_ln154_7_fu_9053_p3;
                    zext_ln172_137_reg_18243(15 downto 0) <= zext_ln172_137_fu_9093_p1(15 downto 0);
                    zext_ln172_13_reg_18120(15 downto 0) <= zext_ln172_13_fu_8967_p1(15 downto 0);
                    zext_ln172_42_reg_18224(15 downto 0) <= zext_ln172_42_fu_9060_p1(15 downto 0);
                    zext_ln172_48_reg_18150(15 downto 0) <= zext_ln172_48_fu_8992_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                l2_write_col_offset_s_reg_16968 <= l2_write_col_offset;
                trunc_ln124_reg_16995 <= trunc_ln124_fu_8204_p1;
                    zext_ln124_reg_16973(15 downto 0) <= zext_ln124_fu_8194_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln222_1_fu_13285_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                l2_write_row_offset <= select_ln222_2_fu_13291_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                l3_outputs_11_load_reg_15703 <= l3_outputs_11;
                l3_outputs_12_load_reg_15708 <= l3_outputs_12;
                l3_outputs_13_load_reg_15713 <= l3_outputs_13;
                l3_outputs_14_load_reg_15718 <= l3_outputs_14;
                l3_outputs_15_load_reg_15723 <= l3_outputs_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                mul_ln172_106_reg_18969 <= mul_ln172_106_fu_15062_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                mul_ln172_120_reg_18258 <= mul_ln172_120_fu_14569_p2;
                mul_ln172_13_reg_18145 <= mul_ln172_13_fu_14539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                mul_ln172_14_reg_17912 <= mul_ln172_14_fu_14479_p2;
                mul_ln172_6_reg_17853 <= mul_ln172_6_fu_14473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                mul_ln172_25_reg_18301 <= mul_ln172_25_fu_14602_p2;
                mul_ln172_27_reg_18311 <= mul_ln172_27_fu_14614_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                mul_ln172_53_reg_18229 <= mul_ln172_53_fu_14551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                mul_ln172_57_reg_18473 <= mul_ln172_57_fu_14762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                mul_ln172_59_reg_18542 <= mul_ln172_59_fu_14774_p2;
                mul_ln172_60_reg_18547 <= mul_ln172_60_fu_14779_p2;
                mul_ln172_61_reg_18552 <= mul_ln172_61_fu_14784_p2;
                mul_ln172_64_reg_18576 <= mul_ln172_64_fu_14801_p2;
                mul_ln172_65_reg_18581 <= mul_ln172_65_fu_14807_p2;
                mul_ln172_66_reg_18586 <= mul_ln172_66_fu_14813_p2;
                mul_ln172_67_reg_18591 <= mul_ln172_67_fu_14819_p2;
                mul_ln172_68_reg_18596 <= mul_ln172_68_fu_14825_p2;
                mul_ln172_69_reg_18601 <= mul_ln172_69_fu_14831_p2;
                select_ln154_10_reg_18606 <= select_ln154_10_fu_10026_p3;
                select_ln154_11_reg_18617 <= select_ln154_11_fu_10055_p3;
                select_ln154_9_reg_18567 <= select_ln154_9_fu_9954_p3;
                    zext_ln172_2_reg_18532(19 downto 4) <= zext_ln172_2_fu_9891_p1(19 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                mul_ln172_62_reg_18557 <= mul_ln172_62_fu_14790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                mul_ln172_63_reg_18562 <= mul_ln172_63_fu_14795_p2;
                    sub_ln172_reg_18537(20 downto 4) <= sub_ln172_fu_9895_p2(20 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                mul_ln172_96_reg_18827 <= mul_ln172_96_fu_15003_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then
                reg_4439 <= l1_stripes_0_0_q0;
                reg_4443 <= l1_stripes_0_1_q0;
                reg_4447 <= l1_stripes_0_2_q0;
                reg_4451 <= l1_stripes_0_3_q0;
                reg_4455 <= l1_stripes_0_4_q0;
                reg_4459 <= l1_stripes_0_5_q0;
                reg_4463 <= l1_stripes_1_0_q0;
                reg_4467 <= l1_stripes_1_1_q0;
                reg_4471 <= l1_stripes_1_2_q0;
                reg_4475 <= l1_stripes_1_3_q0;
                reg_4479 <= l1_stripes_1_4_q0;
                reg_4483 <= l1_stripes_1_5_q0;
            end if;
        end if;
    end process;
    tmp_224_reg_15415(2 downto 0) <= "000";
    l2_maxes_addr_reg_15426(2 downto 0) <= "000";
    l2_maxes_addr_8_reg_15480(2 downto 0) <= "001";
    l2_maxes_addr_2_reg_15485(2 downto 0) <= "010";
    l2_maxes_addr_3_reg_15679(2 downto 0) <= "011";
    l2_maxes_addr_4_reg_15685(2 downto 0) <= "100";
    l2_maxes_addr_5_reg_15773(2 downto 0) <= "101";
    l2_maxes_addr_6_reg_15778(2 downto 0) <= "110";
    l2_maxes_addr_7_reg_15815(2 downto 0) <= "111";
    zext_ln98_4_reg_16048(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln98_8_reg_16118(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln98_2_reg_16198(14 downto 8) <= "0000000";
    zext_ln98_12_reg_16261(15 downto 8) <= "00000000";
    zext_ln98_76_reg_16575(15 downto 8) <= "00000000";
    zext_ln98_77_reg_16580(5 downto 0) <= "000000";
    zext_ln98_77_reg_16580(14) <= '0';
    zext_ln98_96_reg_16608(15 downto 8) <= "00000000";
    zext_ln98_106_reg_16629(0) <= '0';
    zext_ln98_106_reg_16629(13 downto 9) <= "00000";
    zext_ln98_108_reg_16640(14 downto 8) <= "0000000";
    zext_ln98_118_reg_16652(13 downto 8) <= "000000";
    add_ln110_92_reg_16706(1 downto 0) <= "00";
    sub_ln98_2_reg_16726(3 downto 0) <= "0000";
    zext_ln98_38_reg_16740(14 downto 8) <= "0000000";
    zext_ln98_48_reg_16745(14 downto 8) <= "0000000";
    zext_ln98_59_reg_16760(13 downto 8) <= "000000";
    sub_ln98_17_reg_16771(3 downto 0) <= "0000";
    shl_ln98_54_reg_16788(4 downto 0) <= "00000";
    zext_ln98_125_reg_16793(14 downto 8) <= "0000000";
    add_ln110_12_reg_16813(1 downto 0) <= "00";
    add_ln110_29_reg_16823(1 downto 0) <= "00";
    zext_ln98_14_reg_16873(14 downto 8) <= "0000000";
    shl_ln98_12_reg_16878(3 downto 0) <= "0000";
    zext_ln98_104_reg_16883(14 downto 8) <= "0000000";
    add_ln110_88_reg_16923(1 downto 0) <= "00";
    zext_ln124_reg_16973(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln161_reg_17049(16) <= '0';
    zext_ln172_reg_17054(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln172_15_reg_17106(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln172_28_reg_17357(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln172_1_reg_17823(23 downto 16) <= "00000000";
    zext_ln172_16_reg_17905(23 downto 16) <= "00000000";
    zext_ln172_40_reg_18088(23 downto 16) <= "00000000";
    zext_ln172_13_reg_18120(23 downto 16) <= "00000000";
    zext_ln172_48_reg_18150(22 downto 16) <= "0000000";
    zext_ln172_42_reg_18224(21 downto 16) <= "000000";
    zext_ln172_137_reg_18243(23 downto 16) <= "00000000";
    zext_ln172_19_reg_18286(23 downto 16) <= "00000000";
    zext_ln172_29_reg_18321(23 downto 16) <= "00000000";
    tmp_218_reg_18338(3 downto 0) <= "0000";
    shl_ln172_8_reg_18363(0) <= '0';
    zext_ln172_115_reg_18383(21 downto 16) <= "000000";
    zext_ln172_53_reg_18490(22 downto 16) <= "0000000";
    zext_ln172_2_reg_18532(3 downto 0) <= "0000";
    zext_ln172_2_reg_18532(20) <= '0';
    sub_ln172_reg_18537(3 downto 0) <= "0000";
    select_ln172_69_reg_18632(0) <= '0';
    zext_ln172_156_reg_18642(22 downto 16) <= "0000000";
    zext_ln172_109_reg_18758(23 downto 16) <= "00000000";
    zext_ln172_160_reg_18763(22 downto 16) <= "0000000";
    zext_ln172_125_reg_18867(23 downto 16) <= "00000000";
    select_ln172_3_reg_18929(1) <= '1';
    select_ln172_3_reg_18929(4 downto 3) <= "01";
    select_ln172_3_reg_18929(6) <= '0';
    select_ln172_11_reg_18934(2) <= '1';
    select_ln172_11_reg_18934(4 downto 4) <= "0";
    select_ln172_11_reg_18934(23 downto 7) <= "11111111111111111";
    select_ln172_53_reg_18939(6 downto 0) <= "0010111";
    select_ln172_54_reg_18944(1 downto 0) <= "01";
    select_ln172_54_reg_18944(5 downto 5) <= "1";
    select_ln172_54_reg_18944(23 downto 7) <= "11111111111111111";
    select_ln172_93_reg_18949(0) <= '0';
    select_ln172_93_reg_18949(22 downto 7) <= "0000000000000000";
    zext_ln172_134_reg_18974(23 downto 16) <= "00000000";
    select_ln172_22_reg_19034(6 downto 3) <= "1001";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_CS_fsm_state33, ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state33_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln110_100_fu_7260_p2 <= std_logic_vector(unsigned(add_ln110_98_fu_7252_p2) + unsigned(sext_ln110_62_fu_7257_p1));
    add_ln110_102_fu_7269_p2 <= std_logic_vector(unsigned(zext_ln98_76_reg_16575) + unsigned(sext_ln98_40_fu_7106_p1));
    add_ln110_103_fu_7274_p2 <= std_logic_vector(signed(sext_ln110_64_fu_7266_p1) + signed(add_ln110_102_fu_7269_p2));
    add_ln110_104_fu_7853_p2 <= std_logic_vector(signed(sext_ln110_63_fu_7847_p1) + signed(sext_ln110_65_fu_7850_p1));
    add_ln110_105_fu_7859_p2 <= std_logic_vector(signed(sext_ln110_61_fu_7844_p1) + signed(add_ln110_104_fu_7853_p2));
    add_ln110_12_fu_7176_p2 <= std_logic_vector(unsigned(sub_ln98_14_fu_6898_p2) + unsigned(sub_ln98_6_fu_6765_p2));
    add_ln110_13_fu_7620_p2 <= std_logic_vector(signed(sext_ln110_3_fu_7614_p1) + signed(sext_ln110_4_fu_7617_p1));
    add_ln110_14_fu_7630_p2 <= std_logic_vector(unsigned(zext_ln110_2_fu_7611_p1) + unsigned(sext_ln110_5_fu_7626_p1));
    add_ln110_15_fu_7640_p2 <= std_logic_vector(signed(sext_ln110_2_fu_7608_p1) + signed(sext_ln110_6_fu_7636_p1));
    add_ln110_17_fu_7649_p2 <= std_logic_vector(signed(sext_ln98_15_fu_7337_p1) + signed(zext_ln110_3_fu_7646_p1));
    add_ln110_19_fu_7662_p2 <= std_logic_vector(unsigned(zext_ln98_70_fu_7437_p1) + unsigned(zext_ln98_122_fu_7604_p1));
    add_ln110_1_fu_7154_p2 <= std_logic_vector(signed(sext_ln98_2_fu_6674_p1) + signed(sext_ln110_fu_7151_p1));
    add_ln110_20_fu_7672_p2 <= std_logic_vector(unsigned(zext_ln110_4_fu_7659_p1) + unsigned(zext_ln110_5_fu_7668_p1));
    add_ln110_21_fu_7682_p2 <= std_logic_vector(signed(sext_ln110_8_fu_7655_p1) + signed(zext_ln110_6_fu_7678_p1));
    add_ln110_23_fu_7695_p2 <= std_logic_vector(signed(sext_ln98_18_fu_7363_p1) + signed(zext_ln110_7_fu_7692_p1));
    add_ln110_25_fu_7185_p2 <= std_logic_vector(unsigned(zext_ln98_124_fu_7130_p1) + unsigned(sext_ln98_39_fu_7072_p1));
    add_ln110_26_fu_7191_p2 <= std_logic_vector(signed(sext_ln110_11_fu_7182_p1) + signed(add_ln110_25_fu_7185_p2));
    add_ln110_27_fu_7708_p2 <= std_logic_vector(signed(sext_ln110_10_fu_7701_p1) + signed(sext_ln110_12_fu_7705_p1));
    add_ln110_28_fu_7718_p2 <= std_logic_vector(signed(sext_ln110_9_fu_7688_p1) + signed(sext_ln110_13_fu_7714_p1));
    add_ln110_29_fu_7197_p2 <= std_logic_vector(unsigned(sub_ln98_10_fu_6847_p2) + unsigned(sext_ln98_7_fu_6729_p1));
    add_ln110_32_fu_7730_p2 <= std_logic_vector(signed(sext_ln98_21_fu_7426_p1) + signed(sext_ln110_17_fu_7727_p1));
    add_ln110_33_fu_7740_p2 <= std_logic_vector(signed(sext_ln110_16_fu_7724_p1) + signed(sext_ln110_18_fu_7736_p1));
    add_ln110_36_fu_7752_p2 <= std_logic_vector(unsigned(zext_ln98_16_fu_7296_p1) + unsigned(zext_ln98_17_fu_7307_p1));
    add_ln110_38_fu_7765_p2 <= std_logic_vector(unsigned(zext_ln110_8_fu_7758_p1) + unsigned(sext_ln110_21_fu_7762_p1));
    add_ln110_39_fu_7775_p2 <= std_logic_vector(signed(sext_ln110_20_fu_7749_p1) + signed(sext_ln110_22_fu_7771_p1));
    add_ln110_40_fu_7785_p2 <= std_logic_vector(unsigned(add_ln110_33_fu_7740_p2) + unsigned(sext_ln110_23_fu_7781_p1));
    add_ln110_45_fu_7797_p2 <= std_logic_vector(signed(sext_ln110_26_fu_7794_p1) + signed(grp_fu_14258_p3));
    add_ln110_46_fu_7802_p2 <= std_logic_vector(signed(sext_ln110_25_fu_7791_p1) + signed(add_ln110_45_fu_7797_p2));
    add_ln110_48_fu_7811_p2 <= std_logic_vector(signed(sext_ln98_19_fu_7394_p1) + signed(sext_ln110_28_fu_7808_p1));
    add_ln110_4_fu_8017_p2 <= std_logic_vector(signed(sext_ln110_7_fu_8011_p1) + signed(sext_ln110_14_fu_8014_p1));
    add_ln110_52_fu_8033_p2 <= std_logic_vector(signed(sext_ln110_29_fu_8027_p1) + signed(grp_fu_14424_p4));
    add_ln110_53_fu_8219_p2 <= std_logic_vector(signed(sext_ln110_27_fu_8213_p1) + signed(sext_ln110_31_fu_8216_p1));
    add_ln110_55_fu_7203_p2 <= std_logic_vector(unsigned(zext_ln98_20_fu_6719_p1) + unsigned(grp_fu_14157_p3));
    add_ln110_57_fu_8044_p2 <= std_logic_vector(signed(sext_ln98_17_fu_7954_p1) + signed(sext_ln110_34_fu_8041_p1));
    add_ln110_58_fu_8050_p2 <= std_logic_vector(signed(sext_ln110_33_fu_8038_p1) + signed(add_ln110_57_fu_8044_p2));
    add_ln110_5_fu_8225_p2 <= std_logic_vector(signed(sext_ln110_24_fu_8210_p1) + signed(add_ln110_53_fu_8219_p2));
    add_ln110_60_fu_7208_p2 <= std_logic_vector(signed(sext_ln98_41_fu_7126_p1) + signed(add_ln110_59_reg_16696));
    add_ln110_63_fu_8066_p2 <= std_logic_vector(signed(sext_ln110_36_fu_8060_p1) + signed(zext_ln110_11_fu_8063_p1));
    add_ln110_64_fu_8072_p2 <= std_logic_vector(unsigned(add_ln110_60_reg_16838) + unsigned(add_ln110_63_fu_8066_p2));
    add_ln110_65_fu_8081_p2 <= std_logic_vector(signed(sext_ln110_35_fu_8056_p1) + signed(sext_ln110_37_fu_8077_p1));
    add_ln110_66_fu_7817_p2 <= std_logic_vector(unsigned(sub_ln98_39_fu_7455_p2) + unsigned(zext_ln98_46_fu_7348_p1));
    add_ln110_6_fu_8241_p2 <= std_logic_vector(signed(sext_ln110_38_fu_8235_p1) + signed(sext_ln110_48_fu_8238_p1));
    add_ln110_70_fu_8099_p2 <= std_logic_vector(signed(sext_ln110_40_fu_8090_p1) + signed(sext_ln110_42_fu_8096_p1));
    add_ln110_73_fu_7823_p2 <= std_logic_vector(unsigned(sub_ln98_21_fu_7514_p2) + unsigned(sext_ln98_31_fu_7554_p1));
    add_ln110_75_fu_7832_p2 <= std_logic_vector(unsigned(add_ln110_73_fu_7823_p2) + unsigned(sext_ln110_46_fu_7829_p1));
    add_ln110_76_fu_8118_p2 <= std_logic_vector(signed(sext_ln110_45_fu_8112_p1) + signed(sext_ln110_47_fu_8115_p1));
    add_ln110_77_fu_8124_p2 <= std_logic_vector(signed(sext_ln110_43_fu_8105_p1) + signed(add_ln110_76_fu_8118_p2));
    add_ln110_79_fu_8133_p2 <= std_logic_vector(signed(sext_ln98_3_fu_7865_p1) + signed(zext_ln110_12_fu_8130_p1));
    add_ln110_7_fu_8410_p2 <= std_logic_vector(signed(sext_ln110_57_fu_8404_p1) + signed(sext_ln110_66_fu_8407_p1));
    add_ln110_82_fu_7216_p2 <= std_logic_vector(signed(sext_ln110_50_fu_7213_p1) + signed(grp_fu_14215_p3));
    add_ln110_83_fu_8142_p2 <= std_logic_vector(unsigned(add_ln110_79_fu_8133_p2) + unsigned(sext_ln110_51_fu_8139_p1));
    add_ln110_86_fu_8151_p2 <= std_logic_vector(signed(grp_fu_14399_p3) + signed(sext_ln110_53_fu_8148_p1));
    add_ln110_88_fu_7838_p2 <= std_logic_vector(unsigned(zext_ln98_47_fu_7359_p1) + unsigned(zext_ln98_46_fu_7348_p1));
    add_ln110_89_fu_8260_p2 <= std_logic_vector(signed(grp_fu_14435_p3) + signed(zext_ln110_13_fu_8257_p1));
    add_ln110_8_fu_7170_p2 <= std_logic_vector(signed(sext_ln110_1_fu_7160_p1) + signed(zext_ln110_1_fu_7167_p1));
    add_ln110_90_fu_8269_p2 <= std_logic_vector(signed(sext_ln110_54_fu_8254_p1) + signed(sext_ln110_55_fu_8265_p1));
    add_ln110_91_fu_8279_p2 <= std_logic_vector(signed(sext_ln110_52_fu_8251_p1) + signed(sext_ln110_56_fu_8275_p1));
    add_ln110_92_fu_6624_p2 <= std_logic_vector(unsigned(zext_ln98_78_fu_6297_p1) + unsigned(sub_ln98_23_fu_6401_p2));
    add_ln110_93_fu_7224_p2 <= std_logic_vector(signed(sext_ln98_20_fu_6910_p1) + signed(sext_ln110_58_fu_7221_p1));
    add_ln110_96_fu_7240_p2 <= std_logic_vector(signed(sext_ln110_60_fu_7234_p1) + signed(zext_ln110_14_fu_7237_p1));
    add_ln110_97_fu_7246_p2 <= std_logic_vector(signed(sext_ln110_59_fu_7230_p1) + signed(add_ln110_96_fu_7240_p2));
    add_ln110_98_fu_7252_p2 <= std_logic_vector(signed(sext_ln98_24_fu_6977_p1) + signed(sub_ln98_4_reg_16500));
    add_ln128_fu_8454_p2 <= std_logic_vector(unsigned(l2_write_col_offset_s_reg_16968) + unsigned(ap_const_lv16_1));
    add_ln132_fu_8465_p2 <= std_logic_vector(unsigned(l2_write_row_offset_2_reg_15933) + unsigned(ap_const_lv8_1));
    add_ln139_fu_8499_p2 <= std_logic_vector(unsigned(l1_read_col_offset_l_reg_15942) + unsigned(ap_const_lv16_2));
    add_ln143_fu_8516_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_1_reg_15925) + unsigned(ap_const_lv8_2));
    add_ln161_1_fu_8664_p2 <= std_logic_vector(unsigned(select_ln161_fu_8656_p3) + unsigned(l2_read_row_offset));
    add_ln161_2_fu_8718_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln161_3_fu_8710_p1));
    add_ln161_fu_8624_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln161_1_fu_8612_p1));
    add_ln162_1_fu_8688_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_1_fu_8682_p2));
    add_ln162_2_fu_8736_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_2_fu_8730_p2));
    add_ln162_fu_8642_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln164_fu_8636_p2));
    add_ln164_1_fu_8682_p2 <= std_logic_vector(unsigned(add_ln164_3_fu_8676_p2) + unsigned(zext_ln161_2_fu_8620_p1));
    add_ln164_2_fu_8730_p2 <= std_logic_vector(unsigned(zext_ln161_4_fu_8714_p1) + unsigned(trunc_ln161_fu_8616_p1));
    add_ln164_3_fu_8676_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln161_fu_8616_p1));
    add_ln164_fu_8636_p2 <= std_logic_vector(unsigned(zext_ln161_2_fu_8620_p1) + unsigned(trunc_ln161_fu_8616_p1));
    add_ln172_100_fu_12529_p2 <= std_logic_vector(unsigned(l2_kernel_sums_5) + unsigned(sext_ln172_98_fu_12312_p1));
    add_ln172_101_fu_11711_p2 <= std_logic_vector(unsigned(zext_ln172_136_fu_11637_p1) + unsigned(sext_ln172_91_fu_11561_p1));
    add_ln172_102_fu_12538_p2 <= std_logic_vector(signed(sext_ln172_161_fu_12535_p1) + signed(add_ln172_100_fu_12529_p2));
    add_ln172_103_fu_11394_p2 <= std_logic_vector(signed(sext_ln172_80_fu_11104_p1) + signed(mul_ln172_87_reg_18748));
    add_ln172_105_fu_12550_p2 <= std_logic_vector(unsigned(zext_ln172_145_fu_12547_p1) + unsigned(sext_ln172_55_fu_12126_p1));
    add_ln172_106_fu_12560_p2 <= std_logic_vector(signed(sext_ln172_163_fu_12556_p1) + signed(sext_ln172_162_fu_12544_p1));
    add_ln172_107_fu_12838_p2 <= std_logic_vector(signed(sext_ln172_164_fu_12835_p1) + signed(add_ln172_102_reg_19101));
    add_ln172_108_fu_10778_p2 <= std_logic_vector(unsigned(zext_ln172_86_fu_10425_p1) + unsigned(mul_ln172_4_reg_17843));
    add_ln172_109_fu_9857_p2 <= std_logic_vector(signed(sext_ln172_8_fu_9626_p1) + signed(sext_ln172_23_fu_9703_p1));
    add_ln172_10_fu_12687_p2 <= std_logic_vector(unsigned(l2_kernel_sums_0) + unsigned(sext_ln172_93_fu_12684_p1));
    add_ln172_110_fu_9863_p2 <= std_logic_vector(unsigned(add_ln172_109_fu_9857_p2) + unsigned(sext_ln172_15_fu_9632_p1));
    add_ln172_111_fu_12849_p2 <= std_logic_vector(signed(sext_ln172_166_fu_12846_p1) + signed(sext_ln172_165_fu_12843_p1));
    add_ln172_112_fu_9605_p2 <= std_logic_vector(unsigned(zext_ln172_23_fu_9433_p1) + unsigned(zext_ln172_135_fu_9564_p1));
    add_ln172_114_fu_12569_p2 <= std_logic_vector(signed(grp_fu_15150_p3) + signed(sext_ln172_41_fu_12033_p1));
    add_ln172_115_fu_12578_p2 <= std_logic_vector(signed(sext_ln172_167_fu_12574_p1) + signed(zext_ln172_146_fu_12566_p1));
    add_ln172_116_fu_12855_p2 <= std_logic_vector(unsigned(add_ln172_115_reg_19111) + unsigned(add_ln172_111_fu_12849_p2));
    add_ln172_117_fu_12864_p2 <= std_logic_vector(signed(sext_ln172_168_fu_12860_p1) + signed(add_ln172_107_fu_12838_p2));
    add_ln172_118_fu_12587_p2 <= std_logic_vector(unsigned(l2_kernel_sums_6) + unsigned(sext_ln172_99_fu_12316_p1));
    add_ln172_119_fu_11765_p2 <= std_logic_vector(signed(sext_ln172_105_fu_11647_p1) + signed(sext_ln172_92_fu_11564_p1));
    add_ln172_120_fu_12596_p2 <= std_logic_vector(signed(sext_ln172_171_fu_12593_p1) + signed(add_ln172_118_fu_12587_p2));
    add_ln172_121_fu_11399_p2 <= std_logic_vector(unsigned(select_ln172_110_fu_11177_p3) + unsigned(sext_ln172_77_fu_11080_p1));
    add_ln172_122_fu_10783_p2 <= std_logic_vector(signed(sext_ln172_49_fu_10297_p1) + signed(sext_ln172_73_fu_10637_p1));
    add_ln172_123_fu_12605_p2 <= std_logic_vector(unsigned(add_ln172_122_reg_18718) + unsigned(sext_ln172_57_fu_12176_p1));
    add_ln172_124_fu_12610_p2 <= std_logic_vector(unsigned(add_ln172_123_fu_12605_p2) + unsigned(sext_ln172_172_fu_12602_p1));
    add_ln172_125_fu_12988_p2 <= std_logic_vector(signed(sext_ln172_173_fu_12985_p1) + signed(add_ln172_120_reg_19116));
    add_ln172_126_fu_10789_p2 <= std_logic_vector(signed(sext_ln172_65_fu_10438_p1) + signed(sext_ln172_3_fu_10122_p1));
    add_ln172_127_fu_9611_p2 <= std_logic_vector(signed(sext_ln172_9_fu_9366_p1) + signed(sext_ln172_24_fu_9498_p1));
    add_ln172_129_fu_12876_p2 <= std_logic_vector(signed(sext_ln172_175_fu_12873_p1) + signed(sext_ln172_174_fu_12870_p1));
    add_ln172_12_fu_12696_p2 <= std_logic_vector(signed(sext_ln172_107_fu_12693_p1) + signed(add_ln172_10_fu_12687_p2));
    add_ln172_130_fu_12616_p2 <= std_logic_vector(signed(sext_ln172_17_fu_11903_p1) + signed(sext_ln172_30_fu_11962_p1));
    add_ln172_132_fu_12622_p2 <= std_logic_vector(signed(grp_fu_15157_p3) + signed(zext_ln172_52_fu_12037_p1));
    add_ln172_133_fu_12631_p2 <= std_logic_vector(signed(sext_ln172_177_fu_12627_p1) + signed(add_ln172_130_fu_12616_p2));
    add_ln172_134_fu_12889_p2 <= std_logic_vector(signed(sext_ln172_178_fu_12886_p1) + signed(sext_ln172_176_fu_12882_p1));
    add_ln172_135_fu_12996_p2 <= std_logic_vector(signed(sext_ln172_179_fu_12993_p1) + signed(add_ln172_125_fu_12988_p2));
    add_ln172_136_fu_12647_p2 <= std_logic_vector(unsigned(l2_kernel_sums_7) + unsigned(sext_ln172_101_fu_12329_p1));
    add_ln172_137_fu_11771_p2 <= std_logic_vector(unsigned(zext_ln172_166_fu_11657_p1) + unsigned(zext_ln172_163_fu_11567_p1));
    add_ln172_138_fu_12656_p2 <= std_logic_vector(unsigned(zext_ln172_151_fu_12653_p1) + unsigned(add_ln172_136_fu_12647_p2));
    add_ln172_139_fu_11405_p2 <= std_logic_vector(signed(sext_ln172_83_fu_11191_p1) + signed(mul_ln172_88_reg_18753));
    add_ln172_13_fu_11342_p2 <= std_logic_vector(signed(sext_ln172_78_fu_11084_p1) + signed(zext_ln172_103_fu_11023_p1));
    add_ln172_140_fu_10795_p2 <= std_logic_vector(unsigned(select_ln172_71_fu_10305_p3) + unsigned(zext_ln172_158_fu_10648_p1));
    add_ln172_141_fu_11017_p2 <= std_logic_vector(signed(sext_ln172_181_fu_11014_p1) + signed(sext_ln172_58_fu_10822_p1));
    add_ln172_142_fu_11783_p2 <= std_logic_vector(signed(sext_ln172_182_fu_11780_p1) + signed(sext_ln172_180_fu_11777_p1));
    add_ln172_143_fu_13005_p2 <= std_logic_vector(signed(sext_ln172_183_fu_13002_p1) + signed(add_ln172_138_reg_19131));
    add_ln172_144_fu_10801_p2 <= std_logic_vector(unsigned(zext_ln172_88_fu_10448_p1) + unsigned(select_ln172_7_fu_10139_p3));
    add_ln172_145_fu_13013_p2 <= std_logic_vector(signed(sext_ln172_188_fu_13010_p1) + signed(add_ln172_143_fu_13005_p2));
    add_ln172_146_fu_9617_p2 <= std_logic_vector(signed(sext_ln172_10_fu_9386_p1) + signed(sext_ln172_25_fu_9508_p1));
    add_ln172_147_fu_9872_p2 <= std_logic_vector(signed(sext_ln172_185_fu_9869_p1) + signed(sext_ln172_16_fu_9635_p1));
    add_ln172_148_fu_12898_p2 <= std_logic_vector(unsigned(add_ln172_147_reg_18522) + unsigned(sext_ln172_184_fu_12895_p1));
    add_ln172_149_fu_9878_p2 <= std_logic_vector(signed(sext_ln172_19_fu_9696_p1) + signed(zext_ln172_39_fu_9713_p1));
    add_ln172_14_fu_10932_p2 <= std_logic_vector(signed(sext_ln172_44_fu_10807_p1) + signed(sext_ln172_66_fu_10825_p1));
    add_ln172_150_fu_12662_p2 <= std_logic_vector(signed(sext_ln172_34_fu_11968_p1) + signed(zext_ln172_150_fu_12644_p1));
    add_ln172_151_fu_12906_p2 <= std_logic_vector(unsigned(add_ln172_150_reg_19136) + unsigned(sext_ln172_43_fu_12681_p1));
    add_ln172_152_fu_12911_p2 <= std_logic_vector(unsigned(add_ln172_151_fu_12906_p2) + unsigned(sext_ln172_186_fu_12903_p1));
    add_ln172_153_fu_12921_p2 <= std_logic_vector(signed(sext_ln172_187_fu_12917_p1) + signed(add_ln172_148_fu_12898_p2));
    add_ln172_15_fu_10938_p2 <= std_logic_vector(unsigned(add_ln172_14_fu_10932_p2) + unsigned(sext_ln172_50_fu_10813_p1));
    add_ln172_16_fu_11348_p2 <= std_logic_vector(unsigned(add_ln172_15_reg_18773) + unsigned(add_ln172_13_fu_11342_p2));
    add_ln172_17_fu_12705_p2 <= std_logic_vector(signed(sext_ln172_108_fu_12702_p1) + signed(add_ln172_12_fu_12696_p2));
    add_ln172_18_fu_10709_p2 <= std_logic_vector(signed(sext_ln172_59_fu_10330_p1) + signed(zext_ln172_21_fu_10062_p1));
    add_ln172_1_fu_8388_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln161_fu_8374_p1));
    add_ln172_20_fu_12346_p2 <= std_logic_vector(signed(sext_ln172_110_fu_12343_p1) + signed(sext_ln172_11_fu_11882_p1));
    add_ln172_21_fu_12717_p2 <= std_logic_vector(signed(sext_ln172_111_fu_12714_p1) + signed(sext_ln172_109_fu_12711_p1));
    add_ln172_22_fu_9574_p2 <= std_logic_vector(signed(mul_ln172_22_reg_18291) + signed(zext_ln172_34_fu_9524_p1));
    add_ln172_23_fu_11670_p2 <= std_logic_vector(signed(sext_ln172_31_fu_11424_p1) + signed(sext_ln172_106_fu_11667_p1));
    add_ln172_24_fu_12358_p2 <= std_logic_vector(signed(sext_ln172_114_fu_12355_p1) + signed(sext_ln172_35_fu_11971_p1));
    add_ln172_25_fu_12364_p2 <= std_logic_vector(unsigned(add_ln172_24_fu_12358_p2) + unsigned(sext_ln172_113_fu_12352_p1));
    add_ln172_26_fu_12730_p2 <= std_logic_vector(signed(sext_ln172_115_fu_12727_p1) + signed(sext_ln172_112_fu_12723_p1));
    add_ln172_27_fu_12740_p2 <= std_logic_vector(signed(sext_ln172_116_fu_12736_p1) + signed(add_ln172_17_fu_12705_p2));
    add_ln172_28_fu_12370_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln172_94_fu_12186_p1));
    add_ln172_29_fu_11676_p2 <= std_logic_vector(signed(sext_ln172_102_fu_11600_p1) + signed(sext_ln172_86_fu_11528_p1));
    add_ln172_2_fu_9679_p2 <= std_logic_vector(unsigned(zext_ln172_24_fu_9645_p1) + unsigned(zext_ln172_26_fu_9676_p1));
    add_ln172_30_fu_12379_p2 <= std_logic_vector(signed(sext_ln172_117_fu_12376_p1) + signed(add_ln172_28_fu_12370_p2));
    add_ln172_31_fu_10944_p2 <= std_logic_vector(unsigned(zext_ln172_161_fu_10909_p1) + unsigned(mul_ln172_83_fu_14918_p2));
    add_ln172_32_fu_10949_p2 <= std_logic_vector(signed(sext_ln172_45_fu_10810_p1) + signed(zext_ln172_91_fu_10828_p1));
    add_ln172_33_fu_10955_p2 <= std_logic_vector(unsigned(add_ln172_32_fu_10949_p2) + unsigned(sext_ln172_51_fu_10816_p1));
    add_ln172_34_fu_11359_p2 <= std_logic_vector(signed(sext_ln172_119_fu_11356_p1) + signed(sext_ln172_118_fu_11353_p1));
    add_ln172_35_fu_12388_p2 <= std_logic_vector(signed(sext_ln172_120_fu_12385_p1) + signed(add_ln172_30_fu_12379_p2));
    add_ln172_36_fu_10715_p2 <= std_logic_vector(signed(sext_ln172_60_fu_10340_p1) + signed(sext_ln172_fu_10065_p1));
    add_ln172_37_fu_9329_p2 <= std_logic_vector(unsigned(zext_ln172_12_fu_9115_p1) + unsigned(mul_ln172_30_fu_14626_p2));
    add_ln172_38_fu_9582_p2 <= std_logic_vector(signed(sext_ln172_122_fu_9579_p1) + signed(sext_ln172_12_fu_9390_p1));
    add_ln172_39_fu_10967_p2 <= std_logic_vector(signed(sext_ln172_123_fu_10964_p1) + signed(sext_ln172_121_fu_10961_p1));
    add_ln172_3_fu_8556_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln161_reg_17049));
    add_ln172_40_fu_9588_p2 <= std_logic_vector(unsigned(zext_ln172_90_fu_9393_p1) + unsigned(sext_ln172_26_fu_9534_p1));
    add_ln172_41_fu_9334_p2 <= std_logic_vector(signed(mul_ln172_45_reg_18097) + signed(zext_ln172_139_fu_9326_p1));
    add_ln172_42_fu_9339_p2 <= std_logic_vector(unsigned(add_ln172_41_fu_9334_p2) + unsigned(sext_ln172_36_fu_9283_p1));
    add_ln172_43_fu_9827_p2 <= std_logic_vector(signed(sext_ln172_125_fu_9824_p1) + signed(sext_ln172_124_fu_9821_p1));
    add_ln172_44_fu_10976_p2 <= std_logic_vector(signed(sext_ln172_126_fu_10973_p1) + signed(add_ln172_39_fu_10967_p2));
    add_ln172_45_fu_12397_p2 <= std_logic_vector(signed(sext_ln172_127_fu_12394_p1) + signed(add_ln172_35_fu_12388_p2));
    add_ln172_46_fu_12410_p2 <= std_logic_vector(unsigned(l2_kernel_sums_2) + unsigned(sext_ln172_96_fu_12228_p1));
    add_ln172_47_fu_11682_p2 <= std_logic_vector(signed(sext_ln172_103_fu_11610_p1) + signed(sext_ln172_88_fu_11551_p1));
    add_ln172_48_fu_12419_p2 <= std_logic_vector(signed(sext_ln172_128_fu_12416_p1) + signed(add_ln172_46_fu_12410_p2));
    add_ln172_49_fu_10982_p2 <= std_logic_vector(unsigned(zext_ln172_162_fu_10919_p1) + unsigned(mul_ln172_84_fu_14925_p2));
    add_ln172_4_fu_10202_p2 <= std_logic_vector(unsigned(zext_ln172_56_fu_10187_p1) + unsigned(zext_ln172_57_fu_10198_p1));
    add_ln172_50_fu_10721_p2 <= std_logic_vector(unsigned(select_ln172_66_fu_10212_p3) + unsigned(sext_ln172_67_fu_10481_p1));
    add_ln172_51_fu_10990_p2 <= std_logic_vector(signed(sext_ln172_130_fu_10987_p1) + signed(zext_ln172_71_fu_10819_p1));
    add_ln172_52_fu_11371_p2 <= std_logic_vector(signed(sext_ln172_131_fu_11368_p1) + signed(sext_ln172_129_fu_11365_p1));
    add_ln172_53_fu_12954_p2 <= std_logic_vector(signed(sext_ln172_132_fu_12951_p1) + signed(add_ln172_48_reg_19071));
    add_ln172_54_fu_10727_p2 <= std_logic_vector(signed(sext_ln172_62_fu_10391_p1) + signed(sext_ln172_2_fu_10115_p1));
    add_ln172_55_fu_9345_p2 <= std_logic_vector(signed(sext_ln172_7_fu_9118_p1) + signed(sext_ln172_20_fu_9228_p1));
    add_ln172_56_fu_10737_p2 <= std_logic_vector(unsigned(add_ln172_55_reg_18353) + unsigned(sext_ln172_13_fu_10145_p1));
    add_ln172_57_fu_10742_p2 <= std_logic_vector(unsigned(add_ln172_56_fu_10737_p2) + unsigned(sext_ln172_133_fu_10733_p1));
    add_ln172_59_fu_12755_p2 <= std_logic_vector(signed(sext_ln172_32_fu_12672_p1) + signed(zext_ln172_140_fu_12746_p1));
    add_ln172_5_fu_10250_p2 <= std_logic_vector(unsigned(zext_ln172_63_fu_10246_p1) + unsigned(zext_ln172_62_fu_10235_p1));
    add_ln172_60_fu_12761_p2 <= std_logic_vector(unsigned(add_ln172_59_fu_12755_p2) + unsigned(sext_ln172_37_fu_12675_p1));
    add_ln172_61_fu_12771_p2 <= std_logic_vector(signed(sext_ln172_136_fu_12767_p1) + signed(sext_ln172_135_fu_12752_p1));
    add_ln172_62_fu_12777_p2 <= std_logic_vector(unsigned(add_ln172_61_fu_12771_p2) + unsigned(sext_ln172_134_fu_12749_p1));
    add_ln172_63_fu_12962_p2 <= std_logic_vector(signed(sext_ln172_137_fu_12959_p1) + signed(add_ln172_53_fu_12954_p2));
    add_ln172_64_fu_12425_p2 <= std_logic_vector(unsigned(l2_kernel_sums_3) + unsigned(zext_ln172_128_fu_12232_p1));
    add_ln172_65_fu_11688_p2 <= std_logic_vector(signed(mul_ln172_110_fu_15081_p2) + signed(sext_ln172_89_fu_11555_p1));
    add_ln172_66_fu_12434_p2 <= std_logic_vector(signed(sext_ln172_139_fu_12431_p1) + signed(add_ln172_64_fu_12425_p2));
    add_ln172_67_fu_10996_p2 <= std_logic_vector(signed(sext_ln172_79_fu_10929_p1) + signed(sext_ln172_74_fu_10865_p1));
    add_ln172_68_fu_10748_p2 <= std_logic_vector(unsigned(zext_ln172_60_fu_10219_p1) + unsigned(sext_ln172_68_fu_10519_p1));
    add_ln172_69_fu_10754_p2 <= std_logic_vector(unsigned(add_ln172_68_fu_10748_p2) + unsigned(sext_ln172_52_fu_10311_p1));
    add_ln172_6_fu_10268_p2 <= std_logic_vector(unsigned(zext_ln172_66_fu_10264_p1) + unsigned(zext_ln172_65_fu_10260_p1));
    add_ln172_70_fu_11383_p2 <= std_logic_vector(signed(sext_ln172_141_fu_11380_p1) + signed(sext_ln172_140_fu_11377_p1));
    add_ln172_71_fu_12786_p2 <= std_logic_vector(signed(sext_ln172_142_fu_12783_p1) + signed(add_ln172_66_reg_19081));
    add_ln172_74_fu_12446_p2 <= std_logic_vector(signed(sext_ln172_144_fu_12443_p1) + signed(zext_ln172_17_fu_11886_p1));
    add_ln172_75_fu_12456_p2 <= std_logic_vector(signed(sext_ln172_145_fu_12452_p1) + signed(sext_ln172_143_fu_12440_p1));
    add_ln172_76_fu_9594_p2 <= std_logic_vector(unsigned(select_ln172_27_fu_9407_p3) + unsigned(sext_ln172_29_fu_9544_p1));
    add_ln172_77_fu_9354_p2 <= std_logic_vector(signed(sext_ln172_33_fu_9260_p1) + signed(sext_ln172_138_fu_9351_p1));
    add_ln172_78_fu_9360_p2 <= std_logic_vector(unsigned(add_ln172_77_fu_9354_p2) + unsigned(sext_ln172_38_fu_9322_p1));
    add_ln172_79_fu_9839_p2 <= std_logic_vector(signed(sext_ln172_147_fu_9836_p1) + signed(sext_ln172_146_fu_9833_p1));
    add_ln172_7_fu_12138_p2 <= std_logic_vector(unsigned(zext_ln172_76_fu_12130_p1) + unsigned(zext_ln172_77_fu_12134_p1));
    add_ln172_80_fu_12462_p2 <= std_logic_vector(unsigned(add_ln172_79_reg_18507) + unsigned(add_ln172_75_fu_12456_p2));
    add_ln172_81_fu_12794_p2 <= std_logic_vector(signed(sext_ln172_148_fu_12791_p1) + signed(add_ln172_71_fu_12786_p2));
    add_ln172_82_fu_12477_p2 <= std_logic_vector(unsigned(l2_kernel_sums_4) + unsigned(sext_ln172_97_fu_12281_p1));
    add_ln172_83_fu_11693_p2 <= std_logic_vector(signed(sext_ln172_104_fu_11627_p1) + signed(sext_ln172_90_fu_11558_p1));
    add_ln172_84_fu_12486_p2 <= std_logic_vector(signed(sext_ln172_149_fu_12483_p1) + signed(add_ln172_82_fu_12477_p2));
    add_ln172_85_fu_11389_p2 <= std_logic_vector(signed(mul_ln172_93_fu_14984_p2) + signed(sext_ln172_75_fu_11026_p1));
    add_ln172_86_fu_10760_p2 <= std_logic_vector(signed(sext_ln172_47_fu_10222_p1) + signed(sext_ln172_71_fu_10592_p1));
    add_ln172_87_fu_10766_p2 <= std_logic_vector(unsigned(add_ln172_86_fu_10760_p2) + unsigned(sext_ln172_53_fu_10314_p1));
    add_ln172_88_fu_11705_p2 <= std_logic_vector(signed(sext_ln172_151_fu_11702_p1) + signed(sext_ln172_150_fu_11699_p1));
    add_ln172_89_fu_12971_p2 <= std_logic_vector(signed(sext_ln172_152_fu_12968_p1) + signed(add_ln172_84_reg_19091));
    add_ln172_8_fu_11477_p2 <= std_logic_vector(unsigned(zext_ln172_118_fu_11469_p1) + unsigned(zext_ln172_117_fu_11458_p1));
    add_ln172_90_fu_10772_p2 <= std_logic_vector(unsigned(zext_ln172_84_fu_10412_p1) + unsigned(zext_ln172_37_fu_10119_p1));
    add_ln172_91_fu_9845_p2 <= std_logic_vector(unsigned(zext_ln172_46_fu_9623_p1) + unsigned(sext_ln172_22_fu_9700_p1));
    add_ln172_92_fu_9851_p2 <= std_logic_vector(unsigned(add_ln172_91_fu_9845_p2) + unsigned(sext_ln172_14_fu_9629_p1));
    add_ln172_93_fu_11008_p2 <= std_logic_vector(signed(sext_ln172_153_fu_11005_p1) + signed(zext_ln172_141_fu_11002_p1));
    add_ln172_94_fu_9600_p2 <= std_logic_vector(unsigned(zext_ln172_104_fu_9413_p1) + unsigned(mul_ln172_40_fu_14692_p2));
    add_ln172_95_fu_12492_p2 <= std_logic_vector(unsigned(zext_ln172_143_fu_11965_p1) + unsigned(zext_ln172_169_fu_12474_p1));
    add_ln172_96_fu_12809_p2 <= std_logic_vector(unsigned(zext_ln172_142_fu_12806_p1) + unsigned(sext_ln172_39_fu_12678_p1));
    add_ln172_97_fu_12819_p2 <= std_logic_vector(signed(sext_ln172_156_fu_12815_p1) + signed(sext_ln172_155_fu_12803_p1));
    add_ln172_98_fu_12829_p2 <= std_logic_vector(signed(sext_ln172_157_fu_12825_p1) + signed(sext_ln172_154_fu_12800_p1));
    add_ln172_99_fu_12979_p2 <= std_logic_vector(signed(sext_ln172_158_fu_12976_p1) + signed(add_ln172_89_fu_12971_p2));
    add_ln172_9_fu_12289_p2 <= std_logic_vector(unsigned(zext_ln172_126_fu_12196_p1) + unsigned(zext_ln172_132_fu_12285_p1));
    add_ln172_fu_10099_p2 <= std_logic_vector(unsigned(zext_ln172_2_reg_18532) + unsigned(zext_ln172_4_fu_10095_p1));
    add_ln189_fu_13169_p2 <= std_logic_vector(unsigned(l2_read_col_offset_l_reg_17044) + unsigned(ap_const_lv16_2));
    add_ln193_fu_13181_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_17433) + unsigned(ap_const_lv8_2));
    add_ln221_fu_13226_p2 <= std_logic_vector(unsigned(l1_iteration_load_reg_15204) + unsigned(ap_const_lv32_1));
    add_ln225_fu_13237_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_reg_3899) + unsigned(ap_const_lv8_2));
    add_ln227_fu_13257_p2 <= std_logic_vector(unsigned(l2_write_row_offset_1_reg_3923) + unsigned(ap_const_lv8_FF));
    add_ln230_fu_13299_p2 <= std_logic_vector(unsigned(l2_iteration_load_reg_15227) + unsigned(ap_const_lv32_1));
    add_ln237_fu_13065_p2 <= std_logic_vector(unsigned(l3_iteration_load_reg_15431) + unsigned(ap_const_lv32_1));
    add_ln45_1_fu_5307_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_1_reg_15670));
    add_ln45_2_fu_5419_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_3_reg_15764));
    add_ln45_3_fu_5517_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_5_reg_15806));
    add_ln45_4_fu_5601_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_7_reg_15844));
    add_ln45_5_fu_5685_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_9_reg_15870));
    add_ln45_6_fu_5769_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln46_11_fu_5708_p3));
    add_ln45_7_fu_5073_p2 <= std_logic_vector(unsigned(select_ln46_13_fu_5040_p3) + unsigned(ap_const_lv8_1));
    add_ln45_fu_5160_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_15467));
    add_ln49_1_fu_5318_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_reg_15664));
    add_ln49_2_fu_5430_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_2_reg_15758));
    add_ln49_3_fu_5528_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_4_reg_15800));
    add_ln49_4_fu_5612_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_6_reg_15838));
    add_ln49_5_fu_5696_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_8_reg_15864));
    add_ln49_6_fu_5028_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln46_10_reg_15884));
    add_ln49_7_fu_5085_p2 <= std_logic_vector(unsigned(select_ln46_12_fu_5033_p3) + unsigned(ap_const_lv16_1));
    add_ln49_fu_5171_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_15445));
    add_ln84_1_fu_5949_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln84_fu_5941_p3));
    add_ln84_2_fu_6003_p2 <= std_logic_vector(unsigned(zext_ln84_2_fu_5995_p1) + unsigned(l1_read_row_offset));
    add_ln84_fu_5843_p2 <= std_logic_vector(unsigned(zext_ln84_fu_5831_p1) + unsigned(l1_read_row_offset));
    add_ln85_1_fu_5973_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln87_1_fu_5967_p2));
    add_ln85_2_fu_6021_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln87_2_fu_6015_p2));
    add_ln85_fu_5861_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln87_fu_5855_p2));
    add_ln87_1_fu_5967_p2 <= std_logic_vector(unsigned(zext_ln84_1_fu_5839_p1) + unsigned(add_ln87_3_fu_5961_p2));
    add_ln87_2_fu_6015_p2 <= std_logic_vector(unsigned(zext_ln84_3_fu_5999_p1) + unsigned(trunc_ln84_fu_5835_p1));
    add_ln87_3_fu_5961_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln84_fu_5835_p1));
    add_ln87_fu_5855_p2 <= std_logic_vector(unsigned(zext_ln84_1_fu_5839_p1) + unsigned(trunc_ln84_fu_5835_p1));
    add_ln91_1_fu_5903_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(add_ln91_fu_5875_p2));
    add_ln91_2_fu_5925_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(add_ln91_fu_5875_p2));
    add_ln91_fu_5875_p2 <= std_logic_vector(unsigned(zext_ln75_fu_5820_p1) + unsigned(l1_read_col_offset));
    add_ln98_1_fu_6797_p2 <= std_logic_vector(unsigned(zext_ln98_39_fu_6783_p1) + unsigned(zext_ln98_40_fu_6793_p1));
    add_ln98_2_fu_6807_p2 <= std_logic_vector(signed(add_ln98_reg_16528) + signed(zext_ln98_41_fu_6803_p1));
    and_ln152_fu_4571_p2 <= (xor_ln152_fu_4565_p2 and icmp_ln152_fu_4551_p2);
    and_ln202_fu_4623_p2 <= (xor_ln202_fu_4617_p2 and icmp_ln202_fu_4603_p2);
    and_ln253_fu_13088_p2 <= (icmp_ln253_fu_13076_p2 and icmp_ln253_1_fu_13082_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state2_assign_proc : process(in_r_TVALID, weights_TVALID, icmp_ln37_reg_15223, and_ln202_reg_15436)
    begin
                ap_block_state2 <= (((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state33_io_assign_proc : process(out_r_TREADY, icmp_ln238_reg_19211, ap_predicate_op3421_write_state33)
    begin
                ap_block_state33_io <= (((icmp_ln238_reg_19211 = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0)) or ((ap_predicate_op3421_write_state33 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0)));
    end process;


    ap_condition_10658_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, ap_block_state33_io)
    begin
                ap_condition_10658 <= ((trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33));
    end process;


    ap_condition_10661_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, ap_block_state33_io)
    begin
                ap_condition_10661 <= ((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33));
    end process;


    ap_condition_1409_assign_proc : process(ap_ce, icmp_ln71_reg_15921, ap_CS_fsm_state17)
    begin
                ap_condition_1409 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state33, ap_ce, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8 <= l1_write_col_offset_1_reg_3763;

    ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_0_new_reg_3934)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4 <= l2_kernel_sums_0_new_reg_3934;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_1_new_reg_3944)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4 <= l2_kernel_sums_1_new_reg_3944;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_2_new_reg_3954)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4 <= l2_kernel_sums_2_new_reg_3954;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_3_new_reg_3964)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4 <= l2_kernel_sums_3_new_reg_3964;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_4_new_reg_3974)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4 <= l2_kernel_sums_4_new_reg_3974;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_5_new_reg_3984)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4 <= l2_kernel_sums_5_new_reg_3984;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_6_new_reg_3994)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4 <= l2_kernel_sums_6_new_reg_3994;
        end if; 
    end process;


    ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4_assign_proc : process(ap_CS_fsm_state33, trunc_ln152_1_reg_15240, and_ln152_reg_15406, l2_kernel_sums_7_new_reg_4004)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4 <= l2_kernel_sums_7_new_reg_4004;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6_assign_proc : process(ap_CS_fsm_state33, and_ln152_reg_15406, l2_read_row_offset_f_reg_4014, icmp_ln190_fu_13174_p2, icmp_ln187_fu_13116_p2)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
            if ((icmp_ln187_fu_13116_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 <= ap_const_lv1_0;
            elsif ((icmp_ln187_fu_13116_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 <= icmp_ln190_fu_13174_p2;
            else 
                ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 <= l2_read_row_offset_f_reg_4014;
            end if;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 <= l2_read_row_offset_f_reg_4014;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6_assign_proc : process(ap_CS_fsm_state33, and_ln152_reg_15406, icmp_ln187_fu_13116_p2, select_ln194_fu_13192_p3, l2_read_row_offset_n_reg_4028)
    begin
        if (((ap_const_lv1_1 = and_ln152_reg_15406) and (icmp_ln187_fu_13116_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6 <= select_ln194_fu_13192_p3;
        else 
            ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6 <= l2_read_row_offset_n_reg_4028;
        end if; 
    end process;


    ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, add_ln237_reg_19206)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 <= add_ln237_reg_19206;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 <= ap_const_lv32_400;
            else 
                ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_0_flag_0_reg_4042)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4 <= l3_outputs_0_flag_0_reg_4042;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 <= ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 <= "X";
            end if;
        else 
            ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_0_load_reg_15496, l3_outputs_0_loc_0_reg_4054)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4 <= l3_outputs_0_load_reg_15496;
        else 
            ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4 <= l3_outputs_0_loc_0_reg_4054;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 <= ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_10_load_reg_15546, l3_outputs_10_loc_0_reg_4144)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4 <= l3_outputs_10_load_reg_15546;
        else 
            ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4 <= l3_outputs_10_loc_0_reg_4144;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 <= ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_11_load_reg_15703, l3_outputs_11_loc_0_reg_4153)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4 <= l3_outputs_11_load_reg_15703;
        else 
            ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4 <= l3_outputs_11_loc_0_reg_4153;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 <= ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_12_load_reg_15708, l3_outputs_12_loc_0_reg_4162)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4 <= l3_outputs_12_load_reg_15708;
        else 
            ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4 <= l3_outputs_12_loc_0_reg_4162;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 <= ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_13_load_reg_15713, l3_outputs_13_loc_0_reg_4171)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4 <= l3_outputs_13_load_reg_15713;
        else 
            ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4 <= l3_outputs_13_loc_0_reg_4171;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 <= ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_14_load_reg_15718, l3_outputs_14_loc_0_reg_4180)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4 <= l3_outputs_14_load_reg_15718;
        else 
            ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4 <= l3_outputs_14_loc_0_reg_4180;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 <= ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_15_load_reg_15723, l3_outputs_15_loc_0_reg_4189)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4 <= l3_outputs_15_load_reg_15723;
        else 
            ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4 <= l3_outputs_15_loc_0_reg_4189;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 <= ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_1_load_reg_15501, l3_outputs_1_loc_0_reg_4063)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4 <= l3_outputs_1_load_reg_15501;
        else 
            ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4 <= l3_outputs_1_loc_0_reg_4063;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 <= ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_2_load_reg_15506, l3_outputs_2_loc_0_reg_4072)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4 <= l3_outputs_2_load_reg_15506;
        else 
            ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4 <= l3_outputs_2_loc_0_reg_4072;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 <= ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_3_load_reg_15511, l3_outputs_3_loc_0_reg_4081)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4 <= l3_outputs_3_load_reg_15511;
        else 
            ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4 <= l3_outputs_3_loc_0_reg_4081;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 <= ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_4_load_reg_15516, l3_outputs_4_loc_0_reg_4090)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4 <= l3_outputs_4_load_reg_15516;
        else 
            ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4 <= l3_outputs_4_loc_0_reg_4090;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 <= ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_5_load_reg_15521, l3_outputs_5_loc_0_reg_4099)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4 <= l3_outputs_5_load_reg_15521;
        else 
            ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4 <= l3_outputs_5_loc_0_reg_4099;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 <= ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_6_load_reg_15526, l3_outputs_6_loc_0_reg_4108)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4 <= l3_outputs_6_load_reg_15526;
        else 
            ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4 <= l3_outputs_6_loc_0_reg_4108;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 <= ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_7_load_reg_15531, l3_outputs_7_loc_0_reg_4117)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4 <= l3_outputs_7_load_reg_15531;
        else 
            ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4 <= l3_outputs_7_loc_0_reg_4117;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 <= ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_8_load_reg_15536, l3_outputs_8_loc_0_reg_4126)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4 <= l3_outputs_8_load_reg_15536;
        else 
            ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4 <= l3_outputs_8_loc_0_reg_4126;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 <= ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4_assign_proc : process(and_ln202_reg_15436, ap_CS_fsm_state33, l3_outputs_9_load_reg_15541, l3_outputs_9_loc_0_reg_4135)
    begin
        if (((ap_const_lv1_0 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4 <= l3_outputs_9_load_reg_15541;
        else 
            ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4 <= l3_outputs_9_loc_0_reg_4135;
        end if; 
    end process;


    ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 <= ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4;
            elsif ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 <= ap_const_lv32_0;
            else 
                ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op3421_write_state33_assign_proc : process(icmp_ln238_reg_19211, and_ln253_reg_19215)
    begin
                ap_predicate_op3421_write_state33 <= ((ap_const_lv1_1 = and_ln253_reg_19215) and (icmp_ln238_reg_19211 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33, ap_ce, ap_block_state33_io)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_13949_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13957_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13965_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13973_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13981_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13989_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_13997_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_14005_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_14013_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_14021_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_14029_p0 <= sext_ln205_fu_4792_p1(24 - 1 downto 0);
    grp_fu_14037_p0 <= sext_ln205_reg_15551(24 - 1 downto 0);
    grp_fu_14044_p0 <= sext_ln205_reg_15551(24 - 1 downto 0);
    grp_fu_14051_p0 <= sext_ln205_reg_15551(24 - 1 downto 0);
    grp_fu_14058_p0 <= sext_ln205_reg_15551(24 - 1 downto 0);
    grp_fu_14065_p0 <= sext_ln205_reg_15551(24 - 1 downto 0);
    grp_fu_14072_p0 <= ap_const_lv16_6F(8 - 1 downto 0);
    grp_fu_14072_p1 <= zext_ln98_12_reg_16261(8 - 1 downto 0);
    grp_fu_14079_p0 <= ap_const_lv16_FFAD(8 - 1 downto 0);
    grp_fu_14079_p1 <= zext_ln98_12_reg_16261(8 - 1 downto 0);
    grp_fu_14079_p2 <= grp_fu_14079_p20(9 - 1 downto 0);
    grp_fu_14079_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_7_fu_6159_p3),16));
    grp_fu_14086_p0 <= ap_const_lv15_3D(7 - 1 downto 0);
    grp_fu_14086_p1 <= grp_fu_14086_p10(8 - 1 downto 0);
    grp_fu_14086_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_6097_p8),15));
    grp_fu_14086_p2 <= std_logic_vector(unsigned(zext_ln98_36_fu_6206_p1) - unsigned(zext_ln98_35_fu_6194_p1));
    grp_fu_14094_p0 <= ap_const_lv15_7FD4(7 - 1 downto 0);
    grp_fu_14094_p1 <= grp_fu_14094_p10(8 - 1 downto 0);
    grp_fu_14094_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_6171_p8),15));
    grp_fu_14101_p0 <= ap_const_lv16_FFA1(8 - 1 downto 0);
    grp_fu_14101_p1 <= grp_fu_14101_p10(8 - 1 downto 0);
    grp_fu_14101_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4487_p8),16));
    grp_fu_14109_p0 <= ap_const_lv15_2A(7 - 1 downto 0);
    grp_fu_14109_p1 <= grp_fu_14109_p10(8 - 1 downto 0);
    grp_fu_14109_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_6220_p8),15));
    grp_fu_14117_p0 <= ap_const_lv15_37(7 - 1 downto 0);
    grp_fu_14117_p1 <= grp_fu_14117_p10(8 - 1 downto 0);
    grp_fu_14117_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_6342_p8),15));
    grp_fu_14117_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_65) * unsigned(mul_ln98_28_fu_6271_p1), 16));
    grp_fu_14125_p0 <= ap_const_lv14_3FED(6 - 1 downto 0);
    grp_fu_14125_p1 <= grp_fu_14125_p10(8 - 1 downto 0);
    grp_fu_14125_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_6342_p8),14));
    grp_fu_14125_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv14_1D) * unsigned(mul_ln98_12_fu_6153_p1), 14));
    grp_fu_14133_p0 <= ap_const_lv16_FFBB(8 - 1 downto 0);
    grp_fu_14133_p1 <= grp_fu_14133_p10(8 - 1 downto 0);
    grp_fu_14133_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_115_fu_6407_p8),16));
    grp_fu_14141_p0 <= ap_const_lv15_6E(8 - 1 downto 0);
    grp_fu_14141_p1 <= grp_fu_14141_p10(8 - 1 downto 0);
    grp_fu_14141_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_133_fu_6504_p8),15));
    grp_fu_14141_p2 <= grp_fu_14141_p20(12 - 1 downto 0);
    grp_fu_14141_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_56_fu_6595_p3),15));
    grp_fu_14149_p0 <= ap_const_lv14_3FE6(6 - 1 downto 0);
    grp_fu_14149_p1 <= grp_fu_14149_p10(8 - 1 downto 0);
    grp_fu_14149_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_fu_6563_p8),14));
    grp_fu_14149_p2 <= grp_fu_14149_p20(9 - 1 downto 0);
    grp_fu_14149_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_45_fu_6492_p3),14));
    grp_fu_14157_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14157_p1 <= grp_fu_14157_p10(8 - 1 downto 0);
    grp_fu_14157_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_16513),13));
    grp_fu_14165_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14165_p1 <= grp_fu_14165_p10(8 - 1 downto 0);
    grp_fu_14165_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_16513),15));
    grp_fu_14165_p2 <= zext_ln98_20_fu_6719_p1(11 - 1 downto 0);
    grp_fu_14174_p0 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_14174_p1 <= grp_fu_14174_p10(8 - 1 downto 0);
    grp_fu_14174_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_16520),14));
    grp_fu_14174_p2 <= zext_ln98_72_fu_6937_p1(14 - 1 downto 0);
    grp_fu_14182_p0 <= ap_const_lv15_26(7 - 1 downto 0);
    grp_fu_14182_p1 <= grp_fu_14182_p10(8 - 1 downto 0);
    grp_fu_14182_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_16520),15));
    grp_fu_14182_p2 <= grp_fu_14182_p20(14 - 1 downto 0);
    grp_fu_14182_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_46_fu_6991_p3),15));
    grp_fu_14191_p0 <= ap_const_lv15_26(7 - 1 downto 0);
    grp_fu_14191_p1 <= grp_fu_14191_p10(8 - 1 downto 0);
    grp_fu_14191_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_reg_16541),15));
    grp_fu_14191_p2 <= grp_fu_14191_p20(15 - 1 downto 0);
    grp_fu_14191_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_2_reg_16676),16));
    grp_fu_14200_p0 <= ap_const_lv15_37(7 - 1 downto 0);
    grp_fu_14200_p1 <= grp_fu_14200_p10(8 - 1 downto 0);
    grp_fu_14200_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4504_p8),15));
    grp_fu_14207_p0 <= ap_const_lv15_7FC6(7 - 1 downto 0);
    grp_fu_14207_p1 <= grp_fu_14207_p10(8 - 1 downto 0);
    grp_fu_14207_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_115_reg_16603),15));
    grp_fu_14207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_3D) * unsigned(mul_ln98_45_fu_7002_p1), 15));
    grp_fu_14215_p0 <= ap_const_lv15_25(7 - 1 downto 0);
    grp_fu_14215_p1 <= zext_ln98_125_fu_7133_p1(8 - 1 downto 0);
    grp_fu_14224_p0 <= ap_const_lv16_4C(8 - 1 downto 0);
    grp_fu_14224_p1 <= grp_fu_14224_p10(8 - 1 downto 0);
    grp_fu_14224_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_reg_16663),16));
    grp_fu_14233_p0 <= ap_const_lv15_7FDB(7 - 1 downto 0);
    grp_fu_14233_p1 <= grp_fu_14233_p10(8 - 1 downto 0);
    grp_fu_14233_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_reg_16663),15));
    grp_fu_14241_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14241_p1 <= grp_fu_14241_p10(8 - 1 downto 0);
    grp_fu_14241_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_reg_16663),13));
    grp_fu_14249_p0 <= ap_const_lv15_7FC7(7 - 1 downto 0);
    grp_fu_14249_p1 <= grp_fu_14249_p10(8 - 1 downto 0);
    grp_fu_14249_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_16731),15));
    grp_fu_14258_p0 <= ap_const_lv15_7FD6(7 - 1 downto 0);
    grp_fu_14258_p1 <= grp_fu_14258_p10(8 - 1 downto 0);
    grp_fu_14258_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_16495),15));
    grp_fu_14267_p0 <= ap_const_lv14_3FE6(6 - 1 downto 0);
    grp_fu_14267_p1 <= grp_fu_14267_p10(8 - 1 downto 0);
    grp_fu_14267_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_16513),14));
    grp_fu_14275_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14275_p1 <= zext_ln98_38_reg_16740(8 - 1 downto 0);
    grp_fu_14275_p2 <= grp_fu_14275_p20(10 - 1 downto 0);
    grp_fu_14275_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_36_fu_7471_p3),15));
    grp_fu_14283_p0 <= ap_const_lv14_19(6 - 1 downto 0);
    grp_fu_14283_p1 <= zext_ln98_59_reg_16760(8 - 1 downto 0);
    grp_fu_14290_p0 <= ap_const_lv16_46(8 - 1 downto 0);
    grp_fu_14290_p1 <= grp_fu_14290_p10(8 - 1 downto 0);
    grp_fu_14290_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_reg_16598),16));
    grp_fu_14299_p0 <= ap_const_lv16_6F(8 - 1 downto 0);
    grp_fu_14299_p1 <= zext_ln98_96_reg_16608(8 - 1 downto 0);
    grp_fu_14306_p0 <= ap_const_lv15_4C(8 - 1 downto 0);
    grp_fu_14306_p1 <= grp_fu_14306_p10(8 - 1 downto 0);
    grp_fu_14306_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_reg_16614),15));
    grp_fu_14306_p2 <= grp_fu_14306_p20(11 - 1 downto 0);
    grp_fu_14306_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_29_fu_7441_p3),15));
    grp_fu_14315_p0 <= ap_const_lv15_52(8 - 1 downto 0);
    grp_fu_14315_p1 <= grp_fu_14315_p10(8 - 1 downto 0);
    grp_fu_14315_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_reg_16622),15));
    grp_fu_14315_p2 <= grp_fu_14315_p20(13 - 1 downto 0);
    grp_fu_14315_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_54_reg_16788),15));
    grp_fu_14324_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_14324_p1 <= grp_fu_14324_p10(8 - 1 downto 0);
    grp_fu_14324_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_reg_16645),13));
    grp_fu_14333_p0 <= ap_const_lv15_7FCC(7 - 1 downto 0);
    grp_fu_14333_p1 <= zext_ln98_125_reg_16793(8 - 1 downto 0);
    grp_fu_14333_p2 <= grp_fu_14333_p20(9 - 1 downto 0);
    grp_fu_14333_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_35_fu_7460_p3),15));
    grp_fu_14341_p0 <= ap_const_lv16_5E(8 - 1 downto 0);
    grp_fu_14341_p1 <= zext_ln98_12_reg_16261(8 - 1 downto 0);
    grp_fu_14349_p0 <= ap_const_lv15_7FD2(7 - 1 downto 0);
    grp_fu_14349_p1 <= zext_ln98_14_reg_16873(8 - 1 downto 0);
    grp_fu_14356_p0 <= ap_const_lv14_2D(7 - 1 downto 0);
    grp_fu_14356_p1 <= zext_ln98_27_fu_7903_p1(8 - 1 downto 0);
    grp_fu_14356_p2 <= grp_fu_14356_p20(12 - 1 downto 0);
    grp_fu_14356_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_12_reg_16878),14));
    grp_fu_14365_p0 <= ap_const_lv15_3D(7 - 1 downto 0);
    grp_fu_14365_p1 <= zext_ln98_48_reg_16745(8 - 1 downto 0);
    grp_fu_14365_p2 <= grp_fu_14365_p20(14 - 1 downto 0);
    grp_fu_14365_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_6_fu_7892_p3),15));
    grp_fu_14373_p0 <= ap_const_lv15_2B(7 - 1 downto 0);
    grp_fu_14373_p1 <= grp_fu_14373_p10(8 - 1 downto 0);
    grp_fu_14373_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_reg_16755),15));
    grp_fu_14382_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14382_p1 <= grp_fu_14382_p10(8 - 1 downto 0);
    grp_fu_14382_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_reg_16776),13));
    grp_fu_14390_p0 <= ap_const_lv14_19(6 - 1 downto 0);
    grp_fu_14390_p1 <= grp_fu_14390_p10(8 - 1 downto 0);
    grp_fu_14390_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_reg_16776),14));
    grp_fu_14399_p0 <= ap_const_lv16_4E(8 - 1 downto 0);
    grp_fu_14399_p1 <= zext_ln98_96_reg_16608(8 - 1 downto 0);
    grp_fu_14407_p0 <= ap_const_lv16_45(8 - 1 downto 0);
    grp_fu_14407_p1 <= grp_fu_14407_p10(8 - 1 downto 0);
    grp_fu_14407_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_reg_16614),16));
    grp_fu_14416_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_14416_p1 <= zext_ln98_104_reg_16883(8 - 1 downto 0);
    grp_fu_14424_p0 <= grp_fu_14424_p00(8 - 1 downto 0);
    grp_fu_14424_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_139_reg_16783),9));
    grp_fu_14424_p1 <= grp_fu_14424_p10(8 - 1 downto 0);
    grp_fu_14424_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_reg_16663),9));
    grp_fu_14424_p2 <= ap_const_lv17_4F(8 - 1 downto 0);
    grp_fu_14435_p0 <= ap_const_lv15_7FDA(7 - 1 downto 0);
    grp_fu_14435_p1 <= zext_ln98_2_reg_16198(8 - 1 downto 0);
    grp_fu_15122_p0 <= select_ln172_3_reg_18929(8 - 1 downto 0);
    grp_fu_15122_p1 <= zext_ln172_1_reg_17823(16 - 1 downto 0);
    grp_fu_15129_p0 <= select_ln172_11_reg_18934(8 - 1 downto 0);
    grp_fu_15129_p1 <= zext_ln172_13_reg_18120(16 - 1 downto 0);
    grp_fu_15135_p0 <= grp_fu_15135_p00(8 - 1 downto 0);
    grp_fu_15135_p00 <= 
        ap_const_lv24_2B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB2;
    grp_fu_15135_p1 <= zext_ln172_19_reg_18286(16 - 1 downto 0);
    grp_fu_15142_p0 <= grp_fu_15142_p00(8 - 1 downto 0);
    grp_fu_15142_p00 <= 
        ap_const_lv24_FFFFA0 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_32;
    grp_fu_15142_p1 <= zext_ln172_29_reg_18321(16 - 1 downto 0);
    grp_fu_15150_p0 <= select_ln172_53_reg_18939(8 - 1 downto 0);
    grp_fu_15150_p1 <= zext_ln172_40_reg_18088(16 - 1 downto 0);
    grp_fu_15157_p0 <= select_ln172_54_reg_18944(8 - 1 downto 0);
    grp_fu_15157_p1 <= zext_ln172_40_reg_18088(16 - 1 downto 0);
    grp_fu_15164_p0 <= select_ln172_93_reg_18949(8 - 1 downto 0);
    grp_fu_15164_p1 <= zext_ln172_156_reg_18642(16 - 1 downto 0);
    grp_fu_15164_p2 <= grp_fu_15164_p20(21 - 1 downto 0);
    grp_fu_15164_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_69_reg_18632),23));
    grp_fu_15171_p0 <= grp_fu_15171_p00(8 - 1 downto 0);
    grp_fu_15171_p00 <= 
        ap_const_lv24_FFFFB9 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB0;
    grp_fu_15171_p1 <= zext_ln172_134_reg_18974(16 - 1 downto 0);
    grp_fu_15198_p0 <= select_ln172_22_reg_19034(8 - 1 downto 0);
    grp_fu_15198_p1 <= zext_ln172_16_reg_17905(16 - 1 downto 0);

    grp_fu_4395_p0_assign_proc : process(ap_CS_fsm_state1, l2_maxes_idx, ap_CS_fsm_state33, l2_maxes_idx_load_reg_15410)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_4395_p0 <= l2_maxes_idx_load_reg_15410;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_4395_p0 <= l2_maxes_idx;
        else 
            grp_fu_4395_p0 <= "X";
        end if; 
    end process;

    grp_fu_4395_p2 <= (grp_fu_4395_p0 xor ap_const_lv1_1);
    grp_fu_4400_p2 <= std_logic_vector(unsigned(l1_write_row_offset_s_reg_15451) + unsigned(ap_const_lv8_1));
    icmp_ln117_1_fu_8289_p2 <= "1" when (signed(sext_ln110_32_fu_8231_p1) > signed(l1_maxes_1)) else "0";
    icmp_ln117_2_fu_8307_p2 <= "1" when (signed(sext_ln110_49_fu_8247_p1) > signed(l1_maxes_2)) else "0";
    icmp_ln117_3_fu_8424_p2 <= "1" when (signed(sext_ln110_67_fu_8416_p1) > signed(l1_maxes_3)) else "0";
    icmp_ln117_fu_8160_p2 <= "1" when (signed(sext_ln110_15_fu_8023_p1) > signed(l1_maxes_0)) else "0";
    icmp_ln120_fu_6035_p2 <= "1" when (trunc_ln37_reg_15212 = ap_const_lv2_3) else "0";
    icmp_ln129_fu_8459_p2 <= "1" when (add_ln128_fu_8454_p2 = ap_const_lv16_81) else "0";
    icmp_ln133_fu_8470_p2 <= "1" when (add_ln132_fu_8465_p2 = ap_const_lv8_6) else "0";
    icmp_ln140_fu_8504_p2 <= "1" when (add_ln139_fu_8499_p2 = ap_const_lv16_100) else "0";
    icmp_ln144_fu_8521_p2 <= "1" when (add_ln143_fu_8516_p2 = ap_const_lv8_6) else "0";
    icmp_ln152_fu_4551_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_BFF)) else "0";
    icmp_ln162_1_fu_8670_p2 <= "1" when (unsigned(add_ln161_1_fu_8664_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln162_2_fu_8724_p2 <= "1" when (unsigned(add_ln161_2_fu_8718_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln162_fu_8630_p2 <= "1" when (unsigned(add_ln161_fu_8624_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln182_1_fu_12927_p2 <= "1" when (signed(add_ln172_45_reg_19059) > signed(l2_maxes_load_2_reg_15691)) else "0";
    icmp_ln182_2_fu_13030_p2 <= "1" when (signed(add_ln172_63_fu_12962_p2) > signed(l2_maxes_load_8_reg_15697)) else "0";
    icmp_ln182_3_fu_12938_p2 <= "1" when (signed(add_ln172_81_fu_12794_p2) > signed(l2_maxes_load_3_reg_15783)) else "0";
    icmp_ln182_4_fu_13043_p2 <= "1" when (signed(add_ln172_99_reg_19185) > signed(l2_maxes_load_4_reg_15789)) else "0";
    icmp_ln182_5_fu_13094_p2 <= "1" when (signed(add_ln172_117_reg_19163) > signed(l2_maxes_load_5_reg_15821)) else "0";
    icmp_ln182_6_fu_13054_p2 <= "1" when (signed(add_ln172_135_reg_19192) > signed(l2_maxes_load_6_reg_15827)) else "0";
    icmp_ln182_7_fu_13105_p2 <= "1" when (signed(add_ln172_145_reg_19199) > signed(l2_maxes_load_7_reg_15853)) else "0";
    icmp_ln182_fu_13019_p2 <= "1" when (signed(add_ln172_27_reg_19141) > signed(l2_maxes_load_reg_15490)) else "0";
    icmp_ln187_fu_13116_p2 <= "1" when (trunc_ln152_reg_15234 = ap_const_lv3_7) else "0";
    icmp_ln190_fu_13174_p2 <= "1" when (add_ln189_fu_13169_p2 = ap_const_lv16_80) else "0";
    icmp_ln194_fu_13186_p2 <= "1" when (add_ln193_fu_13181_p2 = ap_const_lv8_6) else "0";
    icmp_ln202_fu_4603_p2 <= "1" when (signed(l3_iteration) > signed(ap_const_lv32_BFF)) else "0";
    icmp_ln216_fu_13215_p2 <= "1" when (trunc_ln152_reg_15234 = ap_const_lv3_7) else "0";
    icmp_ln222_fu_13231_p2 <= "1" when (add_ln221_fu_13226_p2 = ap_const_lv32_10200) else "0";
    icmp_ln226_fu_13243_p2 <= "1" when (add_ln225_fu_13237_p2 = ap_const_lv8_6) else "0";
    icmp_ln231_fu_13304_p2 <= "1" when (add_ln230_fu_13299_p2 = ap_const_lv32_10400) else "0";
    icmp_ln238_fu_13070_p2 <= "1" when (add_ln237_fu_13065_p2 = ap_const_lv32_10400) else "0";
    icmp_ln247_10_fu_13642_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_11_fu_13670_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_12_fu_13698_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_13_fu_13726_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_14_fu_13754_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_15_fu_13782_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_1_fu_13390_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_2_fu_13418_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_3_fu_13446_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_4_fu_13474_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_5_fu_13502_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_6_fu_13530_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_7_fu_13558_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_8_fu_13586_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_9_fu_13614_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln247_fu_13362_p2 <= "1" when (signed(ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4) > signed(ap_const_lv32_0)) else "0";
    icmp_ln253_1_fu_13082_p2 <= "1" when (signed(add_ln237_fu_13065_p2) < signed(ap_const_lv32_408)) else "0";
    icmp_ln253_fu_13076_p2 <= "1" when (signed(add_ln237_fu_13065_p2) > signed(ap_const_lv32_400)) else "0";
    icmp_ln37_fu_4533_p2 <= "1" when (unsigned(trunc_ln37_1_fu_4529_p1) < unsigned(ap_const_lv9_C0)) else "0";
    icmp_ln46_1_fu_5312_p2 <= "1" when (add_ln45_1_fu_5307_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_2_fu_5424_p2 <= "1" when (add_ln45_2_fu_5419_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_3_fu_5522_p2 <= "1" when (add_ln45_3_fu_5517_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_4_fu_5606_p2 <= "1" when (add_ln45_4_fu_5601_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_5_fu_5690_p2 <= "1" when (add_ln45_5_fu_5685_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_6_fu_5023_p2 <= "1" when (add_ln45_6_reg_15893 = ap_const_lv8_3) else "0";
    icmp_ln46_7_fu_5079_p2 <= "1" when (add_ln45_7_fu_5073_p2 = ap_const_lv8_3) else "0";
    icmp_ln46_fu_5165_p2 <= "1" when (add_ln45_fu_5160_p2 = ap_const_lv8_3) else "0";
    icmp_ln55_fu_5143_p2 <= "1" when (trunc_ln37_1_reg_15217 = ap_const_lv9_5F) else "0";
    icmp_ln61_fu_4998_p2 <= "1" when (trunc_ln37_1_reg_15217 = ap_const_lv9_1FF) else "0";
    icmp_ln65_fu_5003_p2 <= "1" when (grp_fu_4400_p2 = ap_const_lv8_6) else "0";
    icmp_ln71_fu_5793_p2 <= "1" when (tmp_216_fu_5784_p4 = ap_const_lv22_0) else "0";
    icmp_ln85_1_fu_5955_p2 <= "1" when (unsigned(add_ln84_1_fu_5949_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln85_2_fu_6009_p2 <= "1" when (unsigned(add_ln84_2_fu_6003_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln85_fu_5849_p2 <= "1" when (unsigned(add_ln84_fu_5843_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(in_r_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223)
    begin
        if (((icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce)
    begin
        if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_0_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_0_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_0_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_0_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_0_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_0_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_0_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_0_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_0_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_0_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_0_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_0_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_0_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_0_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_1_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_1_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_1_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_1_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_1_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_1_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_1_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_1_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_1_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_1_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_1_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_1_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_1_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_1_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_2_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_2_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_2_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_2_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_2_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_2_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_2_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_2_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_2_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_2_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_2_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_2_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_2_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_2_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_3_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_3_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_3_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_3_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_3_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_3_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_3_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_3_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_3_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_3_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_3_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_3_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_3_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_3_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_4_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_4_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_4_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_4_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_4_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_4_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_4_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_4_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_4_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_4_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_4_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_4_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_4_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_4_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_4_reg_16048, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_0_5_address0 <= zext_ln98_4_reg_16048(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_5_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_8_fu_5931_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_0_5_address1 <= zext_ln98_8_fu_5931_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_5_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_5_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_5_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_5_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_5_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_5_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_5_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_5_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_0_5_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_0_5_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_0_5_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4)) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_0_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_0_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_0_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_0_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_0_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_0_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_0_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_0_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_0_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_0_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_0_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_0_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_0_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_0_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_1_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_1_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_1_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_1_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_1_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_1_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_1_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_1_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_1_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_1_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_1_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_1_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_1_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_1_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_2_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_2_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_2_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_2_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_2_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_2_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_2_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_2_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_2_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_2_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_2_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_2_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_2_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_2_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_3_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_3_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_3_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_3_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_3_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_3_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_3_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_3_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_3_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_3_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_3_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_3_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_3_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_3_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_4_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_4_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_4_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_4_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_4_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_4_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_4_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_4_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_4_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_4_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_4_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_4_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_4_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_4_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if ((((trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_1_5_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_5_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_1_5_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_5_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_5_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_5_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_5_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_5_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_5_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_5_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_5_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_1_5_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_1_5_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_1_5_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4)) and (trunc_ln44_fu_4702_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_0_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_0_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_0_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_0_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_0_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_0_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_0_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_0_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_0_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_0_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_0_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_0_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_0_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_0_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_1_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_1_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_1_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_1_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_1_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_1_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_1_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_1_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_1_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_1_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_1_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_1_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_1_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_1_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_2_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_2_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_2_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_2_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_2_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_2_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_2_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_2_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_2_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_2_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_2_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_2_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_2_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_2_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_3_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_3_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_3_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_3_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_3_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_3_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_3_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_3_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_3_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_3_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_3_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_3_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_3_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_3_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_4_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_4_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_4_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_4_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_4_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_4_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_4_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_4_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_4_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_4_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_4_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_4_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_4_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_4_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and (trunc_ln44_1_reg_15476 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln98_8_reg_16118, zext_ln98_fu_5881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l1_stripes_2_5_address0 <= zext_ln98_8_reg_16118(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_5_address0 <= zext_ln98_fu_5881_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln98_4_fu_5909_p1, zext_ln44_fu_4676_p1, zext_ln44_7_fu_5047_p1, zext_ln44_1_fu_5218_p1, zext_ln44_2_fu_5365_p1, zext_ln44_3_fu_5477_p1, zext_ln44_4_fu_5575_p1, zext_ln44_5_fu_5659_p1, zext_ln44_6_fu_5743_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            l1_stripes_2_5_address1 <= zext_ln98_4_fu_5909_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_5_address1 <= zext_ln44_6_fu_5743_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_5_address1 <= zext_ln44_5_fu_5659_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_5_address1 <= zext_ln44_4_fu_5575_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_5_address1 <= zext_ln44_3_fu_5477_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_5_address1 <= zext_ln44_2_fu_5365_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_5_address1 <= zext_ln44_1_fu_5218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_5_address1 <= zext_ln44_7_fu_5047_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_5_address1 <= zext_ln44_fu_4676_p1(9 - 1 downto 0);
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_CS_fsm_state2, tmp_data_V_1_reg_15456, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, p_Result_7_reg_15899, trunc_ln681_fu_4654_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(55 downto 48);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(47 downto 40);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(39 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(31 downto 24);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(23 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l1_stripes_2_5_d1 <= tmp_data_V_1_reg_15456(15 downto 8);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l1_stripes_2_5_d1 <= p_Result_7_reg_15899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l1_stripes_2_5_d1 <= trunc_ln681_fu_4654_p1;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce, trunc_ln44_fu_4702_p1, trunc_ln44_1_fu_4706_p1, trunc_ln44_1_reg_15476, ap_CS_fsm_state3, ap_CS_fsm_state4, trunc_ln44_2_fu_5240_p1, ap_CS_fsm_state5, trunc_ln44_3_fu_5387_p1, ap_CS_fsm_state6, trunc_ln44_4_fu_5499_p1, ap_CS_fsm_state7, trunc_ln44_5_fu_5597_p1, ap_CS_fsm_state8, trunc_ln44_6_fu_5681_p1, ap_CS_fsm_state9, trunc_ln44_8_fu_5069_p1, trunc_ln44_7_fu_5765_p1)
    begin
        if (((not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_7_fu_5765_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_6_fu_5681_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_5_fu_5597_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_4_fu_5499_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_3_fu_5387_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_2_fu_5240_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_0)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_2)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_3)) and not((trunc_ln44_8_fu_5069_p1 = ap_const_lv2_1)) and not((trunc_ln44_1_reg_15476 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_0)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_0)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_1)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_2)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_3)) and not((trunc_ln44_1_fu_4706_p1 = ap_const_lv3_4)) and not((trunc_ln44_fu_4702_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (icmp_ln37_reg_15223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state33, l2_maxes_addr_reg_15426, l2_maxes_addr_8_reg_15480, ap_CS_fsm_state4, l2_maxes_addr_4_reg_15685, ap_CS_fsm_state5, l2_maxes_addr_5_reg_15773, ap_CS_fsm_state6, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, zext_ln182_fu_4590_p1, tmp_225_fu_4715_p3, tmp_227_fu_5249_p3, tmp_229_fu_5396_p3, tmp_231_fu_5508_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            l2_maxes_address0 <= l2_maxes_addr_5_reg_15773;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            l2_maxes_address0 <= l2_maxes_addr_4_reg_15685;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            l2_maxes_address0 <= l2_maxes_addr_reg_15426;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            l2_maxes_address0 <= l2_maxes_addr_8_reg_15480;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            l2_maxes_address0 <= tmp_231_fu_5508_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l2_maxes_address0 <= tmp_229_fu_5396_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l2_maxes_address0 <= tmp_227_fu_5249_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l2_maxes_address0 <= tmp_225_fu_4715_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            l2_maxes_address0 <= zext_ln182_fu_4590_p1(4 - 1 downto 0);
        else 
            l2_maxes_address0 <= "XXXX";
        end if; 
    end process;


    l2_maxes_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state33, and_ln202_fu_4623_p2, l2_maxes_addr_2_reg_15485, ap_CS_fsm_state4, l2_maxes_addr_3_reg_15679, ap_CS_fsm_state5, l2_maxes_addr_6_reg_15778, l2_maxes_addr_7_reg_15815, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, zext_ln205_fu_4637_p1, tmp_226_fu_4729_p3, tmp_228_fu_5263_p3, tmp_230_fu_5410_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            l2_maxes_address1 <= l2_maxes_addr_7_reg_15815;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            l2_maxes_address1 <= l2_maxes_addr_6_reg_15778;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            l2_maxes_address1 <= l2_maxes_addr_2_reg_15485;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            l2_maxes_address1 <= l2_maxes_addr_3_reg_15679;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            l2_maxes_address1 <= tmp_230_fu_5410_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            l2_maxes_address1 <= tmp_228_fu_5263_p3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l2_maxes_address1 <= tmp_226_fu_4729_p3(4 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln202_fu_4623_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            l2_maxes_address1 <= zext_ln205_fu_4637_p1(4 - 1 downto 0);
        else 
            l2_maxes_address1 <= "XXXX";
        end if; 
    end process;


    l2_maxes_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_CS_fsm_state33, ap_ce, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_ce) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            l2_maxes_ce0 <= ap_const_logic_1;
        else 
            l2_maxes_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_CS_fsm_state33, ap_ce, and_ln202_fu_4623_p2, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln202_fu_4623_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            l2_maxes_ce1 <= ap_const_logic_1;
        else 
            l2_maxes_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_d0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, select_ln182_1_fu_12931_p3, select_ln182_fu_13023_p3, select_ln182_4_fu_13047_p3, select_ln182_5_fu_13098_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            l2_maxes_d0 <= select_ln182_5_fu_13098_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            l2_maxes_d0 <= select_ln182_4_fu_13047_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            l2_maxes_d0 <= select_ln182_fu_13023_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            l2_maxes_d0 <= select_ln182_1_fu_12931_p3;
        else 
            l2_maxes_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l2_maxes_d1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, and_ln202_fu_4623_p2, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, select_ln182_3_fu_12943_p3, select_ln182_2_fu_13035_p3, select_ln182_6_fu_13058_p3, select_ln182_7_fu_13109_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            l2_maxes_d1 <= select_ln182_7_fu_13109_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            l2_maxes_d1 <= select_ln182_6_fu_13058_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            l2_maxes_d1 <= select_ln182_2_fu_13035_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            l2_maxes_d1 <= select_ln182_3_fu_12943_p3;
        elsif (((ap_const_lv1_1 = and_ln202_fu_4623_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            l2_maxes_d1 <= ap_const_lv32_0;
        else 
            l2_maxes_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l2_maxes_we0_assign_proc : process(ap_CS_fsm_state33, ap_ce, trunc_ln152_1_reg_15240, and_ln152_reg_15406, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
            l2_maxes_we0 <= ap_const_logic_1;
        else 
            l2_maxes_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_maxes_we1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state33, ap_ce, trunc_ln152_1_reg_15240, and_ln152_reg_15406, and_ln202_fu_4623_p2, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln152_reg_15406) and (trunc_ln152_1_reg_15240 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln202_fu_4623_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            l2_maxes_we1 <= ap_const_logic_1;
        else 
            l2_maxes_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_0_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_0_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_0_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_0_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_0_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln124_fu_8204_p1 = ap_const_lv3_0))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_1_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_1_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_1_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_1_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_1_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln124_fu_8204_p1 = ap_const_lv3_1))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_2_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_2_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_2_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_2_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_2_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln124_fu_8204_p1 = ap_const_lv3_2))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_3_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_3_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_3_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_3_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_3_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln124_fu_8204_p1 = ap_const_lv3_3))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_4_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_4_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_4_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_4_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_4_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (trunc_ln124_fu_8204_p1 = ap_const_lv3_4))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln172_fu_8378_p1, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_0_5_address0 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_5_address0 <= zext_ln172_fu_8378_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_CS_fsm_state15, zext_ln124_fu_8194_p1, ap_CS_fsm_state16, zext_ln172_15_fu_8394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_0_5_address1 <= zext_ln172_15_fu_8394_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            l2_stripes_0_5_address1 <= zext_ln124_fu_8194_p1(8 - 1 downto 0);
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln117_fu_8166_p3(23 downto 8);

    l2_stripes_0_5_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, ap_CS_fsm_state15, trunc_ln124_fu_8204_p1)
    begin
        if ((not((trunc_ln124_fu_8204_p1 = ap_const_lv3_0)) and not((trunc_ln124_fu_8204_p1 = ap_const_lv3_1)) and not((trunc_ln124_fu_8204_p1 = ap_const_lv3_2)) and not((trunc_ln124_fu_8204_p1 = ap_const_lv3_3)) and not((trunc_ln124_fu_8204_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_0_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_0_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_0_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_0_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_0_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_0))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_1_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_1_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_1_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_1_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_1_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_1))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_2_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_2_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_2_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_2_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_2_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_2))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_3_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_3_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_3_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_3_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_3_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_3))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_4_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_4_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_4_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_4_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_4_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_4))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_1_5_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_5_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln172_28_fu_8561_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_1_5_address1 <= zext_ln172_28_fu_8561_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_1_5_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln117_1_fu_8295_p3(23 downto 8);

    l2_stripes_1_5_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if ((not((trunc_ln124_reg_16995 = ap_const_lv3_0)) and not((trunc_ln124_reg_16995 = ap_const_lv3_1)) and not((trunc_ln124_reg_16995 = ap_const_lv3_2)) and not((trunc_ln124_reg_16995 = ap_const_lv3_3)) and not((trunc_ln124_reg_16995 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_0_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_0_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_0_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_0_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_0_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_0))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_1_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_1_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_1_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_1_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_1_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_1))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_2_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_2_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_2_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_2_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_2_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_2))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_3_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_3_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_3_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_3_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_3_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_3))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_4_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_4_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_4_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_4_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_4_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (trunc_ln124_reg_16995 = ap_const_lv3_4))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(zext_ln172_reg_17054, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_2_5_address0 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_5_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(zext_ln124_reg_16973, ap_CS_fsm_state16, zext_ln172_15_reg_17106, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_2_5_address1 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            l2_stripes_2_5_address1 <= zext_ln124_reg_16973(8 - 1 downto 0);
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln117_2_fu_8313_p3(23 downto 8);

    l2_stripes_2_5_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state16)
    begin
        if ((not((trunc_ln124_reg_16995 = ap_const_lv3_0)) and not((trunc_ln124_reg_16995 = ap_const_lv3_1)) and not((trunc_ln124_reg_16995 = ap_const_lv3_2)) and not((trunc_ln124_reg_16995 = ap_const_lv3_3)) and not((trunc_ln124_reg_16995 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_0_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_0_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(l2_stripes_3_0_addr_reg_17014, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_0_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_0_address1 <= l2_stripes_3_0_addr_reg_17014;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_0_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (trunc_ln124_reg_16995 = ap_const_lv3_0))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_1_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_1_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(l2_stripes_3_1_addr_reg_17019, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_1_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_1_address1 <= l2_stripes_3_1_addr_reg_17019;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_1_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (trunc_ln124_reg_16995 = ap_const_lv3_1))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_2_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_2_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(l2_stripes_3_2_addr_reg_17024, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_2_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_2_address1 <= l2_stripes_3_2_addr_reg_17024;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_2_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (trunc_ln124_reg_16995 = ap_const_lv3_2))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_3_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_3_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(l2_stripes_3_3_addr_reg_17029, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_3_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_3_address1 <= l2_stripes_3_3_addr_reg_17029;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_3_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (trunc_ln124_reg_16995 = ap_const_lv3_3))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_4_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_4_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(l2_stripes_3_4_addr_reg_17034, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_4_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_4_address1 <= l2_stripes_3_4_addr_reg_17034;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_4_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (trunc_ln124_reg_16995 = ap_const_lv3_4))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(zext_ln172_reg_17054, zext_ln172_15_reg_17106, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            l2_stripes_3_5_address0 <= zext_ln172_15_reg_17106(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_5_address0 <= zext_ln172_reg_17054(8 - 1 downto 0);
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(l2_stripes_3_5_addr_reg_17039, ap_CS_fsm_state17, zext_ln172_28_reg_17357, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            l2_stripes_3_5_address1 <= zext_ln172_28_reg_17357(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            l2_stripes_3_5_address1 <= l2_stripes_3_5_addr_reg_17039;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_ce, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_ce, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln117_3_fu_8430_p3(23 downto 8);

    l2_stripes_3_5_we1_assign_proc : process(ap_ce, icmp_ln71_reg_15921, icmp_ln120_reg_16188, trunc_ln124_reg_16995, ap_CS_fsm_state17)
    begin
        if ((not((trunc_ln124_reg_16995 = ap_const_lv3_0)) and not((trunc_ln124_reg_16995 = ap_const_lv3_1)) and not((trunc_ln124_reg_16995 = ap_const_lv3_2)) and not((trunc_ln124_reg_16995 = ap_const_lv3_3)) and not((trunc_ln124_reg_16995 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln120_reg_16188 = ap_const_lv1_1) and (icmp_ln71_reg_15921 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_fu_8368_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(zext_ln157_fu_8364_p1));
    maxes_idx_fu_4599_p1 <= l3_iteration(3 - 1 downto 0);
    mul_ln172_100_fu_15027_p0 <= mul_ln172_100_fu_15027_p00(8 - 1 downto 0);
    mul_ln172_100_fu_15027_p00 <= 
        ap_const_lv24_67 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB1;
    mul_ln172_100_fu_15027_p1 <= zext_ln172_124_fu_11241_p1(16 - 1 downto 0);
    mul_ln172_101_fu_15033_p0 <= mul_ln172_101_fu_15033_p00(8 - 1 downto 0);
    mul_ln172_101_fu_15033_p00 <= 
        ap_const_lv23_5A when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_2D;
    mul_ln172_101_fu_15033_p1 <= zext_ln172_122_fu_11223_p1(16 - 1 downto 0);
    mul_ln172_102_fu_15039_p0 <= mul_ln172_102_fu_15039_p00(8 - 1 downto 0);
    mul_ln172_102_fu_15039_p00 <= 
        ap_const_lv24_18 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF94;
    mul_ln172_102_fu_15039_p1 <= zext_ln172_125_fu_11302_p1(16 - 1 downto 0);
    mul_ln172_103_fu_15045_p0 <= mul_ln172_103_fu_15045_p00(8 - 1 downto 0);
    mul_ln172_103_fu_15045_p00 <= 
        ap_const_lv24_FFFFB6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFC2;
    mul_ln172_103_fu_15045_p1 <= zext_ln172_125_fu_11302_p1(16 - 1 downto 0);
    mul_ln172_104_fu_15051_p0 <= mul_ln172_104_fu_15051_p00(8 - 1 downto 0);
    mul_ln172_104_fu_15051_p00 <= 
        ap_const_lv23_59 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_24;
    mul_ln172_104_fu_15051_p1 <= mul_ln172_104_fu_15051_p10(16 - 1 downto 0);
    mul_ln172_104_fu_15051_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_15_reg_18857),23));
    mul_ln172_105_fu_15057_p0 <= mul_ln172_105_fu_15057_p00(8 - 1 downto 0);
    mul_ln172_105_fu_15057_p00 <= 
        ap_const_lv24_FFFF9E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_4A;
    mul_ln172_105_fu_15057_p1 <= zext_ln172_125_reg_18867(16 - 1 downto 0);
    mul_ln172_106_fu_15062_p0 <= ap_const_lv24_FFFFB6(8 - 1 downto 0);
    mul_ln172_106_fu_15062_p1 <= zext_ln172_125_reg_18867(16 - 1 downto 0);
    mul_ln172_108_fu_15067_p0 <= mul_ln172_108_fu_15067_p00(8 - 1 downto 0);
    mul_ln172_108_fu_15067_p00 <= 
        ap_const_lv24_36 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF99;
    mul_ln172_108_fu_15067_p1 <= zext_ln172_134_fu_11587_p1(16 - 1 downto 0);
    mul_ln172_109_fu_15074_p0 <= mul_ln172_109_fu_15074_p00(7 - 1 downto 0);
    mul_ln172_109_fu_15074_p00 <= 
        ap_const_lv23_7FFFF3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFD0;
    mul_ln172_109_fu_15074_p1 <= zext_ln172_165_fu_11590_p1(16 - 1 downto 0);
    mul_ln172_10_fu_14521_p0 <= mul_ln172_10_fu_14521_p00(8 - 1 downto 0);
    mul_ln172_10_fu_14521_p00 <= 
        ap_const_lv23_58 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_2A;
    mul_ln172_10_fu_14521_p1 <= zext_ln172_11_fu_8956_p1(16 - 1 downto 0);
    mul_ln172_110_fu_15081_p0 <= mul_ln172_110_fu_15081_p00(8 - 1 downto 0);
    mul_ln172_110_fu_15081_p00 <= 
        ap_const_lv24_FFFFED when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB1;
    mul_ln172_110_fu_15081_p1 <= zext_ln172_134_fu_11587_p1(16 - 1 downto 0);
    mul_ln172_111_fu_15088_p0 <= mul_ln172_111_fu_15088_p00(8 - 1 downto 0);
    mul_ln172_111_fu_15088_p00 <= 
        ap_const_lv24_FFFFCF when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_59;
    mul_ln172_111_fu_15088_p1 <= zext_ln172_134_fu_11587_p1(16 - 1 downto 0);
    mul_ln172_112_fu_15095_p0 <= mul_ln172_112_fu_15095_p00(8 - 1 downto 0);
    mul_ln172_112_fu_15095_p00 <= 
        ap_const_lv23_33 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_54;
    mul_ln172_112_fu_15095_p1 <= zext_ln172_165_fu_11590_p1(16 - 1 downto 0);
    mul_ln172_113_fu_15102_p0 <= mul_ln172_113_fu_15102_p00(8 - 1 downto 0);
    mul_ln172_113_fu_15102_p00 <= 
        ap_const_lv24_4E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB7;
    mul_ln172_113_fu_15102_p1 <= zext_ln172_134_fu_11587_p1(16 - 1 downto 0);
    mul_ln172_114_fu_15109_p0 <= mul_ln172_114_fu_15109_p00(8 - 1 downto 0);
    mul_ln172_114_fu_15109_p00 <= 
        ap_const_lv23_C when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_51;
    mul_ln172_114_fu_15109_p1 <= zext_ln172_165_fu_11590_p1(16 - 1 downto 0);
    mul_ln172_115_fu_15116_p0 <= mul_ln172_115_fu_15116_p00(8 - 1 downto 0);
    mul_ln172_115_fu_15116_p00 <= 
        ap_const_lv24_FFFFEA when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF94;
    mul_ln172_115_fu_15116_p1 <= zext_ln172_137_reg_18243(16 - 1 downto 0);
    mul_ln172_116_fu_14557_p0 <= mul_ln172_116_fu_14557_p00(7 - 1 downto 0);
    mul_ln172_116_fu_14557_p00 <= 
        ap_const_lv22_36 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_2A;
    mul_ln172_116_fu_14557_p1 <= zext_ln172_168_fu_9104_p1(16 - 1 downto 0);
    mul_ln172_117_fu_15178_p0 <= mul_ln172_117_fu_15178_p00(8 - 1 downto 0);
    mul_ln172_117_fu_15178_p00 <= 
        ap_const_lv23_58 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_43;
    mul_ln172_117_fu_15178_p1 <= zext_ln172_167_fu_12340_p1(16 - 1 downto 0);
    mul_ln172_118_fu_14563_p0 <= mul_ln172_118_fu_14563_p00(8 - 1 downto 0);
    mul_ln172_118_fu_14563_p00 <= 
        ap_const_lv24_FFFFCD when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_57;
    mul_ln172_118_fu_14563_p1 <= mul_ln172_118_fu_14563_p10(16 - 1 downto 0);
    mul_ln172_118_fu_14563_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_fu_9086_p3),24));
    mul_ln172_119_fu_15184_p0 <= mul_ln172_119_fu_15184_p00(8 - 1 downto 0);
    mul_ln172_119_fu_15184_p00 <= 
        ap_const_lv23_60 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_4D;
    mul_ln172_119_fu_15184_p1 <= zext_ln172_167_fu_12340_p1(16 - 1 downto 0);
    mul_ln172_11_fu_14527_p0 <= mul_ln172_11_fu_14527_p00(7 - 1 downto 0);
    mul_ln172_11_fu_14527_p00 <= 
        ap_const_lv23_7FFFD5 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFE6;
    mul_ln172_11_fu_14527_p1 <= zext_ln172_11_fu_8956_p1(16 - 1 downto 0);
    mul_ln172_120_fu_14569_p0 <= ap_const_lv22_17(6 - 1 downto 0);
    mul_ln172_120_fu_14569_p1 <= zext_ln172_168_fu_9104_p1(16 - 1 downto 0);
    mul_ln172_121_fu_15191_p0 <= mul_ln172_121_fu_15191_p00(8 - 1 downto 0);
    mul_ln172_121_fu_15191_p00 <= 
        ap_const_lv23_37 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_58;
    mul_ln172_121_fu_15191_p1 <= zext_ln172_167_fu_12340_p1(16 - 1 downto 0);
    mul_ln172_12_fu_14533_p0 <= mul_ln172_12_fu_14533_p00(6 - 1 downto 0);
    mul_ln172_12_fu_14533_p00 <= 
        ap_const_lv22_3FFFF6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_3FFFED;
    mul_ln172_12_fu_14533_p1 <= zext_ln172_7_fu_8945_p1(16 - 1 downto 0);
    mul_ln172_13_fu_14539_p0 <= ap_const_lv24_FFFF95(8 - 1 downto 0);
    mul_ln172_13_fu_14539_p1 <= zext_ln172_13_fu_8967_p1(16 - 1 downto 0);
    mul_ln172_14_fu_14479_p0 <= ap_const_lv24_FFFF8E(8 - 1 downto 0);
    mul_ln172_14_fu_14479_p1 <= zext_ln172_16_fu_8851_p1(16 - 1 downto 0);
    mul_ln172_15_fu_14485_p0 <= mul_ln172_15_fu_14485_p00(8 - 1 downto 0);
    mul_ln172_15_fu_14485_p00 <= 
        ap_const_lv24_57 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB3;
    mul_ln172_15_fu_14485_p1 <= zext_ln172_16_fu_8851_p1(16 - 1 downto 0);
    mul_ln172_16_fu_14491_p0 <= mul_ln172_16_fu_14491_p00(8 - 1 downto 0);
    mul_ln172_16_fu_14491_p00 <= 
        ap_const_lv24_FFFFBC when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFE3;
    mul_ln172_16_fu_14491_p1 <= zext_ln172_16_fu_8851_p1(16 - 1 downto 0);
    mul_ln172_17_fu_14545_p0 <= mul_ln172_17_fu_14545_p00(8 - 1 downto 0);
    mul_ln172_17_fu_14545_p00 <= 
        ap_const_lv23_1D when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_6F;
    mul_ln172_17_fu_14545_p1 <= mul_ln172_17_fu_14545_p10(16 - 1 downto 0);
    mul_ln172_17_fu_14545_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_2_reg_17900),23));
    mul_ln172_18_fu_14575_p0 <= mul_ln172_18_fu_14575_p00(7 - 1 downto 0);
    mul_ln172_18_fu_14575_p00 <= 
        ap_const_lv23_C when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFCA;
    mul_ln172_18_fu_14575_p1 <= zext_ln172_48_reg_18150(16 - 1 downto 0);
    mul_ln172_19_fu_14580_p0 <= mul_ln172_19_fu_14580_p00(8 - 1 downto 0);
    mul_ln172_19_fu_14580_p00 <= 
        ap_const_lv24_FFFFBB when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFA5;
    mul_ln172_19_fu_14580_p1 <= zext_ln172_16_reg_17905(16 - 1 downto 0);
    mul_ln172_1_fu_14449_p0 <= mul_ln172_1_fu_14449_p00(8 - 1 downto 0);
    mul_ln172_1_fu_14449_p00 <= 
        ap_const_lv24_FFFFAA when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_F;
    mul_ln172_1_fu_14449_p1 <= zext_ln172_1_fu_8786_p1(16 - 1 downto 0);
    mul_ln172_21_fu_14585_p0 <= mul_ln172_21_fu_14585_p00(7 - 1 downto 0);
    mul_ln172_21_fu_14585_p00 <= 
        ap_const_lv23_7FFFD1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFEC;
    mul_ln172_21_fu_14585_p1 <= zext_ln172_48_reg_18150(16 - 1 downto 0);
    mul_ln172_22_fu_14590_p0 <= mul_ln172_22_fu_14590_p00(8 - 1 downto 0);
    mul_ln172_22_fu_14590_p00 <= 
        ap_const_lv24_FFFFA6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_9;
    mul_ln172_22_fu_14590_p1 <= zext_ln172_19_fu_9178_p1(16 - 1 downto 0);
    mul_ln172_23_fu_14596_p0 <= mul_ln172_23_fu_14596_p00(8 - 1 downto 0);
    mul_ln172_23_fu_14596_p00 <= 
        ap_const_lv23_29 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_5E;
    mul_ln172_23_fu_14596_p1 <= zext_ln172_85_fu_9182_p1(16 - 1 downto 0);
    mul_ln172_25_fu_14602_p0 <= ap_const_lv24_FFFF9D(8 - 1 downto 0);
    mul_ln172_25_fu_14602_p1 <= zext_ln172_19_fu_9178_p1(16 - 1 downto 0);
    mul_ln172_26_fu_14608_p0 <= mul_ln172_26_fu_14608_p00(7 - 1 downto 0);
    mul_ln172_26_fu_14608_p00 <= 
        ap_const_lv22_32 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_D;
    mul_ln172_26_fu_14608_p1 <= mul_ln172_26_fu_14608_p10(16 - 1 downto 0);
    mul_ln172_26_fu_14608_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_fu_9171_p3),22));
    mul_ln172_27_fu_14614_p0 <= ap_const_lv23_5A(8 - 1 downto 0);
    mul_ln172_27_fu_14614_p1 <= zext_ln172_85_fu_9182_p1(16 - 1 downto 0);
    mul_ln172_28_fu_14620_p0 <= mul_ln172_28_fu_14620_p00(7 - 1 downto 0);
    mul_ln172_28_fu_14620_p00 <= 
        ap_const_lv23_7FFFCD when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFC2;
    mul_ln172_28_fu_14620_p1 <= zext_ln172_85_fu_9182_p1(16 - 1 downto 0);
    mul_ln172_30_fu_14626_p0 <= mul_ln172_30_fu_14626_p00(8 - 1 downto 0);
    mul_ln172_30_fu_14626_p00 <= 
        ap_const_lv24_FFFFBF when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFE6;
    mul_ln172_30_fu_14626_p1 <= zext_ln172_29_fu_9211_p1(16 - 1 downto 0);
    mul_ln172_31_fu_14633_p0 <= mul_ln172_31_fu_14633_p00(8 - 1 downto 0);
    mul_ln172_31_fu_14633_p00 <= 
        ap_const_lv24_FFFFC5 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_5A;
    mul_ln172_31_fu_14633_p1 <= zext_ln172_29_fu_9211_p1(16 - 1 downto 0);
    mul_ln172_32_fu_14640_p0 <= ap_const_lv24_61(8 - 1 downto 0);
    mul_ln172_32_fu_14640_p1 <= zext_ln172_29_reg_18321(16 - 1 downto 0);
    mul_ln172_33_fu_14646_p0 <= mul_ln172_33_fu_14646_p00(7 - 1 downto 0);
    mul_ln172_33_fu_14646_p00 <= 
        ap_const_lv23_7FFFF3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFC2;
    mul_ln172_33_fu_14646_p1 <= zext_ln172_31_fu_9471_p1(16 - 1 downto 0);
    mul_ln172_34_fu_14652_p0 <= ap_const_lv24_FFFF8A(8 - 1 downto 0);
    mul_ln172_34_fu_14652_p1 <= zext_ln172_29_reg_18321(16 - 1 downto 0);
    mul_ln172_35_fu_14658_p0 <= mul_ln172_35_fu_14658_p00(7 - 1 downto 0);
    mul_ln172_35_fu_14658_p00 <= 
        ap_const_lv23_7FFFD2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_18;
    mul_ln172_35_fu_14658_p1 <= zext_ln172_31_fu_9471_p1(16 - 1 downto 0);
    mul_ln172_36_fu_14665_p0 <= mul_ln172_36_fu_14665_p00(8 - 1 downto 0);
    mul_ln172_36_fu_14665_p00 <= 
        ap_const_lv24_17 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF98;
    mul_ln172_36_fu_14665_p1 <= zext_ln172_29_reg_18321(16 - 1 downto 0);
    mul_ln172_37_fu_14671_p0 <= mul_ln172_37_fu_14671_p00(7 - 1 downto 0);
    mul_ln172_37_fu_14671_p00 <= 
        ap_const_lv22_2B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_27;
    mul_ln172_37_fu_14671_p1 <= zext_ln172_115_fu_9521_p1(16 - 1 downto 0);
    mul_ln172_38_fu_14678_p0 <= mul_ln172_38_fu_14678_p00(7 - 1 downto 0);
    mul_ln172_38_fu_14678_p00 <= 
        ap_const_lv23_7FFFC3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_9;
    mul_ln172_38_fu_14678_p1 <= zext_ln172_33_fu_9518_p1(16 - 1 downto 0);
    mul_ln172_39_fu_14685_p0 <= mul_ln172_39_fu_14685_p00(6 - 1 downto 0);
    mul_ln172_39_fu_14685_p00 <= 
        ap_const_lv22_1E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_3FFFEA;
    mul_ln172_39_fu_14685_p1 <= zext_ln172_115_fu_9521_p1(16 - 1 downto 0);
    mul_ln172_3_fu_14455_p0 <= mul_ln172_3_fu_14455_p00(8 - 1 downto 0);
    mul_ln172_3_fu_14455_p00 <= 
        ap_const_lv23_47 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_72;
    mul_ln172_3_fu_14455_p1 <= zext_ln172_18_fu_8790_p1(16 - 1 downto 0);
    mul_ln172_40_fu_14692_p0 <= mul_ln172_40_fu_14692_p00(7 - 1 downto 0);
    mul_ln172_40_fu_14692_p00 <= 
        ap_const_lv23_7FFFE1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFCF;
    mul_ln172_40_fu_14692_p1 <= zext_ln172_33_fu_9518_p1(16 - 1 downto 0);
    mul_ln172_41_fu_14699_p0 <= mul_ln172_41_fu_14699_p00(8 - 1 downto 0);
    mul_ln172_41_fu_14699_p00 <= 
        ap_const_lv23_59 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_28;
    mul_ln172_41_fu_14699_p1 <= zext_ln172_33_fu_9518_p1(16 - 1 downto 0);
    mul_ln172_42_fu_14706_p0 <= mul_ln172_42_fu_14706_p00(8 - 1 downto 0);
    mul_ln172_42_fu_14706_p00 <= 
        ap_const_lv24_FFFFA2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFDB;
    mul_ln172_42_fu_14706_p1 <= mul_ln172_42_fu_14706_p10(16 - 1 downto 0);
    mul_ln172_42_fu_14706_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_18329),24));
    mul_ln172_43_fu_14712_p0 <= mul_ln172_43_fu_14712_p00(7 - 1 downto 0);
    mul_ln172_43_fu_14712_p00 <= 
        ap_const_lv22_7 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_2B;
    mul_ln172_43_fu_14712_p1 <= zext_ln172_115_reg_18383(16 - 1 downto 0);
    mul_ln172_44_fu_14718_p0 <= mul_ln172_44_fu_14718_p00(8 - 1 downto 0);
    mul_ln172_44_fu_14718_p00 <= 
        ap_const_lv24_FFFFB4 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_27;
    mul_ln172_44_fu_14718_p1 <= zext_ln172_40_reg_18088(16 - 1 downto 0);
    mul_ln172_45_fu_14497_p0 <= mul_ln172_45_fu_14497_p00(8 - 1 downto 0);
    mul_ln172_45_fu_14497_p00 <= 
        ap_const_lv24_FFFFC9 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFAF;
    mul_ln172_45_fu_14497_p1 <= zext_ln172_40_fu_8898_p1(16 - 1 downto 0);
    mul_ln172_46_fu_14723_p0 <= mul_ln172_46_fu_14723_p00(8 - 1 downto 0);
    mul_ln172_46_fu_14723_p00 <= 
        ap_const_lv24_FFFFF7 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_4F;
    mul_ln172_46_fu_14723_p1 <= zext_ln172_40_reg_18088(16 - 1 downto 0);
    mul_ln172_47_fu_14503_p0 <= mul_ln172_47_fu_14503_p00(8 - 1 downto 0);
    mul_ln172_47_fu_14503_p00 <= 
        ap_const_lv24_2E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF8A;
    mul_ln172_47_fu_14503_p1 <= zext_ln172_40_fu_8898_p1(16 - 1 downto 0);
    mul_ln172_48_fu_14728_p0 <= mul_ln172_48_fu_14728_p00(8 - 1 downto 0);
    mul_ln172_48_fu_14728_p00 <= 
        ap_const_lv23_71 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_E;
    mul_ln172_48_fu_14728_p1 <= mul_ln172_48_fu_14728_p10(16 - 1 downto 0);
    mul_ln172_48_fu_14728_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_6_reg_18083),23));
    mul_ln172_4_fu_14461_p0 <= mul_ln172_4_fu_14461_p00(8 - 1 downto 0);
    mul_ln172_4_fu_14461_p00 <= 
        ap_const_lv24_FFFFF7 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB9;
    mul_ln172_4_fu_14461_p1 <= zext_ln172_1_fu_8786_p1(16 - 1 downto 0);
    mul_ln172_51_fu_14734_p0 <= mul_ln172_51_fu_14734_p00(8 - 1 downto 0);
    mul_ln172_51_fu_14734_p00 <= 
        ap_const_lv24_FFFF9A when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_35;
    mul_ln172_51_fu_14734_p1 <= zext_ln172_40_reg_18088(16 - 1 downto 0);
    mul_ln172_52_fu_14739_p0 <= mul_ln172_52_fu_14739_p00(8 - 1 downto 0);
    mul_ln172_52_fu_14739_p00 <= 
        ap_const_lv24_36 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF95;
    mul_ln172_52_fu_14739_p1 <= zext_ln172_41_fu_9754_p1(16 - 1 downto 0);
    mul_ln172_53_fu_14551_p0 <= ap_const_lv22_3FFFEA(6 - 1 downto 0);
    mul_ln172_53_fu_14551_p1 <= mul_ln172_53_fu_14551_p10(16 - 1 downto 0);
    mul_ln172_53_fu_14551_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9053_p3),22));
    mul_ln172_54_fu_14745_p0 <= mul_ln172_54_fu_14745_p00(8 - 1 downto 0);
    mul_ln172_54_fu_14745_p00 <= 
        ap_const_lv24_4A when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFAF;
    mul_ln172_54_fu_14745_p1 <= zext_ln172_41_fu_9754_p1(16 - 1 downto 0);
    mul_ln172_55_fu_14751_p0 <= mul_ln172_55_fu_14751_p00(7 - 1 downto 0);
    mul_ln172_55_fu_14751_p00 <= 
        ap_const_lv23_7FFFC2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFDB;
    mul_ln172_55_fu_14751_p1 <= zext_ln172_47_fu_9771_p1(16 - 1 downto 0);
    mul_ln172_56_fu_14757_p0 <= mul_ln172_56_fu_14757_p00(7 - 1 downto 0);
    mul_ln172_56_fu_14757_p00 <= 
        ap_const_lv22_31 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_1E;
    mul_ln172_56_fu_14757_p1 <= zext_ln172_42_reg_18224(16 - 1 downto 0);
    mul_ln172_57_fu_14762_p0 <= ap_const_lv23_7FFFCC(7 - 1 downto 0);
    mul_ln172_57_fu_14762_p1 <= zext_ln172_47_fu_9771_p1(16 - 1 downto 0);
    mul_ln172_58_fu_14768_p0 <= mul_ln172_58_fu_14768_p00(7 - 1 downto 0);
    mul_ln172_58_fu_14768_p00 <= 
        ap_const_lv23_35 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFD5;
    mul_ln172_58_fu_14768_p1 <= mul_ln172_58_fu_14768_p10(16 - 1 downto 0);
    mul_ln172_58_fu_14768_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9810_p3),23));
    mul_ln172_59_fu_14774_p0 <= mul_ln172_59_fu_14774_p00(7 - 1 downto 0);
    mul_ln172_59_fu_14774_p00 <= 
        ap_const_lv23_7FFFE5 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_3D;
    mul_ln172_59_fu_14774_p1 <= zext_ln172_53_reg_18490(16 - 1 downto 0);
    mul_ln172_5_fu_14467_p0 <= mul_ln172_5_fu_14467_p00(8 - 1 downto 0);
    mul_ln172_5_fu_14467_p00 <= 
        ap_const_lv24_FFFFA7 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_6A;
    mul_ln172_5_fu_14467_p1 <= zext_ln172_1_fu_8786_p1(16 - 1 downto 0);
    mul_ln172_60_fu_14779_p0 <= mul_ln172_60_fu_14779_p00(8 - 1 downto 0);
    mul_ln172_60_fu_14779_p00 <= 
        ap_const_lv23_3E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_43;
    mul_ln172_60_fu_14779_p1 <= zext_ln172_53_reg_18490(16 - 1 downto 0);
    mul_ln172_61_fu_14784_p0 <= mul_ln172_61_fu_14784_p00(8 - 1 downto 0);
    mul_ln172_61_fu_14784_p00 <= 
        ap_const_lv24_FFFFCD when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF81;
    mul_ln172_61_fu_14784_p1 <= zext_ln172_59_fu_9915_p1(16 - 1 downto 0);
    mul_ln172_62_fu_14790_p0 <= ap_const_lv23_7FFFD1(7 - 1 downto 0);
    mul_ln172_62_fu_14790_p1 <= zext_ln172_53_reg_18490(16 - 1 downto 0);
    mul_ln172_63_fu_14795_p0 <= ap_const_lv24_FFFFAA(8 - 1 downto 0);
    mul_ln172_63_fu_14795_p1 <= zext_ln172_59_fu_9915_p1(16 - 1 downto 0);
    mul_ln172_64_fu_14801_p0 <= mul_ln172_64_fu_14801_p00(7 - 1 downto 0);
    mul_ln172_64_fu_14801_p00 <= 
        ap_const_lv23_7FFFED when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFDE;
    mul_ln172_64_fu_14801_p1 <= zext_ln172_69_fu_9961_p1(16 - 1 downto 0);
    mul_ln172_65_fu_14807_p0 <= mul_ln172_65_fu_14807_p00(7 - 1 downto 0);
    mul_ln172_65_fu_14807_p00 <= 
        ap_const_lv23_7FFFD6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFDF;
    mul_ln172_65_fu_14807_p1 <= zext_ln172_69_fu_9961_p1(16 - 1 downto 0);
    mul_ln172_66_fu_14813_p0 <= mul_ln172_66_fu_14813_p00(8 - 1 downto 0);
    mul_ln172_66_fu_14813_p00 <= 
        ap_const_lv23_1A when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_56;
    mul_ln172_66_fu_14813_p1 <= zext_ln172_69_fu_9961_p1(16 - 1 downto 0);
    mul_ln172_67_fu_14819_p0 <= mul_ln172_67_fu_14819_p00(8 - 1 downto 0);
    mul_ln172_67_fu_14819_p00 <= 
        ap_const_lv24_FFFFA5 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFC9;
    mul_ln172_67_fu_14819_p1 <= zext_ln172_70_fu_9979_p1(16 - 1 downto 0);
    mul_ln172_68_fu_14825_p0 <= mul_ln172_68_fu_14825_p00(8 - 1 downto 0);
    mul_ln172_68_fu_14825_p00 <= 
        ap_const_lv24_FFFFB2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFD6;
    mul_ln172_68_fu_14825_p1 <= zext_ln172_70_fu_9979_p1(16 - 1 downto 0);
    mul_ln172_69_fu_14831_p0 <= mul_ln172_69_fu_14831_p00(8 - 1 downto 0);
    mul_ln172_69_fu_14831_p00 <= 
        ap_const_lv24_FFFFEA when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_6C;
    mul_ln172_69_fu_14831_p1 <= zext_ln172_70_fu_9979_p1(16 - 1 downto 0);
    mul_ln172_6_fu_14473_p0 <= ap_const_lv24_5B(8 - 1 downto 0);
    mul_ln172_6_fu_14473_p1 <= zext_ln172_1_fu_8786_p1(16 - 1 downto 0);
    mul_ln172_70_fu_14837_p0 <= mul_ln172_70_fu_14837_p00(7 - 1 downto 0);
    mul_ln172_70_fu_14837_p00 <= 
        ap_const_lv23_7FFFCA when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFCB;
    mul_ln172_70_fu_14837_p1 <= zext_ln172_80_fu_10324_p1(16 - 1 downto 0);
    mul_ln172_71_fu_14844_p0 <= mul_ln172_71_fu_14844_p00(7 - 1 downto 0);
    mul_ln172_71_fu_14844_p00 <= 
        ap_const_lv23_2E when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFC9;
    mul_ln172_71_fu_14844_p1 <= zext_ln172_80_fu_10324_p1(16 - 1 downto 0);
    mul_ln172_72_fu_14851_p0 <= ap_const_lv23_37(7 - 1 downto 0);
    mul_ln172_72_fu_14851_p1 <= zext_ln172_80_fu_10324_p1(16 - 1 downto 0);
    mul_ln172_73_fu_14858_p0 <= mul_ln172_73_fu_14858_p00(7 - 1 downto 0);
    mul_ln172_73_fu_14858_p00 <= 
        ap_const_lv22_25 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_31;
    mul_ln172_73_fu_14858_p1 <= mul_ln172_73_fu_14858_p10(16 - 1 downto 0);
    mul_ln172_73_fu_14858_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18606),22));
    mul_ln172_74_fu_14865_p0 <= mul_ln172_74_fu_14865_p00(6 - 1 downto 0);
    mul_ln172_74_fu_14865_p00 <= 
        ap_const_lv21_15 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv21_1F;
    mul_ln172_74_fu_14865_p1 <= zext_ln172_155_fu_10422_p1(16 - 1 downto 0);
    mul_ln172_75_fu_14872_p0 <= mul_ln172_75_fu_14872_p00(8 - 1 downto 0);
    mul_ln172_75_fu_14872_p00 <= 
        ap_const_lv24_FFFFAE when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF9A;
    mul_ln172_75_fu_14872_p1 <= mul_ln172_75_fu_14872_p10(16 - 1 downto 0);
    mul_ln172_75_fu_14872_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18606),24));
    mul_ln172_76_fu_14879_p0 <= mul_ln172_76_fu_14879_p00(6 - 1 downto 0);
    mul_ln172_76_fu_14879_p00 <= 
        ap_const_lv21_13 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv21_19;
    mul_ln172_76_fu_14879_p1 <= zext_ln172_155_fu_10422_p1(16 - 1 downto 0);
    mul_ln172_77_fu_14886_p0 <= mul_ln172_77_fu_14886_p00(8 - 1 downto 0);
    mul_ln172_77_fu_14886_p00 <= 
        ap_const_lv24_FFFF99 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFA4;
    mul_ln172_77_fu_14886_p1 <= mul_ln172_77_fu_14886_p10(16 - 1 downto 0);
    mul_ln172_77_fu_14886_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18617),24));
    mul_ln172_78_fu_14892_p0 <= mul_ln172_78_fu_14892_p00(7 - 1 downto 0);
    mul_ln172_78_fu_14892_p00 <= 
        ap_const_lv22_25 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_28;
    mul_ln172_78_fu_14892_p1 <= mul_ln172_78_fu_14892_p10(16 - 1 downto 0);
    mul_ln172_78_fu_14892_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18617),22));
    mul_ln172_79_fu_14898_p0 <= mul_ln172_79_fu_14898_p00(7 - 1 downto 0);
    mul_ln172_79_fu_14898_p00 <= 
        ap_const_lv23_7FFFC7 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_16;
    mul_ln172_79_fu_14898_p1 <= zext_ln172_156_fu_10461_p1(16 - 1 downto 0);
    mul_ln172_7_fu_14509_p0 <= mul_ln172_7_fu_14509_p00(7 - 1 downto 0);
    mul_ln172_7_fu_14509_p00 <= 
        ap_const_lv22_28 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_25;
    mul_ln172_7_fu_14509_p1 <= zext_ln172_7_fu_8945_p1(16 - 1 downto 0);
    mul_ln172_81_fu_14905_p0 <= mul_ln172_81_fu_14905_p00(8 - 1 downto 0);
    mul_ln172_81_fu_14905_p00 <= 
        ap_const_lv23_C when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_67;
    mul_ln172_81_fu_14905_p1 <= zext_ln172_156_fu_10461_p1(16 - 1 downto 0);
    mul_ln172_82_fu_14912_p0 <= mul_ln172_82_fu_14912_p00(8 - 1 downto 0);
    mul_ln172_82_fu_14912_p00 <= 
        ap_const_lv23_4F when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_57;
    mul_ln172_82_fu_14912_p1 <= zext_ln172_159_fu_10841_p1(16 - 1 downto 0);
    mul_ln172_83_fu_14918_p0 <= mul_ln172_83_fu_14918_p00(8 - 1 downto 0);
    mul_ln172_83_fu_14918_p00 <= 
        ap_const_lv24_3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF95;
    mul_ln172_83_fu_14918_p1 <= zext_ln172_102_fu_10838_p1(16 - 1 downto 0);
    mul_ln172_84_fu_14925_p0 <= mul_ln172_84_fu_14925_p00(8 - 1 downto 0);
    mul_ln172_84_fu_14925_p00 <= 
        ap_const_lv24_FFFFA0 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFA8;
    mul_ln172_84_fu_14925_p1 <= zext_ln172_102_fu_10838_p1(16 - 1 downto 0);
    mul_ln172_85_fu_14932_p0 <= mul_ln172_85_fu_14932_p00(8 - 1 downto 0);
    mul_ln172_85_fu_14932_p00 <= 
        ap_const_lv24_5 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFA1;
    mul_ln172_85_fu_14932_p1 <= zext_ln172_102_fu_10838_p1(16 - 1 downto 0);
    mul_ln172_86_fu_14939_p0 <= mul_ln172_86_fu_14939_p00(7 - 1 downto 0);
    mul_ln172_86_fu_14939_p00 <= 
        ap_const_lv23_7FFFED when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFCE;
    mul_ln172_86_fu_14939_p1 <= zext_ln172_159_fu_10841_p1(16 - 1 downto 0);
    mul_ln172_87_fu_14945_p0 <= mul_ln172_87_fu_14945_p00(8 - 1 downto 0);
    mul_ln172_87_fu_14945_p00 <= 
        ap_const_lv24_FFFFAC when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFF9;
    mul_ln172_87_fu_14945_p1 <= zext_ln172_102_fu_10838_p1(16 - 1 downto 0);
    mul_ln172_88_fu_14951_p0 <= mul_ln172_88_fu_14951_p00(8 - 1 downto 0);
    mul_ln172_88_fu_14951_p00 <= 
        ap_const_lv24_6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFAB;
    mul_ln172_88_fu_14951_p1 <= zext_ln172_102_fu_10838_p1(16 - 1 downto 0);
    mul_ln172_89_fu_14957_p0 <= mul_ln172_89_fu_14957_p00(8 - 1 downto 0);
    mul_ln172_89_fu_14957_p00 <= 
        ap_const_lv24_67 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFBC;
    mul_ln172_89_fu_14957_p1 <= zext_ln172_109_fu_10896_p1(16 - 1 downto 0);
    mul_ln172_8_fu_14515_p0 <= mul_ln172_8_fu_14515_p00(8 - 1 downto 0);
    mul_ln172_8_fu_14515_p00 <= 
        ap_const_lv24_FFFFD2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_5F;
    mul_ln172_8_fu_14515_p1 <= zext_ln172_13_fu_8967_p1(16 - 1 downto 0);
    mul_ln172_90_fu_14963_p0 <= mul_ln172_90_fu_14963_p00(8 - 1 downto 0);
    mul_ln172_90_fu_14963_p00 <= 
        ap_const_lv23_48 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_5E;
    mul_ln172_90_fu_14963_p1 <= zext_ln172_160_fu_10899_p1(16 - 1 downto 0);
    mul_ln172_91_fu_14970_p0 <= mul_ln172_91_fu_14970_p00(8 - 1 downto 0);
    mul_ln172_91_fu_14970_p00 <= 
        ap_const_lv23_26 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_55;
    mul_ln172_91_fu_14970_p1 <= zext_ln172_160_fu_10899_p1(16 - 1 downto 0);
    mul_ln172_92_fu_14977_p0 <= mul_ln172_92_fu_14977_p00(8 - 1 downto 0);
    mul_ln172_92_fu_14977_p00 <= 
        ap_const_lv24_FFFFB4 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFC9;
    mul_ln172_92_fu_14977_p1 <= zext_ln172_109_fu_10896_p1(16 - 1 downto 0);
    mul_ln172_93_fu_14984_p0 <= mul_ln172_93_fu_14984_p00(8 - 1 downto 0);
    mul_ln172_93_fu_14984_p00 <= 
        ap_const_lv24_2B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFB5;
    mul_ln172_93_fu_14984_p1 <= zext_ln172_109_reg_18758(16 - 1 downto 0);
    mul_ln172_94_fu_14990_p0 <= mul_ln172_94_fu_14990_p00(6 - 1 downto 0);
    mul_ln172_94_fu_14990_p00 <= 
        ap_const_lv22_16 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_3FFFE2;
    mul_ln172_94_fu_14990_p1 <= mul_ln172_94_fu_14990_p10(16 - 1 downto 0);
    mul_ln172_94_fu_14990_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18667),22));
    mul_ln172_95_fu_14997_p0 <= mul_ln172_95_fu_14997_p00(7 - 1 downto 0);
    mul_ln172_95_fu_14997_p00 <= 
        ap_const_lv23_3B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_7FFFF5;
    mul_ln172_95_fu_14997_p1 <= zext_ln172_160_reg_18763(16 - 1 downto 0);
    mul_ln172_96_fu_15003_p0 <= ap_const_lv23_7FFFC3(7 - 1 downto 0);
    mul_ln172_96_fu_15003_p1 <= zext_ln172_122_fu_11223_p1(16 - 1 downto 0);
    mul_ln172_97_fu_15009_p0 <= mul_ln172_97_fu_15009_p00(7 - 1 downto 0);
    mul_ln172_97_fu_15009_p00 <= 
        ap_const_lv23_7FFFDA when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_15;
    mul_ln172_97_fu_15009_p1 <= zext_ln172_122_fu_11223_p1(16 - 1 downto 0);
    mul_ln172_98_fu_15015_p0 <= mul_ln172_98_fu_15015_p00(8 - 1 downto 0);
    mul_ln172_98_fu_15015_p00 <= 
        ap_const_lv24_FFFF9D when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFCF;
    mul_ln172_98_fu_15015_p1 <= zext_ln172_124_fu_11241_p1(16 - 1 downto 0);
    mul_ln172_99_fu_15021_p0 <= mul_ln172_99_fu_15021_p00(8 - 1 downto 0);
    mul_ln172_99_fu_15021_p00 <= 
        ap_const_lv24_FFFFD6 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_67;
    mul_ln172_99_fu_15021_p1 <= zext_ln172_124_fu_11241_p1(16 - 1 downto 0);
    mul_ln172_fu_14443_p0 <= mul_ln172_fu_14443_p00(8 - 1 downto 0);
    mul_ln172_fu_14443_p00 <= 
        ap_const_lv23_5B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_1D;
    mul_ln172_fu_14443_p1 <= zext_ln172_18_fu_8790_p1(16 - 1 downto 0);
    mul_ln98_12_fu_6153_p1 <= mul_ln98_12_fu_6153_p10(8 - 1 downto 0);
    mul_ln98_12_fu_6153_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_6112_p8),14));
    mul_ln98_1_fu_6071_p1 <= mul_ln98_1_fu_6071_p10(8 - 1 downto 0);
    mul_ln98_1_fu_6071_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_6040_p8),16));
    mul_ln98_1_fu_6071_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_52) * unsigned(mul_ln98_1_fu_6071_p1), 16));
    mul_ln98_27_fu_6250_p1 <= mul_ln98_27_fu_6250_p10(8 - 1 downto 0);
    mul_ln98_27_fu_6250_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_6235_p8),16));
    mul_ln98_27_fu_6250_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_5B) * unsigned(mul_ln98_27_fu_6250_p1), 16));
    mul_ln98_28_fu_6271_p1 <= mul_ln98_28_fu_6271_p10(8 - 1 downto 0);
    mul_ln98_28_fu_6271_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_91_fu_6256_p8),16));
    mul_ln98_32_fu_6336_p1 <= mul_ln98_32_fu_6336_p10(8 - 1 downto 0);
    mul_ln98_32_fu_6336_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_fu_6315_p8),15));
    mul_ln98_32_fu_6336_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FCF) * signed('0' &mul_ln98_32_fu_6336_p1))), 15));
    mul_ln98_3_fu_6081_p1 <= mul_ln98_3_fu_6081_p10(8 - 1 downto 0);
    mul_ln98_3_fu_6081_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4405_p8),15));
    mul_ln98_3_fu_6081_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_2E) * unsigned(mul_ln98_3_fu_6081_p1), 15));
    mul_ln98_45_fu_7002_p1 <= zext_ln98_108_reg_16640(8 - 1 downto 0);
    mul_ln98_49_fu_7136_p1 <= zext_ln98_125_fu_7133_p1(8 - 1 downto 0);
    mul_ln98_49_fu_7136_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FCD) * signed('0' &mul_ln98_49_fu_7136_p1))), 15));
    mul_ln98_5_fu_6091_p1 <= mul_ln98_5_fu_6091_p10(8 - 1 downto 0);
    mul_ln98_5_fu_6091_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4422_p8),16));
    mul_ln98_5_fu_6091_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF9F) * signed('0' &mul_ln98_5_fu_6091_p1))), 16));
    mul_ln98_fu_6065_p1 <= mul_ln98_fu_6065_p10(8 - 1 downto 0);
    mul_ln98_fu_6065_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_6040_p8),15));
    mul_ln98_fu_6065_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_35) * unsigned(mul_ln98_fu_6065_p1), 15));
    or_ln182_1_fu_4724_p2 <= (tmp_224_reg_15415 or ap_const_lv4_2);
    or_ln182_2_fu_5244_p2 <= (tmp_224_reg_15415 or ap_const_lv4_3);
    or_ln182_3_fu_5258_p2 <= (tmp_224_reg_15415 or ap_const_lv4_4);
    or_ln182_4_fu_5391_p2 <= (tmp_224_reg_15415 or ap_const_lv4_5);
    or_ln182_5_fu_5405_p2 <= (tmp_224_reg_15415 or ap_const_lv4_6);
    or_ln182_6_fu_5503_p2 <= (tmp_224_reg_15415 or ap_const_lv4_7);
    or_ln182_fu_4710_p2 <= (tmp_224_reg_15415 or ap_const_lv4_1);
    or_ln1_fu_8702_p3 <= (ap_const_lv1_1 & tmp_234_fu_8605_p3);
    or_ln222_1_fu_13285_p2 <= (l2_write_row_offset_s_reg_3910 or icmp_ln222_fu_13231_p2);
    or_ln222_fu_13271_p2 <= (l1_read_row_offset_f_reg_3886 or icmp_ln222_fu_13231_p2);
    or_ln231_fu_13336_p2 <= (icmp_ln231_fu_13304_p2 or ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6);
    or_ln46_1_fu_5095_p2 <= (icmp_ln46_3_reg_15833 or icmp_ln46_2_reg_15795);
    or_ln46_2_fu_5099_p2 <= (or_ln46_fu_5091_p2 or or_ln46_1_fu_5095_p2);
    or_ln46_3_fu_5105_p2 <= (icmp_ln46_5_reg_15879 or icmp_ln46_4_reg_15859);
    or_ln46_4_fu_5109_p2 <= (icmp_ln46_7_fu_5079_p2 or icmp_ln46_6_fu_5023_p2);
    or_ln46_5_fu_5115_p2 <= (or_ln46_4_fu_5109_p2 or or_ln46_3_fu_5105_p2);
    or_ln46_6_fu_5121_p2 <= (or_ln46_5_fu_5115_p2 or or_ln46_2_fu_5099_p2);
    or_ln46_fu_5091_p2 <= (icmp_ln46_reg_15659 or icmp_ln46_1_reg_15753);
    or_ln_fu_5987_p3 <= (ap_const_lv1_1 & tmp_217_fu_5824_p3);

    out_r_TDATA_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_ce, ap_predicate_op3421_write_state33, tmp_data_V_fu_13842_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                out_r_TDATA <= tmp_data_V_fu_13842_p1;
            elsif ((ap_predicate_op3421_write_state33 = ap_const_boolean_1)) then 
                out_r_TDATA <= ap_const_lv512_lc_1;
            else 
                out_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            out_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_r_TDATA_blk_n_assign_proc : process(out_r_TREADY, ap_CS_fsm_state33, icmp_ln238_reg_19211, and_ln253_reg_19215)
    begin
        if ((((ap_const_lv1_1 = and_ln253_reg_19215) and (icmp_ln238_reg_19211 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((icmp_ln238_reg_19211 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv64_FFFFFFFFFFFFFFFF;

    out_r_TLAST_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_ce, ap_predicate_op3421_write_state33)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
            if ((icmp_ln238_reg_19211 = ap_const_lv1_1)) then 
                out_r_TLAST <= ap_const_lv1_1;
            elsif ((ap_predicate_op3421_write_state33 = ap_const_boolean_1)) then 
                out_r_TLAST <= ap_const_lv1_0;
            else 
                out_r_TLAST <= "X";
            end if;
        else 
            out_r_TLAST <= "X";
        end if; 
    end process;

    out_r_TSTRB <= ap_const_lv64_0;

    out_r_TVALID_assign_proc : process(ap_CS_fsm_state33, icmp_ln238_reg_19211, ap_ce, ap_predicate_op3421_write_state33, ap_block_state33_io)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_predicate_op3421_write_state33 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln238_reg_19211 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_1_fu_4808_p4 <= weights_TDATA(15 downto 8);
    p_Result_1_2_fu_4822_p4 <= weights_TDATA(23 downto 16);
    p_Result_1_3_fu_4836_p4 <= weights_TDATA(31 downto 24);
    p_Result_1_4_fu_4850_p4 <= weights_TDATA(39 downto 32);
    p_Result_1_5_fu_4864_p4 <= weights_TDATA(47 downto 40);
    p_Result_1_6_fu_4878_p4 <= weights_TDATA(55 downto 48);
    p_Result_1_7_fu_4892_p4 <= weights_TDATA(63 downto 56);
    p_Result_1_8_fu_4906_p4 <= weights_TDATA(71 downto 64);
    p_Result_1_9_fu_4920_p4 <= weights_TDATA(79 downto 72);
    p_Result_1_s_fu_4934_p4 <= weights_TDATA(87 downto 80);
    select_ln117_1_fu_8295_p3 <= 
        sext_ln110_32_fu_8231_p1 when (icmp_ln117_1_fu_8289_p2(0) = '1') else 
        l1_maxes_1;
    select_ln117_2_fu_8313_p3 <= 
        sext_ln110_49_fu_8247_p1 when (icmp_ln117_2_fu_8307_p2(0) = '1') else 
        l1_maxes_2;
    select_ln117_3_fu_8430_p3 <= 
        sext_ln110_67_fu_8416_p1 when (icmp_ln117_3_fu_8424_p2(0) = '1') else 
        l1_maxes_3;
    select_ln117_fu_8166_p3 <= 
        sext_ln110_15_fu_8023_p1 when (icmp_ln117_fu_8160_p2(0) = '1') else 
        l1_maxes_0;
    select_ln129_1_fu_8491_p3 <= 
        ap_const_lv16_1 when (icmp_ln129_fu_8459_p2(0) = '1') else 
        add_ln128_fu_8454_p2;
    select_ln129_fu_8484_p3 <= 
        select_ln133_fu_8476_p3 when (icmp_ln129_fu_8459_p2(0) = '1') else 
        l2_write_row_offset_2_reg_15933;
    select_ln133_fu_8476_p3 <= 
        ap_const_lv8_0 when (icmp_ln133_fu_8470_p2(0) = '1') else 
        add_ln132_fu_8465_p2;
    select_ln140_1_fu_8543_p3 <= 
        select_ln144_fu_8527_p3 when (icmp_ln140_fu_8504_p2(0) = '1') else 
        l1_read_row_offset_l_1_reg_15925;
    select_ln140_fu_8535_p3 <= 
        ap_const_lv16_0 when (icmp_ln140_fu_8504_p2(0) = '1') else 
        add_ln139_fu_8499_p2;
    select_ln144_fu_8527_p3 <= 
        ap_const_lv8_0 when (icmp_ln144_fu_8521_p2(0) = '1') else 
        add_ln143_fu_8516_p2;
    select_ln154_10_fu_10026_p3 <= 
        tmp_196_fu_10004_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_197_fu_10015_p8;
    select_ln154_11_fu_10055_p3 <= 
        tmp_198_fu_10033_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_199_fu_10044_p8;
    select_ln154_12_fu_10673_p3 <= 
        tmp_200_fu_10651_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_201_fu_10662_p8;
    select_ln154_13_fu_10702_p3 <= 
        tmp_202_fu_10680_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_203_fu_10691_p8;
    select_ln154_14_fu_11216_p3 <= 
        tmp_204_fu_11194_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_205_fu_11205_p8;
    select_ln154_15_fu_11295_p3 <= 
        tmp_206_fu_11273_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_207_fu_11284_p8;
    select_ln154_16_fu_11335_p3 <= 
        tmp_208_fu_11313_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_209_fu_11324_p8;
    select_ln154_17_fu_9086_p3 <= 
        tmp_210_fu_9064_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_211_fu_9075_p8;
    select_ln154_1_fu_8938_p3 <= 
        tmp_178_fu_8916_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_179_fu_8927_p8;
    select_ln154_2_fu_8844_p3 <= 
        tmp_180_fu_8822_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_181_fu_8833_p8;
    select_ln154_3_fu_9171_p3 <= 
        tmp_182_fu_9149_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_183_fu_9160_p8;
    select_ln154_4_fu_9024_p3 <= 
        tmp_184_fu_9002_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_185_fu_9013_p8;
    select_ln154_5_fu_9253_p3 <= 
        tmp_186_fu_9231_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_187_fu_9242_p8;
    select_ln154_6_fu_8891_p3 <= 
        tmp_188_fu_8869_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_189_fu_8880_p8;
    select_ln154_7_fu_9053_p3 <= 
        tmp_190_fu_9031_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_191_fu_9042_p8;
    select_ln154_8_fu_9810_p3 <= 
        tmp_192_fu_9788_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_193_fu_9799_p8;
    select_ln154_9_fu_9954_p3 <= 
        tmp_194_fu_9932_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_195_fu_9943_p8;
    select_ln154_fu_8779_p3 <= 
        tmp_176_fu_8757_p8 when (trunc_ln152_1_reg_15240(0) = '1') else 
        tmp_177_fu_8768_p8;
    select_ln161_fu_8656_p3 <= 
        ap_const_lv8_2 when (tmp_234_fu_8605_p3(0) = '1') else 
        ap_const_lv8_1;
    select_ln162_1_fu_8694_p3 <= 
        add_ln162_1_fu_8688_p2 when (icmp_ln162_1_fu_8670_p2(0) = '1') else 
        add_ln164_1_fu_8682_p2;
    select_ln162_2_fu_8742_p3 <= 
        add_ln162_2_fu_8736_p2 when (icmp_ln162_2_fu_8724_p2(0) = '1') else 
        add_ln164_2_fu_8730_p2;
    select_ln162_fu_8648_p3 <= 
        add_ln162_fu_8642_p2 when (icmp_ln162_fu_8630_p2(0) = '1') else 
        add_ln164_fu_8636_p2;
    select_ln172_102_fu_11073_p3 <= 
        sub_ln172_25_fu_11067_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_76_fu_11052_p1;
    select_ln172_110_fu_11177_p3 <= 
        sext_ln172_82_fu_11173_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sub_ln172_27_fu_11139_p2;
    select_ln172_112_fu_11497_p3 <= 
        sext_ln172_84_fu_11493_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_120_fu_11483_p1;
    select_ln172_113_fu_11521_p3 <= 
        sub_ln172_30_fu_11515_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_117_fu_11458_p1;
    select_ln172_114_fu_11545_p3 <= 
        mul_ln172_96_reg_18827 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_87_fu_11541_p1;
    select_ln172_11_fu_11417_p3 <= 
        ap_const_lv24_FFFF8D when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFE6;
    select_ln172_122_fu_12221_p3 <= 
        zext_ln172_127_fu_12217_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_95_fu_12206_p1;
    select_ln172_124_fu_12274_p3 <= 
        sub_ln172_33_fu_12268_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_129_fu_12242_p1;
    select_ln172_125_fu_12305_p3 <= 
        sub_ln172_34_fu_12299_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_133_fu_12295_p1;
    select_ln172_127_fu_12323_p3 <= 
        sext_ln172_100_fu_12319_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_106_reg_18969;
    select_ln172_141_fu_12519_p3 <= 
        mul_ln172_120_reg_18258 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_159_fu_12515_p1;
    select_ln172_142_fu_11758_p3 <= 
        sub_ln172_38_fu_11752_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_169_fu_11737_p1;
    select_ln172_15_fu_9380_p3 <= 
        mul_ln172_13_reg_18145 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_14_fu_9376_p1;
    select_ln172_16_fu_11877_p3 <= 
        zext_ln172_16_reg_17905 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_14_reg_17912;
    select_ln172_22_fu_11889_p3 <= 
        ap_const_lv24_FFFFCC when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_4B;
    select_ln172_27_fu_9407_p3 <= 
        zext_ln172_20_fu_9403_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_25_reg_18301;
    select_ln172_29_fu_9427_p3 <= 
        zext_ln172_22_fu_9423_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_27_reg_18311;
    select_ln172_2_fu_10108_p3 <= 
        zext_ln172_5_fu_10104_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sub_ln172_1_fu_10082_p2;
    select_ln172_31_fu_9689_p3 <= 
        zext_ln172_27_fu_9685_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sub_ln172_6_fu_9670_p2;
    select_ln172_35_fu_9458_p3 <= 
        sext_ln172_21_fu_9454_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_32_fu_14640_p2;
    select_ln172_37_fu_9485_p3 <= 
        mul_ln172_34_fu_14652_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_32_fu_9481_p1;
    select_ln172_3_fu_11410_p3 <= 
        ap_const_lv24_B when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFAE;
    select_ln172_42_fu_11941_p3 <= 
        sub_ln172_8_fu_11935_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv22_0;
    select_ln172_53_fu_11427_p3 <= 
        ap_const_lv24_17 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFF97;
    select_ln172_54_fu_11434_p3 <= 
        ap_const_lv24_FFFFE1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv24_FFFFBD;
    select_ln172_57_fu_9277_p3 <= 
        zext_ln172_44_fu_9273_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_53_reg_18229;
    select_ln172_59_fu_9305_p3 <= 
        tmp_218_fu_9287_p3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_152_fu_9301_p1;
    select_ln172_61_fu_12026_p3 <= 
        sub_ln172_11_fu_12020_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_40_fu_11994_p1;
    select_ln172_63_fu_12050_p3 <= 
        sext_ln172_42_fu_12046_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_57_reg_18473;
    select_ln172_66_fu_10212_p3 <= 
        zext_ln172_58_fu_10208_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_46_fu_10176_p1;
    select_ln172_69_fu_10274_p3 <= 
        add_ln172_6_fu_10268_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_64_fu_10256_p1;
    select_ln172_70_fu_10291_p3 <= 
        mul_ln172_62_reg_18557 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_48_fu_10287_p1;
    select_ln172_71_fu_10305_p3 <= 
        zext_ln172_68_fu_10301_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_63_reg_18562;
    select_ln172_77_fu_12119_p3 <= 
        sub_ln172_16_fu_12113_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_54_fu_12087_p1;
    select_ln172_78_fu_12169_p3 <= 
        sext_ln172_56_fu_12165_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_78_fu_12144_p1;
    select_ln172_7_fu_10139_p3 <= 
        sext_ln172_4_fu_10135_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_6_reg_17853;
    select_ln172_82_fu_10384_p3 <= 
        sub_ln172_19_fu_10378_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_61_fu_10352_p1;
    select_ln172_83_fu_10399_p3 <= 
        sext_ln172_63_fu_10395_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        mul_ln172_72_fu_14851_p2;
    select_ln172_8_fu_11860_p3 <= 
        zext_ln172_10_fu_11856_p1 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_5_fu_11834_p1;
    select_ln172_91_fu_10502_p3 <= 
        st_fu_10484_p3 when (trunc_ln152_1_reg_15240(0) = '1') else 
        zext_ln172_92_fu_10498_p1;
    select_ln172_92_fu_10585_p3 <= 
        sub_ln172_23_fu_10579_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_69_fu_10543_p1;
    select_ln172_93_fu_11441_p3 <= 
        ap_const_lv23_24 when (trunc_ln152_1_reg_15240(0) = '1') else 
        ap_const_lv23_5A;
    select_ln172_94_fu_10630_p3 <= 
        sub_ln172_24_fu_10624_p2 when (trunc_ln152_1_reg_15240(0) = '1') else 
        sext_ln172_72_fu_10605_p1;
    select_ln182_1_fu_12931_p3 <= 
        add_ln172_45_reg_19059 when (icmp_ln182_1_fu_12927_p2(0) = '1') else 
        l2_maxes_load_2_reg_15691;
    select_ln182_2_fu_13035_p3 <= 
        add_ln172_63_fu_12962_p2 when (icmp_ln182_2_fu_13030_p2(0) = '1') else 
        l2_maxes_load_8_reg_15697;
    select_ln182_3_fu_12943_p3 <= 
        add_ln172_81_fu_12794_p2 when (icmp_ln182_3_fu_12938_p2(0) = '1') else 
        l2_maxes_load_3_reg_15783;
    select_ln182_4_fu_13047_p3 <= 
        add_ln172_99_reg_19185 when (icmp_ln182_4_fu_13043_p2(0) = '1') else 
        l2_maxes_load_4_reg_15789;
    select_ln182_5_fu_13098_p3 <= 
        add_ln172_117_reg_19163 when (icmp_ln182_5_fu_13094_p2(0) = '1') else 
        l2_maxes_load_5_reg_15821;
    select_ln182_6_fu_13058_p3 <= 
        add_ln172_135_reg_19192 when (icmp_ln182_6_fu_13054_p2(0) = '1') else 
        l2_maxes_load_6_reg_15827;
    select_ln182_7_fu_13109_p3 <= 
        add_ln172_145_reg_19199 when (icmp_ln182_7_fu_13105_p2(0) = '1') else 
        l2_maxes_load_7_reg_15853;
    select_ln182_fu_13023_p3 <= 
        add_ln172_27_reg_19141 when (icmp_ln182_fu_13019_p2(0) = '1') else 
        l2_maxes_load_reg_15490;
    select_ln190_fu_13201_p3 <= 
        ap_const_lv16_0 when (icmp_ln190_fu_13174_p2(0) = '1') else 
        add_ln189_fu_13169_p2;
    select_ln194_fu_13192_p3 <= 
        ap_const_lv8_0 when (icmp_ln194_fu_13186_p2(0) = '1') else 
        add_ln193_fu_13181_p2;
    select_ln222_1_fu_13277_p3 <= 
        select_ln226_fu_13249_p3 when (icmp_ln222_fu_13231_p2(0) = '1') else 
        l1_read_row_offset_l_reg_3899;
    select_ln222_2_fu_13291_p3 <= 
        add_ln227_fu_13257_p2 when (icmp_ln222_fu_13231_p2(0) = '1') else 
        l2_write_row_offset_1_reg_3923;
    select_ln222_fu_13263_p3 <= 
        ap_const_lv32_200 when (icmp_ln222_fu_13231_p2(0) = '1') else 
        add_ln221_fu_13226_p2;
    select_ln226_fu_13249_p3 <= 
        ap_const_lv8_0 when (icmp_ln226_fu_13243_p2(0) = '1') else 
        add_ln225_fu_13237_p2;
    select_ln231_1_fu_13342_p3 <= 
        ap_const_lv8_0 when (icmp_ln231_fu_13304_p2(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6;
    select_ln231_fu_13328_p3 <= 
        ap_const_lv32_400 when (icmp_ln231_fu_13304_p2(0) = '1') else 
        add_ln230_fu_13299_p2;
    select_ln247_10_fu_13658_p3 <= 
        trunc_ln247_s_fu_13648_p4 when (icmp_ln247_10_fu_13642_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_11_fu_13686_p3 <= 
        trunc_ln247_10_fu_13676_p4 when (icmp_ln247_11_fu_13670_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_12_fu_13714_p3 <= 
        trunc_ln247_11_fu_13704_p4 when (icmp_ln247_12_fu_13698_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_13_fu_13742_p3 <= 
        trunc_ln247_12_fu_13732_p4 when (icmp_ln247_13_fu_13726_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_14_fu_13770_p3 <= 
        trunc_ln247_13_fu_13760_p4 when (icmp_ln247_14_fu_13754_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_15_fu_13798_p3 <= 
        trunc_ln247_14_fu_13788_p4 when (icmp_ln247_15_fu_13782_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_1_fu_13406_p3 <= 
        trunc_ln247_1_fu_13396_p4 when (icmp_ln247_1_fu_13390_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_2_fu_13434_p3 <= 
        trunc_ln247_2_fu_13424_p4 when (icmp_ln247_2_fu_13418_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_3_fu_13462_p3 <= 
        trunc_ln247_3_fu_13452_p4 when (icmp_ln247_3_fu_13446_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_4_fu_13490_p3 <= 
        trunc_ln247_4_fu_13480_p4 when (icmp_ln247_4_fu_13474_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_5_fu_13518_p3 <= 
        trunc_ln247_5_fu_13508_p4 when (icmp_ln247_5_fu_13502_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_6_fu_13546_p3 <= 
        trunc_ln247_6_fu_13536_p4 when (icmp_ln247_6_fu_13530_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_7_fu_13574_p3 <= 
        trunc_ln247_7_fu_13564_p4 when (icmp_ln247_7_fu_13558_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_8_fu_13602_p3 <= 
        trunc_ln247_8_fu_13592_p4 when (icmp_ln247_8_fu_13586_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_9_fu_13630_p3 <= 
        trunc_ln247_9_fu_13620_p4 when (icmp_ln247_9_fu_13614_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln247_fu_13378_p3 <= 
        trunc_ln9_fu_13368_p4 when (icmp_ln247_fu_13362_p2(0) = '1') else 
        ap_const_lv23_0;
    select_ln46_10_fu_5701_p3 <= 
        add_ln49_5_fu_5696_p2 when (icmp_ln46_5_fu_5690_p2(0) = '1') else 
        select_ln46_8_reg_15864;
    select_ln46_11_fu_5708_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_5_fu_5690_p2(0) = '1') else 
        add_ln45_5_fu_5685_p2;
    select_ln46_12_fu_5033_p3 <= 
        add_ln49_6_fu_5028_p2 when (icmp_ln46_6_fu_5023_p2(0) = '1') else 
        select_ln46_10_reg_15884;
    select_ln46_13_fu_5040_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_6_fu_5023_p2(0) = '1') else 
        add_ln45_6_reg_15893;
    select_ln46_14_fu_5127_p3 <= 
        add_ln49_7_fu_5085_p2 when (icmp_ln46_7_fu_5079_p2(0) = '1') else 
        select_ln46_12_fu_5033_p3;
    select_ln46_15_fu_5135_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_7_fu_5079_p2(0) = '1') else 
        add_ln45_7_fu_5073_p2;
    select_ln46_1_fu_5183_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_fu_5165_p2(0) = '1') else 
        add_ln45_fu_5160_p2;
    select_ln46_2_fu_5323_p3 <= 
        add_ln49_1_fu_5318_p2 when (icmp_ln46_1_fu_5312_p2(0) = '1') else 
        select_ln46_reg_15664;
    select_ln46_3_fu_5330_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_1_fu_5312_p2(0) = '1') else 
        add_ln45_1_fu_5307_p2;
    select_ln46_4_fu_5435_p3 <= 
        add_ln49_2_fu_5430_p2 when (icmp_ln46_2_fu_5424_p2(0) = '1') else 
        select_ln46_2_reg_15758;
    select_ln46_5_fu_5442_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_2_fu_5424_p2(0) = '1') else 
        add_ln45_2_fu_5419_p2;
    select_ln46_6_fu_5533_p3 <= 
        add_ln49_3_fu_5528_p2 when (icmp_ln46_3_fu_5522_p2(0) = '1') else 
        select_ln46_4_reg_15800;
    select_ln46_7_fu_5540_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_3_fu_5522_p2(0) = '1') else 
        add_ln45_3_fu_5517_p2;
    select_ln46_8_fu_5617_p3 <= 
        add_ln49_4_fu_5612_p2 when (icmp_ln46_4_fu_5606_p2(0) = '1') else 
        select_ln46_6_reg_15838;
    select_ln46_9_fu_5624_p3 <= 
        ap_const_lv8_0 when (icmp_ln46_4_fu_5606_p2(0) = '1') else 
        add_ln45_4_fu_5601_p2;
    select_ln46_fu_5176_p3 <= 
        add_ln49_fu_5171_p2 when (icmp_ln46_fu_5165_p2(0) = '1') else 
        l1_write_col_offset_s_reg_15445;
    select_ln65_fu_5009_p3 <= 
        ap_const_lv8_0 when (icmp_ln65_fu_5003_p2(0) = '1') else 
        grp_fu_4400_p2;
    select_ln84_fu_5941_p3 <= 
        ap_const_lv8_2 when (tmp_217_fu_5824_p3(0) = '1') else 
        ap_const_lv8_1;
    select_ln85_1_fu_5979_p3 <= 
        add_ln85_1_fu_5973_p2 when (icmp_ln85_1_fu_5955_p2(0) = '1') else 
        add_ln87_1_fu_5967_p2;
    select_ln85_2_fu_6027_p3 <= 
        add_ln85_2_fu_6021_p2 when (icmp_ln85_2_fu_6009_p2(0) = '1') else 
        add_ln87_2_fu_6015_p2;
    select_ln85_fu_5867_p3 <= 
        add_ln85_fu_5861_p2 when (icmp_ln85_fu_5849_p2(0) = '1') else 
        add_ln87_fu_5855_p2;
        sext_ln110_10_fu_7701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_23_fu_7695_p2),18));

        sext_ln110_11_fu_7182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14224_p3),17));

        sext_ln110_12_fu_7705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_26_reg_16818),18));

        sext_ln110_13_fu_7714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_27_fu_7708_p2),19));

        sext_ln110_14_fu_8014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_28_reg_16893),20));

        sext_ln110_15_fu_8023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_4_fu_8017_p2),32));

        sext_ln110_16_fu_7724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14267_p3),18));

        sext_ln110_17_fu_7727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14333_p3),17));

        sext_ln110_18_fu_7736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_32_fu_7730_p2),18));

        sext_ln110_1_fu_7160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_1_fu_7154_p2),17));

        sext_ln110_20_fu_7749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14324_p3),17));

        sext_ln110_21_fu_7762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_37_reg_16686),16));

        sext_ln110_22_fu_7771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_38_fu_7765_p2),17));

        sext_ln110_23_fu_7781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_39_fu_7775_p2),18));

        sext_ln110_24_fu_8210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_40_reg_16898),19));

        sext_ln110_25_fu_7791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14283_p3),17));

        sext_ln110_26_fu_7794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14290_p3),17));

        sext_ln110_27_fu_8213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_46_reg_16903),19));

        sext_ln110_28_fu_7808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14275_p3),16));

        sext_ln110_29_fu_8027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_48_reg_16908),18));

        sext_ln110_2_fu_7608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_8_reg_16803),19));

        sext_ln110_31_fu_8216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_52_reg_16938),19));

        sext_ln110_32_fu_8231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_5_fu_8225_p2),32));

        sext_ln110_33_fu_8038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_55_reg_16833),16));

        sext_ln110_34_fu_8041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14382_p3),16));

        sext_ln110_35_fu_8056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_58_fu_8050_p2),18));

        sext_ln110_36_fu_8060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14349_p3),17));

        sext_ln110_37_fu_8077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_64_fu_8072_p2),18));

        sext_ln110_38_fu_8235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_65_reg_16943),19));

        sext_ln110_3_fu_7614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14249_p3),16));

        sext_ln110_40_fu_8090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14373_p3),17));

        sext_ln110_42_fu_8096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14416_p3),17));

        sext_ln110_43_fu_8105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_70_fu_8099_p2),18));

        sext_ln110_45_fu_8112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14341_p3),18));

        sext_ln110_46_fu_7829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_74_reg_16848),16));

        sext_ln110_47_fu_8115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_75_reg_16918),18));

        sext_ln110_48_fu_8238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_77_reg_16948),19));

        sext_ln110_49_fu_8247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_6_fu_8241_p2),32));

        sext_ln110_4_fu_7617_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_12_reg_16813),16));

        sext_ln110_50_fu_7213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14165_p3),16));

        sext_ln110_51_fu_8139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_82_reg_16853),17));

        sext_ln110_52_fu_8251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_83_reg_16953),18));

        sext_ln110_53_fu_8148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14390_p3),16));

        sext_ln110_54_fu_8254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_86_reg_16958),17));

        sext_ln110_55_fu_8265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_89_fu_8260_p2),17));

        sext_ln110_56_fu_8275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_90_fu_8269_p2),18));

        sext_ln110_57_fu_8404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_91_reg_16999),19));

        sext_ln110_58_fu_7221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_92_reg_16706),15));

        sext_ln110_59_fu_7230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_93_fu_7224_p2),16));

        sext_ln110_5_fu_7626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_13_fu_7620_p2),18));

        sext_ln110_60_fu_7234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_94_reg_16711),16));

        sext_ln110_61_fu_7844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_97_reg_16858),17));

        sext_ln110_62_fu_7257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_99_reg_16716),16));

        sext_ln110_63_fu_7847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_100_reg_16863),17));

        sext_ln110_64_fu_7266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14241_p3),16));

        sext_ln110_65_fu_7850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_103_reg_16868),17));

        sext_ln110_66_fu_8407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_105_reg_16928),19));

        sext_ln110_67_fu_8416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_7_fu_8410_p2),32));

        sext_ln110_6_fu_7636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_14_fu_7630_p2),19));

        sext_ln110_7_fu_8011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_15_reg_16888),20));

        sext_ln110_8_fu_7655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_17_fu_7649_p2),18));

        sext_ln110_9_fu_7688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_21_fu_7682_p2),19));

        sext_ln110_fu_7151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln110_reg_16671),16));

        sext_ln172_100_fu_12319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_32_fu_12200_p2),24));

        sext_ln172_101_fu_12329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_127_fu_12323_p3),32));

        sext_ln172_102_fu_11600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_108_fu_15067_p2),25));

        sext_ln172_103_fu_11610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_109_fu_15074_p2),24));

        sext_ln172_104_fu_11627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_111_fu_15088_p2),25));

        sext_ln172_105_fu_11647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_113_fu_15102_p2),25));

        sext_ln172_106_fu_11667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_115_fu_15116_p2),25));

        sext_ln172_107_fu_12693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_11_reg_19044),32));

        sext_ln172_108_fu_12702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_16_reg_18889),32));

        sext_ln172_109_fu_12711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_18_reg_18678),26));

        sext_ln172_10_fu_9386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_15_fu_9380_p3),25));

        sext_ln172_110_fu_12343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15142_p3),25));

        sext_ln172_111_fu_12714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_20_reg_19049),26));

        sext_ln172_112_fu_12723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_21_fu_12717_p2),27));

        sext_ln172_113_fu_12352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_22_reg_18393),26));

        sext_ln172_114_fu_12355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_23_reg_18979),26));

        sext_ln172_115_fu_12727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_25_reg_19054),27));

        sext_ln172_116_fu_12736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_26_fu_12730_p2),32));

        sext_ln172_117_fu_12376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_29_reg_18984),32));

        sext_ln172_118_fu_11353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_31_reg_18778),25));

        sext_ln172_119_fu_11356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_33_reg_18783),25));

        sext_ln172_11_fu_11882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_16_fu_11877_p3),25));

        sext_ln172_120_fu_12385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_34_reg_18894),32));

        sext_ln172_121_fu_10961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_36_reg_18683),26));

        sext_ln172_122_fu_9579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_37_reg_18343),25));

        sext_ln172_123_fu_10964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_38_reg_18398),26));

        sext_ln172_124_fu_9821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_40_reg_18403),25));

        sext_ln172_125_fu_9824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_42_reg_18348),25));

        sext_ln172_126_fu_10973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_43_reg_18502),26));

        sext_ln172_127_fu_12394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_44_reg_18788),32));

        sext_ln172_128_fu_12416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_47_reg_18989),32));

        sext_ln172_129_fu_11365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_49_reg_18793),26));

        sext_ln172_12_fu_9390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_15_reg_17917),25));

        sext_ln172_130_fu_10987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_50_reg_18688),25));

        sext_ln172_131_fu_11368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_51_reg_18798),26));

        sext_ln172_132_fu_12951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_52_reg_18899),32));

        sext_ln172_133_fu_10733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_54_fu_10727_p2),25));

        sext_ln172_134_fu_12749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_57_reg_18693),26));

        sext_ln172_135_fu_12752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_58_reg_19076),26));

        sext_ln172_136_fu_12767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_60_fu_12761_p2),26));

        sext_ln172_137_fu_12959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_62_reg_19148),32));

        sext_ln172_138_fu_9351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_118_reg_18253),25));

        sext_ln172_139_fu_12431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_65_reg_18994),32));

        sext_ln172_13_fu_10145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_16_reg_17922),25));

        sext_ln172_140_fu_11377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_67_reg_18803),26));

        sext_ln172_141_fu_11380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_69_reg_18698),26));

        sext_ln172_142_fu_12783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_70_reg_18904),32));

        sext_ln172_143_fu_12440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15122_p3),26));

        sext_ln172_144_fu_12443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15129_p3),25));

        sext_ln172_145_fu_12452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_74_fu_12446_p2),26));

        sext_ln172_146_fu_9833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_76_reg_18408),26));

        sext_ln172_147_fu_9836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_78_reg_18358),26));

        sext_ln172_148_fu_12791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_80_reg_19086),32));

        sext_ln172_149_fu_12483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_83_reg_18999),32));

        sext_ln172_14_fu_9629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_18_reg_18263),24));

        sext_ln172_150_fu_11699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_85_reg_18909),26));

        sext_ln172_151_fu_11702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_87_reg_18703),26));

        sext_ln172_152_fu_12968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_88_reg_19004),32));

        sext_ln172_153_fu_11005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_92_reg_18512),26));

        sext_ln172_154_fu_12800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_93_reg_18808),27));

        sext_ln172_155_fu_12803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_94_reg_18413),26));

        sext_ln172_156_fu_12815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_96_fu_12809_p2),26));

        sext_ln172_157_fu_12825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_97_fu_12819_p2),27));

        sext_ln172_158_fu_12976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_98_reg_19158),32));

        sext_ln172_159_fu_12515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_36_fu_12509_p2),22));

        sext_ln172_15_fu_9632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_19_reg_18268),25));

        sext_ln172_161_fu_12535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_101_reg_19009),32));

        sext_ln172_162_fu_12544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_103_reg_18914),25));

        sext_ln172_163_fu_12556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_105_fu_12550_p2),25));

        sext_ln172_164_fu_12835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_106_reg_19106),32));

        sext_ln172_165_fu_12843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_108_reg_18713),26));

        sext_ln172_166_fu_12846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_110_reg_18517),26));

        sext_ln172_167_fu_12574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_114_fu_12569_p2),26));

        sext_ln172_168_fu_12860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_116_fu_12855_p2),32));

        sext_ln172_169_fu_11737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_37_fu_11731_p2),21));

        sext_ln172_16_fu_9635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_21_reg_18273),26));

        sext_ln172_171_fu_12593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_119_reg_19019),32));

        sext_ln172_172_fu_12602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_121_reg_18919),24));

        sext_ln172_173_fu_12985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_124_reg_19121),32));

        sext_ln172_174_fu_12870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_126_reg_18723),26));

        sext_ln172_175_fu_12873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_15198_p3),26));

        sext_ln172_176_fu_12882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_129_fu_12876_p2),27));

        sext_ln172_177_fu_12627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_132_fu_12622_p2),25));

        sext_ln172_178_fu_12886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_133_reg_19126),27));

        sext_ln172_179_fu_12993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_134_reg_19170),32));

        sext_ln172_17_fu_11903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_28_reg_18316),25));

        sext_ln172_180_fu_11777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_139_reg_18924),26));

        sext_ln172_181_fu_11014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_140_reg_18728),25));

        sext_ln172_182_fu_11780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_141_reg_18813),26));

        sext_ln172_183_fu_13002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_142_reg_19029),32));

        sext_ln172_184_fu_12895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_144_reg_18733),26));

        sext_ln172_185_fu_9869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_146_reg_18428),26));

        sext_ln172_186_fu_12903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_149_reg_18527),25));

        sext_ln172_187_fu_12917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_152_fu_12911_p2),26));

        sext_ln172_188_fu_13010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln172_153_reg_19175),32));

        sext_ln172_18_fu_9655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_5_fu_9649_p2),23));

        sext_ln172_19_fu_9696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_31_fu_9689_p3),24));

        sext_ln172_1_fu_10068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_reg_18537),22));

        sext_ln172_20_fu_9228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_31_fu_14633_p2),25));

        sext_ln172_21_fu_9454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_7_fu_9448_p2),24));

        sext_ln172_22_fu_9700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_33_reg_18373),24));

        sext_ln172_23_fu_9703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_37_reg_18378),25));

        sext_ln172_24_fu_9498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_35_fu_14658_p2),24));

        sext_ln172_25_fu_9508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_36_fu_14665_p2),25));

        sext_ln172_26_fu_9534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_38_fu_14678_p2),24));

        sext_ln172_27_fu_11948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_42_fu_11941_p3),23));

        sext_ln172_29_fu_9544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_39_fu_14685_p2),24));

        sext_ln172_2_fu_10115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_2_fu_10108_p3),23));

        sext_ln172_30_fu_11962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_42_reg_18388),25));

        sext_ln172_31_fu_11424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_44_reg_18433),25));

        sext_ln172_32_fu_12672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_46_reg_18438),25));

        sext_ln172_33_fu_9260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_47_reg_18102),25));

        sext_ln172_34_fu_11968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_51_reg_18448),25));

        sext_ln172_35_fu_11971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_52_reg_18453),26));

        sext_ln172_36_fu_9283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_57_fu_9277_p3),24));

        sext_ln172_37_fu_12675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_54_reg_18458),25));

        sext_ln172_38_fu_9322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_20_fu_9316_p2),25));

        sext_ln172_39_fu_12678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_55_reg_18463),25));

        sext_ln172_3_fu_10122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_5_reg_17848),25));

        sext_ln172_40_fu_11994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_10_fu_11988_p2),23));

        sext_ln172_41_fu_12033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_61_fu_12026_p3),24));

        sext_ln172_42_fu_12046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_12_fu_12040_p2),23));

        sext_ln172_43_fu_12681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_63_reg_19039),25));

        sext_ln172_44_fu_10807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_58_reg_18497),25));

        sext_ln172_45_fu_10810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_59_reg_18542),24));

        sext_ln172_46_fu_10176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_13_fu_10170_p2),24));

        sext_ln172_47_fu_10222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_61_reg_18552),25));

        sext_ln172_48_fu_10287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_14_fu_10281_p2),23));

        sext_ln172_49_fu_10297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_70_fu_10291_p3),24));

        sext_ln172_4_fu_10135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_2_fu_10129_p2),24));

        sext_ln172_50_fu_10813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_64_reg_18576),25));

        sext_ln172_51_fu_10816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_65_reg_18581),24));

        sext_ln172_52_fu_10311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_67_reg_18591),25));

        sext_ln172_53_fu_10314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_68_reg_18596),25));

        sext_ln172_54_fu_12087_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_15_fu_12081_p2),23));

        sext_ln172_55_fu_12126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_77_fu_12119_p3),24));

        sext_ln172_56_fu_12165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_17_fu_12159_p2),21));

        sext_ln172_57_fu_12176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_78_fu_12169_p3),24));

        sext_ln172_58_fu_10822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_69_reg_18601),25));

        sext_ln172_59_fu_10330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_70_fu_14837_p2),24));

        sext_ln172_5_fu_11834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_3_fu_11828_p2),23));

        sext_ln172_60_fu_10340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_71_fu_14844_p2),25));

        sext_ln172_61_fu_10352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_18_fu_10346_p2),22));

        sext_ln172_62_fu_10391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_82_fu_10384_p3),23));

        sext_ln172_63_fu_10395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_18_fu_10346_p2),23));

        sext_ln172_65_fu_10438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_75_fu_14872_p2),25));

        sext_ln172_66_fu_10825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_77_reg_18647),25));

        sext_ln172_67_fu_10481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_79_fu_14898_p2),24));

        sext_ln172_68_fu_10519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_21_fu_10513_p2),25));

        sext_ln172_69_fu_10543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_35_fu_10537_p2),22));

        sext_ln172_70_fu_10564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_22_fu_10558_p2),22));

        sext_ln172_71_fu_10592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_92_fu_10585_p3),25));

        sext_ln172_72_fu_10605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_39_fu_10599_p2),22));

        sext_ln172_73_fu_10637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_94_fu_10630_p3),24));

        sext_ln172_74_fu_10865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_85_fu_14932_p2),25));

        sext_ln172_75_fu_11026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_86_reg_18743),24));

        sext_ln172_76_fu_11052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_40_fu_11046_p2),22));

        sext_ln172_77_fu_11080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_102_fu_11073_p3),23));

        sext_ln172_78_fu_11084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_89_reg_18768),25));

        sext_ln172_79_fu_10929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_92_fu_14977_p2),25));

        sext_ln172_7_fu_9118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_8_reg_18125),25));

        sext_ln172_80_fu_11104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_94_fu_14990_p2),24));

        sext_ln172_81_fu_11124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_26_fu_11118_p2),23));

        sext_ln172_82_fu_11173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_28_fu_11167_p2),23));

        sext_ln172_83_fu_11191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_95_fu_14997_p2),24));

        sext_ln172_84_fu_11493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_29_fu_11487_p2),23));

        sext_ln172_86_fu_11528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_113_fu_11521_p3),25));

        sext_ln172_87_fu_11541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_31_fu_11535_p2),23));

        sext_ln172_88_fu_11551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_114_fu_11545_p3),24));

        sext_ln172_89_fu_11555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_97_reg_18832),24));

        sext_ln172_8_fu_9626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_11_reg_18135),25));

        sext_ln172_90_fu_11558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_98_reg_18837),25));

        sext_ln172_91_fu_11561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_99_reg_18842),25));

        sext_ln172_92_fu_11564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_100_reg_18847),25));

        sext_ln172_93_fu_12684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_102_reg_18873),32));

        sext_ln172_94_fu_12186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_103_reg_18878),32));

        sext_ln172_95_fu_12206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln172_32_fu_12200_p2),21));

        sext_ln172_96_fu_12228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_122_fu_12221_p3),32));

        sext_ln172_97_fu_12281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_124_fu_12274_p3),32));

        sext_ln172_98_fu_12312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln172_125_fu_12305_p3),32));

        sext_ln172_99_fu_12316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_105_reg_18964),32));

        sext_ln172_9_fu_9366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_12_reg_18140),24));

        sext_ln172_fu_10065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln172_1_reg_17833),25));

        sext_ln205_fu_4792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_4782_p4),32));

        sext_ln98_10_fu_6750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_5_fu_6744_p2),14));

        sext_ln98_15_fu_7337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_8_fu_7331_p2),17));

        sext_ln98_16_fu_6832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_9_fu_6826_p2),16));

        sext_ln98_17_fu_7954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_11_fu_7948_p2),16));

        sext_ln98_18_fu_7363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_12_reg_16750),17));

        sext_ln98_19_fu_7394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_13_fu_7388_p2),16));

        sext_ln98_20_fu_6910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_38_fu_6904_p2),15));

        sext_ln98_21_fu_7426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_15_fu_7420_p2),17));

        sext_ln98_24_fu_6977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_18_fu_6971_p2),16));

        sext_ln98_28_fu_7499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_20_fu_7493_p2),16));

        sext_ln98_29_fu_6385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_22_fu_6379_p2),14));

        sext_ln98_2_fu_6674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_1_fu_6668_p2),16));

        sext_ln98_31_fu_7554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_24_fu_7548_p2),16));

        sext_ln98_32_fu_6461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_25_fu_6455_p2),13));

        sext_ln98_34_fu_7578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_27_fu_7572_p2),14));

        sext_ln98_36_fu_6537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_29_fu_6531_p2),16));

        sext_ln98_39_fu_7072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_32_fu_7066_p2),17));

        sext_ln98_3_fu_7865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_2_reg_16726),17));

        sext_ln98_40_fu_7106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_33_fu_7100_p2),16));

        sext_ln98_41_fu_7126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_34_fu_7121_p2),17));

        sext_ln98_7_fu_6729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln98_3_fu_6723_p2),16));

    shl_ln172_10_fu_9437_p3 <= (select_ln154_4_reg_18203 & ap_const_lv2_0);
    shl_ln172_11_fu_9474_p3 <= (select_ln154_4_reg_18203 & ap_const_lv4_0);
    shl_ln172_12_fu_11913_p3 <= (select_ln154_5_reg_18329 & ap_const_lv2_0);
    shl_ln172_13_fu_11924_p3 <= (select_ln154_5_reg_18329 & ap_const_lv5_0);
    shl_ln172_14_fu_9266_p3 <= (select_ln154_7_reg_18211 & ap_const_lv5_0);
    shl_ln172_15_fu_11977_p3 <= (select_ln154_7_reg_18211 & ap_const_lv2_0);
    shl_ln172_16_fu_11998_p3 <= (select_ln154_7_reg_18211 & ap_const_lv6_0);
    shl_ln172_17_fu_12009_p3 <= (select_ln154_7_reg_18211 & ap_const_lv1_0);
    shl_ln172_18_fu_10148_p3 <= (select_ln154_8_reg_18478 & ap_const_lv5_0);
    shl_ln172_19_fu_10159_p3 <= (select_ln154_8_reg_18478 & ap_const_lv2_0);
    shl_ln172_1_fu_10071_p3 <= (select_ln154_reg_17816 & ap_const_lv2_0);
    shl_ln172_20_fu_10180_p3 <= (select_ln154_8_reg_18478 & ap_const_lv6_0);
    shl_ln172_21_fu_10191_p3 <= (select_ln154_8_reg_18478 & ap_const_lv4_0);
    shl_ln172_22_fu_10228_p3 <= (select_ln154_8_reg_18478 & ap_const_lv3_0);
    shl_ln172_23_fu_10239_p3 <= (select_ln154_8_reg_18478 & ap_const_lv1_0);
    shl_ln172_24_fu_12059_p3 <= (select_ln154_9_reg_18567 & ap_const_lv5_0);
    shl_ln172_25_fu_12070_p3 <= (select_ln154_9_reg_18567 & ap_const_lv1_0);
    shl_ln172_26_fu_12091_p3 <= (select_ln154_9_reg_18567 & ap_const_lv6_0);
    shl_ln172_27_fu_12102_p3 <= (select_ln154_9_reg_18567 & ap_const_lv3_0);
    shl_ln172_28_fu_12148_p3 <= (select_ln154_9_reg_18567 & ap_const_lv2_0);
    shl_ln172_29_fu_10356_p3 <= (select_ln154_10_reg_18606 & ap_const_lv5_0);
    shl_ln172_2_fu_10088_p3 <= (select_ln154_reg_17816 & ap_const_lv1_0);
    shl_ln172_30_fu_10367_p3 <= (select_ln154_10_reg_18606 & ap_const_lv3_0);
    shl_ln172_31_fu_10547_p3 <= (select_ln154_11_reg_18617 & ap_const_lv4_0);
    shl_ln172_32_fu_10568_p3 <= (select_ln154_11_reg_18617 & ap_const_lv1_0);
    shl_ln172_33_fu_10609_p3 <= (select_ln154_11_reg_18617 & ap_const_lv5_0);
    shl_ln172_34_fu_11056_p3 <= (select_ln154_12_reg_18657 & ap_const_lv5_0);
    shl_ln172_35_fu_11107_p3 <= (select_ln154_13_reg_18667 & ap_const_lv5_0);
    shl_ln172_36_fu_11128_p3 <= (select_ln154_13_reg_18667 & ap_const_lv3_0);
    shl_ln172_37_fu_11145_p3 <= (select_ln154_13_reg_18667 & ap_const_lv4_0);
    shl_ln172_38_fu_11156_p3 <= (select_ln154_13_reg_18667 & ap_const_lv1_0);
    shl_ln172_39_fu_11451_p3 <= (select_ln154_14_reg_18818 & ap_const_lv5_0);
    shl_ln172_3_fu_9659_p3 <= (select_ln154_3_reg_18278 & ap_const_lv3_0);
    shl_ln172_40_fu_11462_p3 <= (select_ln154_14_reg_18818 & ap_const_lv3_0);
    shl_ln172_41_fu_11504_p3 <= (select_ln154_14_reg_18818 & ap_const_lv2_0);
    shl_ln172_42_fu_12189_p3 <= (select_ln154_15_reg_18857 & ap_const_lv3_0);
    shl_ln172_43_fu_12210_p3 <= (select_ln154_15_reg_18857 & ap_const_lv4_0);
    shl_ln172_44_fu_12235_p3 <= (select_ln154_15_reg_18857 & ap_const_lv5_0);
    shl_ln172_45_fu_12246_p3 <= (select_ln154_15_reg_18857 & ap_const_lv6_0);
    shl_ln172_46_fu_12257_p3 <= (select_ln154_15_reg_18857 & ap_const_lv1_0);
    shl_ln172_47_fu_12498_p3 <= (select_ln154_17_reg_18234 & ap_const_lv1_0);
    shl_ln172_48_fu_11720_p3 <= (select_ln154_17_reg_18234 & ap_const_lv2_0);
    shl_ln172_49_fu_11741_p3 <= (select_ln154_17_reg_18234 & ap_const_lv4_0);
    shl_ln172_4_fu_11817_p3 <= (select_ln154_1_reg_18107 & ap_const_lv4_0);
    shl_ln172_5_fu_11838_p3 <= (select_ln154_1_reg_18107 & ap_const_lv2_0);
    shl_ln172_6_fu_11849_p3 <= (select_ln154_1_reg_18107 & ap_const_lv6_0);
    shl_ln172_7_fu_9369_p3 <= (select_ln154_1_reg_18107 & ap_const_lv3_0);
    shl_ln172_8_fu_9396_p3 <= (select_ln154_3_reg_18278 & ap_const_lv1_0);
    shl_ln172_9_fu_9416_p3 <= (select_ln154_3_reg_18278 & ap_const_lv2_0);
    shl_ln172_s_fu_9638_p3 <= (select_ln154_3_reg_18278 & ap_const_lv5_0);
    shl_ln1_fu_9884_p3 <= (select_ln154_reg_17816 & ap_const_lv4_0);
    shl_ln98_10_fu_6198_p3 <= (grp_fu_4405_p8 & ap_const_lv1_0);
    shl_ln98_11_fu_6786_p3 <= (tmp_49_reg_16520 & ap_const_lv4_0);
    shl_ln98_12_fu_7320_p3 <= (tmp_55_reg_16533 & ap_const_lv4_0);
    shl_ln98_13_fu_7341_p3 <= (tmp_55_reg_16533 & ap_const_lv6_0);
    shl_ln98_14_fu_7352_p3 <= (tmp_55_reg_16533 & ap_const_lv2_0);
    shl_ln98_15_fu_6815_p3 <= (tmp_61_reg_16541 & ap_const_lv6_0);
    shl_ln98_16_fu_6836_p3 <= (tmp_61_reg_16541 & ap_const_lv2_0);
    shl_ln98_17_fu_7926_p3 <= (tmp_61_reg_16541 & ap_const_lv4_0);
    shl_ln98_18_fu_7937_p3 <= (tmp_61_reg_16541 & ap_const_lv1_0);
    shl_ln98_19_fu_6853_p3 <= (tmp_67_reg_16550 & ap_const_lv4_0);
    shl_ln98_1_fu_6653_p3 <= (tmp_8_reg_16213 & ap_const_lv4_0);
    shl_ln98_20_fu_7366_p3 <= (tmp_67_reg_16550 & ap_const_lv6_0);
    shl_ln98_21_fu_7377_p3 <= (tmp_67_reg_16550 & ap_const_lv1_0);
    shl_ln98_22_fu_6874_p3 <= (grp_fu_4487_p8 & ap_const_lv5_0);
    shl_ln98_23_fu_6886_p3 <= (grp_fu_4487_p8 & ap_const_lv2_0);
    shl_ln98_24_fu_7398_p3 <= (tmp_79_reg_16557 & ap_const_lv7_0);
    shl_ln98_25_fu_7409_p3 <= (tmp_79_reg_16557 & ap_const_lv5_0);
    shl_ln98_26_fu_7961_p3 <= (tmp_79_reg_16557 & ap_const_lv4_0);
    shl_ln98_27_fu_7972_p3 <= (tmp_79_reg_16557 & ap_const_lv1_0);
    shl_ln98_28_fu_7430_p3 <= (tmp_85_reg_16765 & ap_const_lv5_0);
    shl_ln98_29_fu_7441_p3 <= (tmp_85_reg_16765 & ap_const_lv3_0);
    shl_ln98_2_fu_6678_p3 <= (tmp_8_reg_16213 & ap_const_lv6_0);
    shl_ln98_30_fu_6929_p3 <= (tmp_85_fu_6914_p8 & ap_const_lv6_0);
    shl_ln98_31_fu_6941_p3 <= (tmp_85_fu_6914_p8 & ap_const_lv4_0);
    shl_ln98_32_fu_6959_p3 <= (tmp_85_fu_6914_p8 & ap_const_lv2_0);
    shl_ln98_33_fu_6277_p3 <= (tmp_91_fu_6256_p8 & ap_const_lv6_0);
    shl_ln98_34_fu_6289_p3 <= (tmp_91_fu_6256_p8 & ap_const_lv2_0);
    shl_ln98_35_fu_7460_p3 <= (tmp_97_reg_16776 & ap_const_lv1_0);
    shl_ln98_36_fu_7471_p3 <= (tmp_103_reg_16585 & ap_const_lv2_0);
    shl_ln98_37_fu_7482_p3 <= (tmp_103_reg_16585 & ap_const_lv6_0);
    shl_ln98_38_fu_7503_p3 <= (tmp_103_reg_16585 & ap_const_lv3_0);
    shl_ln98_39_fu_6367_p3 <= (tmp_109_fu_6342_p8 & ap_const_lv4_0);
    shl_ln98_3_fu_7289_p3 <= (tmp_19_reg_16731 & ap_const_lv4_0);
    shl_ln98_40_fu_6389_p3 <= (tmp_109_fu_6342_p8 & ap_const_lv2_0);
    shl_ln98_41_fu_7526_p3 <= (tmp_121_reg_16614 & ap_const_lv6_0);
    shl_ln98_42_fu_7537_p3 <= (tmp_121_reg_16614 & ap_const_lv2_0);
    shl_ln98_43_fu_6443_p3 <= (tmp_121_fu_6428_p8 & ap_const_lv3_0);
    shl_ln98_44_fu_7561_p3 <= (tmp_127_reg_16622 & ap_const_lv4_0);
    shl_ln98_45_fu_6492_p3 <= (tmp_127_fu_6475_p8 & ap_const_lv1_0);
    shl_ln98_46_fu_6991_p3 <= (tmp_127_reg_16622 & ap_const_lv6_0);
    shl_ln98_47_fu_6519_p3 <= (tmp_133_fu_6504_p8 & ap_const_lv6_0);
    shl_ln98_48_fu_6541_p3 <= (tmp_133_fu_6504_p8 & ap_const_lv2_0);
    shl_ln98_49_fu_7007_p3 <= (tmp_133_reg_16634 & ap_const_lv5_0);
    shl_ln98_4_fu_7300_p3 <= (tmp_19_reg_16731 & ap_const_lv1_0);
    shl_ln98_50_fu_7018_p3 <= (tmp_133_reg_16634 & ap_const_lv3_0);
    shl_ln98_51_fu_7054_p3 <= (tmp_139_fu_7039_p8 & ap_const_lv7_0);
    shl_ln98_52_fu_7076_p3 <= (tmp_139_fu_7039_p8 & ap_const_lv6_0);
    shl_ln98_53_fu_7088_p3 <= (tmp_139_fu_7039_p8 & ap_const_lv3_0);
    shl_ln98_54_fu_7110_p3 <= (tmp_145_reg_16645 & ap_const_lv5_0);
    shl_ln98_55_fu_7597_p3 <= (tmp_145_reg_16645 & ap_const_lv1_0);
    shl_ln98_56_fu_6595_p3 <= (tmp_151_fu_6578_p8 & ap_const_lv4_0);
    shl_ln98_5_fu_6712_p3 <= (tmp_25_reg_16489 & ap_const_lv3_0);
    shl_ln98_6_fu_7892_p3 <= (tmp_25_reg_16489 & ap_const_lv6_0);
    shl_ln98_7_fu_6159_p3 <= (tmp_31_fu_6112_p8 & ap_const_lv1_0);
    shl_ln98_8_fu_6733_p3 <= (tmp_37_reg_16505 & ap_const_lv4_0);
    shl_ln98_9_fu_6754_p3 <= (tmp_37_reg_16505 & ap_const_lv2_0);
    shl_ln98_s_fu_6186_p3 <= (grp_fu_4405_p8 & ap_const_lv6_0);
    shl_ln_fu_6633_p3 <= (tmp_2_reg_16192 & ap_const_lv3_0);
    st_fu_10484_p3 <= (select_ln154_11_reg_18617 & ap_const_lv6_0);
    sub_ln172_10_fu_11988_p2 <= std_logic_vector(unsigned(zext_ln172_45_fu_11974_p1) - unsigned(zext_ln172_49_fu_11984_p1));
    sub_ln172_11_fu_12020_p2 <= std_logic_vector(unsigned(zext_ln172_50_fu_12005_p1) - unsigned(zext_ln172_51_fu_12016_p1));
    sub_ln172_12_fu_12040_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(zext_ln172_45_fu_11974_p1));
    sub_ln172_13_fu_10170_p2 <= std_logic_vector(unsigned(zext_ln172_55_fu_10166_p1) - unsigned(zext_ln172_54_fu_10155_p1));
    sub_ln172_14_fu_10281_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln172_61_fu_10225_p1));
    sub_ln172_15_fu_12081_p2 <= std_logic_vector(unsigned(zext_ln172_73_fu_12077_p1) - unsigned(zext_ln172_72_fu_12066_p1));
    sub_ln172_16_fu_12113_p2 <= std_logic_vector(unsigned(zext_ln172_75_fu_12109_p1) - unsigned(zext_ln172_74_fu_12098_p1));
    sub_ln172_17_fu_12159_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(zext_ln172_79_fu_12155_p1));
    sub_ln172_18_fu_10346_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln172_81_fu_10343_p1));
    sub_ln172_19_fu_10378_p2 <= std_logic_vector(unsigned(zext_ln172_83_fu_10374_p1) - unsigned(zext_ln172_82_fu_10363_p1));
    sub_ln172_1_fu_10082_p2 <= std_logic_vector(signed(sext_ln172_1_fu_10068_p1) - signed(zext_ln172_3_fu_10078_p1));
    sub_ln172_20_fu_9316_p2 <= std_logic_vector(unsigned(zext_ln172_43_fu_9263_p1) - unsigned(zext_ln172_153_fu_9312_p1));
    sub_ln172_21_fu_10513_p2 <= std_logic_vector(unsigned(zext_ln172_93_fu_10509_p1) - unsigned(zext_ln172_156_fu_10461_p1));
    sub_ln172_22_fu_10558_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(zext_ln172_96_fu_10554_p1));
    sub_ln172_23_fu_10579_p2 <= std_logic_vector(signed(sext_ln172_70_fu_10564_p1) - signed(zext_ln172_97_fu_10575_p1));
    sub_ln172_24_fu_10624_p2 <= std_logic_vector(unsigned(zext_ln172_101_fu_10620_p1) - unsigned(zext_ln172_100_fu_10616_p1));
    sub_ln172_25_fu_11067_p2 <= std_logic_vector(unsigned(zext_ln172_108_fu_11063_p1) - unsigned(zext_ln172_106_fu_11032_p1));
    sub_ln172_26_fu_11118_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(zext_ln172_111_fu_11114_p1));
    sub_ln172_27_fu_11139_p2 <= std_logic_vector(signed(sext_ln172_81_fu_11124_p1) - signed(zext_ln172_112_fu_11135_p1));
    sub_ln172_28_fu_11167_p2 <= std_logic_vector(unsigned(zext_ln172_114_fu_11163_p1) - unsigned(zext_ln172_113_fu_11152_p1));
    sub_ln172_29_fu_11487_p2 <= std_logic_vector(unsigned(zext_ln172_119_fu_11473_p1) - unsigned(zext_ln172_116_fu_11448_p1));
    sub_ln172_2_fu_10129_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(zext_ln172_6_fu_10125_p1));
    sub_ln172_30_fu_11515_p2 <= std_logic_vector(unsigned(zext_ln172_121_fu_11511_p1) - unsigned(zext_ln172_117_fu_11458_p1));
    sub_ln172_31_fu_11535_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln172_123_fu_11532_p1));
    sub_ln172_32_fu_12200_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(zext_ln172_126_fu_12196_p1));
    sub_ln172_33_fu_12268_p2 <= std_logic_vector(unsigned(zext_ln172_130_fu_12253_p1) - unsigned(zext_ln172_131_fu_12264_p1));
    sub_ln172_34_fu_12299_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(zext_ln172_130_fu_12253_p1));
    sub_ln172_35_fu_10537_p2 <= std_logic_vector(unsigned(zext_ln172_94_fu_10523_p1) - unsigned(zext_ln172_95_fu_10533_p1));
    sub_ln172_36_fu_12509_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(zext_ln172_144_fu_12505_p1));
    sub_ln172_37_fu_11731_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(zext_ln172_148_fu_11727_p1));
    sub_ln172_38_fu_11752_p2 <= std_logic_vector(unsigned(zext_ln172_149_fu_11748_p1) - unsigned(zext_ln172_147_fu_11717_p1));
    sub_ln172_39_fu_10599_p2 <= std_logic_vector(unsigned(zext_ln172_98_fu_10596_p1) - unsigned(zext_ln172_96_fu_10554_p1));
    sub_ln172_3_fu_11828_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(zext_ln172_8_fu_11824_p1));
    sub_ln172_40_fu_11046_p2 <= std_logic_vector(unsigned(zext_ln172_105_fu_11029_p1) - unsigned(zext_ln172_107_fu_11042_p1));
    sub_ln172_4_fu_11867_p2 <= std_logic_vector(unsigned(select_ln172_8_fu_11860_p3) - unsigned(zext_ln172_9_fu_11845_p1));
    sub_ln172_5_fu_9649_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(zext_ln172_24_fu_9645_p1));
    sub_ln172_6_fu_9670_p2 <= std_logic_vector(signed(sext_ln172_18_fu_9655_p1) - signed(zext_ln172_25_fu_9666_p1));
    sub_ln172_7_fu_9448_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(zext_ln172_30_fu_9444_p1));
    sub_ln172_8_fu_11935_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(zext_ln172_36_fu_11931_p1));
    sub_ln172_9_fu_11952_p2 <= std_logic_vector(signed(sext_ln172_27_fu_11948_p1) - signed(zext_ln172_35_fu_11920_p1));
    sub_ln172_fu_9895_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(zext_ln172_2_fu_9891_p1));
    sub_ln98_10_fu_6847_p2 <= std_logic_vector(signed(sext_ln98_16_fu_6832_p1) - signed(zext_ln98_51_fu_6843_p1));
    sub_ln98_11_fu_7948_p2 <= std_logic_vector(unsigned(zext_ln98_53_fu_7944_p1) - unsigned(zext_ln98_52_fu_7933_p1));
    sub_ln98_12_fu_6864_p2 <= std_logic_vector(unsigned(add_ln98_2_fu_6807_p2) - unsigned(zext_ln98_55_fu_6860_p1));
    sub_ln98_13_fu_7388_p2 <= std_logic_vector(unsigned(zext_ln98_56_fu_7373_p1) - unsigned(zext_ln98_57_fu_7384_p1));
    sub_ln98_14_fu_6898_p2 <= std_logic_vector(unsigned(zext_ln98_60_fu_6882_p1) - unsigned(zext_ln98_61_fu_6894_p1));
    sub_ln98_15_fu_7420_p2 <= std_logic_vector(unsigned(zext_ln98_66_fu_7416_p1) - unsigned(zext_ln98_65_fu_7405_p1));
    sub_ln98_16_fu_7983_p2 <= std_logic_vector(unsigned(zext_ln98_67_fu_7968_p1) - unsigned(zext_ln98_68_fu_7979_p1));
    sub_ln98_17_fu_6953_p2 <= std_logic_vector(unsigned(zext_ln98_72_fu_6937_p1) - unsigned(zext_ln98_73_fu_6949_p1));
    sub_ln98_18_fu_6971_p2 <= std_logic_vector(unsigned(zext_ln98_74_fu_6967_p1) - unsigned(zext_ln98_69_fu_6925_p1));
    sub_ln98_19_fu_6305_p2 <= std_logic_vector(unsigned(zext_ln98_77_fu_6285_p1) - unsigned(zext_ln98_79_fu_6301_p1));
    sub_ln98_1_fu_6668_p2 <= std_logic_vector(unsigned(zext_ln98_10_fu_6664_p1) - unsigned(zext_ln98_7_fu_6650_p1));
    sub_ln98_20_fu_7493_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln98_87_fu_7489_p1));
    sub_ln98_21_fu_7514_p2 <= std_logic_vector(signed(sext_ln98_28_fu_7499_p1) - signed(zext_ln98_88_fu_7510_p1));
    sub_ln98_22_fu_6379_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln98_93_fu_6375_p1));
    sub_ln98_23_fu_6401_p2 <= std_logic_vector(signed(sext_ln98_29_fu_6385_p1) - signed(zext_ln98_94_fu_6397_p1));
    sub_ln98_24_fu_7548_p2 <= std_logic_vector(unsigned(zext_ln98_101_fu_7533_p1) - unsigned(zext_ln98_102_fu_7544_p1));
    sub_ln98_25_fu_6455_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln98_103_fu_6451_p1));
    sub_ln98_26_fu_6465_p2 <= std_logic_vector(signed(sext_ln98_32_fu_6461_p1) - signed(zext_ln98_98_fu_6439_p1));
    sub_ln98_27_fu_7572_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln98_105_fu_7568_p1));
    sub_ln98_28_fu_7582_p2 <= std_logic_vector(signed(sext_ln98_34_fu_7578_p1) - signed(zext_ln98_106_reg_16629));
    sub_ln98_29_fu_6531_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln98_109_fu_6527_p1));
    sub_ln98_2_fu_6689_p2 <= std_logic_vector(unsigned(zext_ln98_9_fu_6660_p1) - unsigned(zext_ln98_11_fu_6685_p1));
    sub_ln98_30_fu_6553_p2 <= std_logic_vector(signed(sext_ln98_36_fu_6537_p1) - signed(zext_ln98_110_fu_6549_p1));
    sub_ln98_31_fu_7029_p2 <= std_logic_vector(unsigned(zext_ln98_111_fu_7014_p1) - unsigned(zext_ln98_112_fu_7025_p1));
    sub_ln98_32_fu_7066_p2 <= std_logic_vector(unsigned(zext_ln98_115_fu_7062_p1) - unsigned(zext_ln98_114_fu_7050_p1));
    sub_ln98_33_fu_7100_p2 <= std_logic_vector(unsigned(zext_ln98_116_fu_7084_p1) - unsigned(zext_ln98_117_fu_7096_p1));
    sub_ln98_34_fu_7121_p2 <= std_logic_vector(unsigned(zext_ln98_121_fu_7117_p1) - unsigned(zext_ln98_118_reg_16652));
    sub_ln98_35_fu_7882_p2 <= std_logic_vector(unsigned(zext_ln98_15_fu_7868_p1) - unsigned(zext_ln98_18_fu_7878_p1));
    sub_ln98_36_fu_6143_p2 <= std_logic_vector(unsigned(zext_ln98_24_fu_6127_p1) - unsigned(zext_ln98_25_fu_6139_p1));
    sub_ln98_37_fu_7917_p2 <= std_logic_vector(unsigned(zext_ln98_27_fu_7903_p1) - unsigned(zext_ln98_31_fu_7913_p1));
    sub_ln98_38_fu_6904_p2 <= std_logic_vector(unsigned(zext_ln98_59_fu_6870_p1) - unsigned(zext_ln98_60_fu_6882_p1));
    sub_ln98_39_fu_7455_p2 <= std_logic_vector(unsigned(zext_ln98_75_fu_7452_p1) - unsigned(zext_ln98_77_reg_16580));
    sub_ln98_3_fu_6723_p2 <= std_logic_vector(unsigned(zext_ln98_11_fu_6685_p1) - unsigned(zext_ln98_20_fu_6719_p1));
    sub_ln98_5_fu_6744_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln98_29_fu_6740_p1));
    sub_ln98_6_fu_6765_p2 <= std_logic_vector(signed(sext_ln98_10_fu_6750_p1) - signed(zext_ln98_30_fu_6761_p1));
    sub_ln98_8_fu_7331_p2 <= std_logic_vector(unsigned(zext_ln98_45_fu_7327_p1) - unsigned(zext_ln98_43_fu_7317_p1));
    sub_ln98_9_fu_6826_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(zext_ln98_50_fu_6822_p1));
    sub_ln98_fu_6644_p2 <= std_logic_vector(unsigned(zext_ln98_5_fu_6640_p1) - unsigned(zext_ln98_3_fu_6630_p1));
    tmp_212_fu_13806_p17 <= (((((((((((((((select_ln247_15_fu_13798_p3 & zext_ln247_14_fu_13778_p1) & zext_ln247_13_fu_13750_p1) & zext_ln247_12_fu_13722_p1) & zext_ln247_11_fu_13694_p1) & zext_ln247_10_fu_13666_p1) & zext_ln247_9_fu_13638_p1) & zext_ln247_8_fu_13610_p1) & zext_ln247_7_fu_13582_p1) & zext_ln247_6_fu_13554_p1) & zext_ln247_5_fu_13526_p1) & zext_ln247_4_fu_13498_p1) & zext_ln247_3_fu_13470_p1) & zext_ln247_2_fu_13442_p1) & zext_ln247_1_fu_13414_p1) & zext_ln247_fu_13386_p1);
    tmp_213_fu_7871_p3 <= (tmp_19_reg_16731 & ap_const_lv3_0);
    tmp_214_fu_6131_p3 <= (tmp_31_fu_6112_p8 & ap_const_lv4_0);
    tmp_215_fu_7906_p3 <= (tmp_37_reg_16505 & ap_const_lv5_0);
    tmp_216_fu_5784_p4 <= l1_iteration_load_reg_15204(31 downto 10);
    tmp_217_fu_5824_p3 <= l1_iteration_load_reg_15204(1 downto 1);
    tmp_218_fu_9287_p3 <= (select_ln154_7_reg_18211 & ap_const_lv4_0);
    tmp_219_fu_9294_p3 <= (select_ln154_7_reg_18211 & ap_const_lv3_0);
    tmp_220_fu_10491_p3 <= (select_ln154_11_reg_18617 & ap_const_lv2_0);
    tmp_221_fu_10526_p3 <= (select_ln154_11_reg_18617 & ap_const_lv3_0);
    tmp_222_fu_4557_p3 <= l2_iteration(9 downto 9);
    tmp_223_fu_11035_p3 <= (select_ln154_12_reg_18657 & ap_const_lv2_0);
    tmp_224_fu_4582_p3 <= (l2_maxes_idx & ap_const_lv3_0);
    tmp_225_fu_4715_p3 <= (ap_const_lv60_0 & or_ln182_fu_4710_p2);
    tmp_226_fu_4729_p3 <= (ap_const_lv60_0 & or_ln182_1_fu_4724_p2);
    tmp_227_fu_5249_p3 <= (ap_const_lv60_0 & or_ln182_2_fu_5244_p2);
    tmp_228_fu_5263_p3 <= (ap_const_lv60_0 & or_ln182_3_fu_5258_p2);
    tmp_229_fu_5396_p3 <= (ap_const_lv60_0 & or_ln182_4_fu_5391_p2);
    tmp_230_fu_5410_p3 <= (ap_const_lv60_0 & or_ln182_5_fu_5405_p2);
    tmp_231_fu_5508_p3 <= (ap_const_lv60_0 & or_ln182_6_fu_5503_p2);
    tmp_232_fu_4629_p3 <= (grp_fu_4395_p2 & maxes_idx_fu_4599_p1);
    tmp_233_fu_8357_p3 <= l2_iteration_load_reg_15227(1 downto 1);
    tmp_234_fu_8605_p3 <= l2_iteration_load_reg_15227(2 downto 2);
    tmp_235_fu_4609_p3 <= l3_iteration(9 downto 9);
    tmp_data_V_fu_13842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_212_fu_13806_p17),512));
    trunc_ln124_fu_8204_p1 <= l2_write_row_offset_2_reg_15933(3 - 1 downto 0);
    trunc_ln152_1_fu_4547_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln152_fu_4543_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln161_fu_8616_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln247_10_fu_13676_p4 <= ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4(30 downto 8);
    trunc_ln247_11_fu_13704_p4 <= ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4(30 downto 8);
    trunc_ln247_12_fu_13732_p4 <= ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4(30 downto 8);
    trunc_ln247_13_fu_13760_p4 <= ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4(30 downto 8);
    trunc_ln247_14_fu_13788_p4 <= ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4(30 downto 8);
    trunc_ln247_1_fu_13396_p4 <= ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4(30 downto 8);
    trunc_ln247_2_fu_13424_p4 <= ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4(30 downto 8);
    trunc_ln247_3_fu_13452_p4 <= ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4(30 downto 8);
    trunc_ln247_4_fu_13480_p4 <= ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4(30 downto 8);
    trunc_ln247_5_fu_13508_p4 <= ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4(30 downto 8);
    trunc_ln247_6_fu_13536_p4 <= ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4(30 downto 8);
    trunc_ln247_7_fu_13564_p4 <= ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4(30 downto 8);
    trunc_ln247_8_fu_13592_p4 <= ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4(30 downto 8);
    trunc_ln247_9_fu_13620_p4 <= ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4(30 downto 8);
    trunc_ln247_s_fu_13648_p4 <= ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4(30 downto 8);
    trunc_ln37_1_fu_4529_p1 <= l1_iteration(9 - 1 downto 0);
    trunc_ln37_fu_4525_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln44_1_fu_4706_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln44_2_fu_5240_p1 <= select_ln46_1_fu_5183_p3(2 - 1 downto 0);
    trunc_ln44_3_fu_5387_p1 <= select_ln46_3_fu_5330_p3(2 - 1 downto 0);
    trunc_ln44_4_fu_5499_p1 <= select_ln46_5_fu_5442_p3(2 - 1 downto 0);
    trunc_ln44_5_fu_5597_p1 <= select_ln46_7_fu_5540_p3(2 - 1 downto 0);
    trunc_ln44_6_fu_5681_p1 <= select_ln46_9_fu_5624_p3(2 - 1 downto 0);
    trunc_ln44_7_fu_5765_p1 <= select_ln46_11_fu_5708_p3(2 - 1 downto 0);
    trunc_ln44_8_fu_5069_p1 <= select_ln46_13_fu_5040_p3(2 - 1 downto 0);
    trunc_ln44_fu_4702_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_1_fu_4800_p1 <= weights_TDATA(8 - 1 downto 0);
    trunc_ln681_fu_4654_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln75_fu_5813_p1 <= l1_iteration_load_reg_15204(1 - 1 downto 0);
    trunc_ln84_fu_5835_p1 <= l1_read_row_offset(3 - 1 downto 0);
    trunc_ln8_fu_4782_p4 <= l2_maxes_q1(31 downto 8);
    trunc_ln9_fu_13368_p4 <= ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4(30 downto 8);

    weights_TDATA_blk_n_assign_proc : process(weights_TVALID, ap_CS_fsm_state2, and_ln202_reg_15436)
    begin
        if (((ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            weights_TDATA_blk_n <= weights_TVALID;
        else 
            weights_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_TREADY_assign_proc : process(in_r_TVALID, weights_TVALID, ap_CS_fsm_state2, icmp_ln37_reg_15223, and_ln202_reg_15436, ap_ce)
    begin
        if ((not((((ap_const_lv1_1 = and_ln202_reg_15436) and (weights_TVALID = ap_const_logic_0)) or ((icmp_ln37_reg_15223 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln202_reg_15436) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            weights_TREADY <= ap_const_logic_1;
        else 
            weights_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln152_fu_4565_p2 <= (tmp_222_fu_4557_p3 xor ap_const_lv1_1);
    xor_ln202_fu_4617_p2 <= (tmp_235_fu_4609_p3 xor ap_const_lv1_1);
    zext_ln110_11_fu_8063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14356_p3),17));
    zext_ln110_12_fu_8130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14365_p3),17));
    zext_ln110_13_fu_8257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_88_reg_16923),16));
    zext_ln110_14_fu_7237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14182_p3),16));
    zext_ln110_1_fu_7167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14191_p3),17));
    zext_ln110_2_fu_7611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14299_p3),18));
    zext_ln110_3_fu_7646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_16_reg_16681),17));
    zext_ln110_4_fu_7659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14315_p3),16));
    zext_ln110_5_fu_7668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_19_fu_7662_p2),16));
    zext_ln110_6_fu_7678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_20_fu_7672_p2),18));
    zext_ln110_7_fu_7692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14306_p3),17));
    zext_ln110_8_fu_7758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_36_fu_7752_p2),16));
    zext_ln124_fu_8194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln157_fu_8364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_233_fu_8357_p3),16));
    zext_ln161_1_fu_8612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_234_fu_8605_p3),8));
    zext_ln161_2_fu_8620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_234_fu_8605_p3),3));
    zext_ln161_3_fu_8710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8702_p3),8));
    zext_ln161_4_fu_8714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8702_p3),3));
    zext_ln161_fu_8374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_8368_p2),17));
    zext_ln172_100_fu_10616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_33_fu_10609_p3),22));
    zext_ln172_101_fu_10620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_221_fu_10526_p3),22));
    zext_ln172_102_fu_10838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18657),24));
    zext_ln172_103_fu_11023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_82_reg_18738),25));
    zext_ln172_104_fu_9413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_26_reg_18306),23));
    zext_ln172_105_fu_11029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18657),19));
    zext_ln172_106_fu_11032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18657),22));
    zext_ln172_107_fu_11042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_223_fu_11035_p3),19));
    zext_ln172_108_fu_11063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_34_fu_11056_p3),22));
    zext_ln172_109_fu_10896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18667),24));
    zext_ln172_10_fu_11856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_6_fu_11849_p3),23));
    zext_ln172_111_fu_11114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_35_fu_11107_p3),22));
    zext_ln172_112_fu_11135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_36_fu_11128_p3),23));
    zext_ln172_113_fu_11152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_37_fu_11145_p3),21));
    zext_ln172_114_fu_11163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_38_fu_11156_p3),21));
    zext_ln172_115_fu_9521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_18329),22));
    zext_ln172_116_fu_11448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_reg_18818),20));
    zext_ln172_117_fu_11458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_39_fu_11451_p3),22));
    zext_ln172_118_fu_11469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_40_fu_11462_p3),22));
    zext_ln172_119_fu_11473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_40_fu_11462_p3),20));
    zext_ln172_11_fu_8956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_fu_8938_p3),23));
    zext_ln172_120_fu_11483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_8_fu_11477_p2),23));
    zext_ln172_121_fu_11511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_41_fu_11504_p3),22));
    zext_ln172_122_fu_11223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_fu_11216_p3),23));
    zext_ln172_123_fu_11532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_reg_18818),17));
    zext_ln172_124_fu_11241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_14_fu_11216_p3),24));
    zext_ln172_125_fu_11302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_15_fu_11295_p3),24));
    zext_ln172_126_fu_12196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_42_fu_12189_p3),20));
    zext_ln172_127_fu_12217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_43_fu_12210_p3),21));
    zext_ln172_128_fu_12232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_104_reg_18959),32));
    zext_ln172_129_fu_12242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_44_fu_12235_p3),23));
    zext_ln172_12_fu_9115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_7_reg_18115),24));
    zext_ln172_130_fu_12253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_45_fu_12246_p3),23));
    zext_ln172_131_fu_12264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_46_fu_12257_p3),23));
    zext_ln172_132_fu_12285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_46_fu_12257_p3),20));
    zext_ln172_133_fu_12295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_9_fu_12289_p2),23));
    zext_ln172_134_fu_11587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_16_reg_18883),24));
    zext_ln172_135_fu_9564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_41_fu_14699_p2),24));
    zext_ln172_136_fu_11637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_112_fu_15095_p2),25));
    zext_ln172_137_fu_9093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_fu_9086_p3),24));
    zext_ln172_139_fu_9326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_116_reg_18248),24));
    zext_ln172_13_fu_8967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_fu_8938_p3),24));
    zext_ln172_140_fu_12746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_117_reg_19066),25));
    zext_ln172_141_fu_11002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_90_reg_18708),26));
    zext_ln172_142_fu_12806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_95_reg_19096),25));
    zext_ln172_143_fu_11965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_48_reg_18443),24));
    zext_ln172_144_fu_12505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_47_fu_12498_p3),18));
    zext_ln172_145_fu_12547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_15164_p3),24));
    zext_ln172_146_fu_12566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_112_reg_18418),26));
    zext_ln172_147_fu_11717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_reg_18234),21));
    zext_ln172_148_fu_11727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_48_fu_11720_p3),19));
    zext_ln172_149_fu_11748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_49_fu_11741_p3),21));
    zext_ln172_14_fu_9376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_7_fu_9369_p3),24));
    zext_ln172_150_fu_12644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_121_fu_15191_p2),25));
    zext_ln172_151_fu_12653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_137_reg_19024),32));
    zext_ln172_152_fu_9301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_219_fu_9294_p3),20));
    zext_ln172_153_fu_9312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_59_fu_9305_p3),21));
    zext_ln172_155_fu_10422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18606),21));
    zext_ln172_156_fu_10461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18617),23));
    zext_ln172_158_fu_10648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_81_fu_14905_p2),24));
    zext_ln172_159_fu_10841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_12_reg_18657),23));
    zext_ln172_15_fu_8394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_1_fu_8388_p2),64));
    zext_ln172_160_fu_10899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_13_reg_18667),23));
    zext_ln172_161_fu_10909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_90_fu_14963_p2),24));
    zext_ln172_162_fu_10919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_91_fu_14970_p2),24));
    zext_ln172_163_fu_11567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_101_reg_18852),24));
    zext_ln172_165_fu_11590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_16_reg_18883),23));
    zext_ln172_166_fu_11657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_114_fu_15109_p2),24));
    zext_ln172_167_fu_12340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_reg_18234),23));
    zext_ln172_168_fu_9104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_17_fu_9086_p3),22));
    zext_ln172_169_fu_12474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_119_fu_15184_p2),24));
    zext_ln172_16_fu_8851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_2_fu_8844_p3),24));
    zext_ln172_17_fu_11886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_17_reg_18156),25));
    zext_ln172_18_fu_8790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_fu_8779_p3),23));
    zext_ln172_19_fu_9178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_fu_9171_p3),24));
    zext_ln172_1_fu_8786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_fu_8779_p3),24));
    zext_ln172_20_fu_9403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_8_fu_9396_p3),24));
    zext_ln172_21_fu_10062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_reg_17828),24));
    zext_ln172_22_fu_9423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_9_fu_9416_p3),23));
    zext_ln172_23_fu_9433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_29_fu_9427_p3),24));
    zext_ln172_24_fu_9645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_s_fu_9638_p3),22));
    zext_ln172_25_fu_9666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_3_fu_9659_p3),23));
    zext_ln172_26_fu_9676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_8_reg_18363),22));
    zext_ln172_27_fu_9685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_2_fu_9679_p2),23));
    zext_ln172_28_fu_8561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_3_fu_8556_p2),64));
    zext_ln172_29_fu_9211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_4_reg_18203),24));
    zext_ln172_2_fu_9891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9884_p3),21));
    zext_ln172_30_fu_9444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_10_fu_9437_p3),19));
    zext_ln172_31_fu_9471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_4_reg_18203),23));
    zext_ln172_32_fu_9481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_11_fu_9474_p3),24));
    zext_ln172_33_fu_9518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_5_reg_18329),23));
    zext_ln172_34_fu_9524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_37_fu_14671_p2),24));
    zext_ln172_35_fu_11920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_12_fu_11913_p3),23));
    zext_ln172_36_fu_11931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_13_fu_11924_p3),22));
    zext_ln172_37_fu_10119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_3_reg_17838),24));
    zext_ln172_39_fu_9713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_43_fu_14712_p2),24));
    zext_ln172_3_fu_10078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_1_fu_10071_p3),22));
    zext_ln172_40_fu_8898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_6_fu_8891_p3),24));
    zext_ln172_41_fu_9754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_reg_18211),24));
    zext_ln172_42_fu_9060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_fu_9053_p3),22));
    zext_ln172_43_fu_9263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_reg_18211),21));
    zext_ln172_44_fu_9273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_14_fu_9266_p3),22));
    zext_ln172_45_fu_11974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_218_reg_18338),21));
    zext_ln172_46_fu_9623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_10_reg_18130),24));
    zext_ln172_47_fu_9771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_7_reg_18211),23));
    zext_ln172_48_fu_8992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_2_reg_17900),23));
    zext_ln172_49_fu_11984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_15_fu_11977_p3),21));
    zext_ln172_4_fu_10095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_2_fu_10088_p3),21));
    zext_ln172_50_fu_12005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_16_fu_11998_p3),23));
    zext_ln172_51_fu_12016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_17_fu_12009_p3),23));
    zext_ln172_52_fu_12037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_56_reg_18468),24));
    zext_ln172_53_fu_9817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_fu_9810_p3),23));
    zext_ln172_54_fu_10155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_18_fu_10148_p3),22));
    zext_ln172_55_fu_10166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10159_p3),22));
    zext_ln172_56_fu_10187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_20_fu_10180_p3),23));
    zext_ln172_57_fu_10198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_21_fu_10191_p3),23));
    zext_ln172_58_fu_10208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_4_fu_10202_p2),24));
    zext_ln172_59_fu_9915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_reg_18478),24));
    zext_ln172_5_fu_10104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_fu_10099_p2),22));
    zext_ln172_60_fu_10219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_60_reg_18547),25));
    zext_ln172_61_fu_10225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_8_reg_18478),17));
    zext_ln172_62_fu_10235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_22_fu_10228_p3),20));
    zext_ln172_63_fu_10246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_23_fu_10239_p3),20));
    zext_ln172_64_fu_10256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_5_fu_10250_p2),21));
    zext_ln172_65_fu_10260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_21_fu_10191_p3),21));
    zext_ln172_66_fu_10264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10159_p3),21));
    zext_ln172_68_fu_10301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_19_fu_10159_p3),24));
    zext_ln172_69_fu_9961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_9_fu_9954_p3),23));
    zext_ln172_6_fu_10125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_1_fu_10071_p3),19));
    zext_ln172_70_fu_9979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_9_fu_9954_p3),24));
    zext_ln172_71_fu_10819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_66_reg_18586),25));
    zext_ln172_72_fu_12066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_24_fu_12059_p3),22));
    zext_ln172_73_fu_12077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_25_fu_12070_p3),22));
    zext_ln172_74_fu_12098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_26_fu_12091_p3),23));
    zext_ln172_75_fu_12109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_27_fu_12102_p3),23));
    zext_ln172_76_fu_12130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_27_fu_12102_p3),20));
    zext_ln172_77_fu_12134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_25_fu_12070_p3),20));
    zext_ln172_78_fu_12144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_7_fu_12138_p2),21));
    zext_ln172_79_fu_12155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_28_fu_12148_p3),19));
    zext_ln172_7_fu_8945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_fu_8938_p3),22));
    zext_ln172_80_fu_10324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18606),23));
    zext_ln172_81_fu_10343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_10_reg_18606),17));
    zext_ln172_82_fu_10363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_29_fu_10356_p3),22));
    zext_ln172_83_fu_10374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_30_fu_10367_p3),22));
    zext_ln172_84_fu_10412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_73_fu_14858_p2),24));
    zext_ln172_85_fu_9182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_3_fu_9171_p3),23));
    zext_ln172_86_fu_10425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_74_fu_14865_p2),24));
    zext_ln172_88_fu_10448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_76_fu_14879_p2),24));
    zext_ln172_8_fu_11824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_4_fu_11817_p3),21));
    zext_ln172_90_fu_9393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_23_reg_18296),24));
    zext_ln172_91_fu_10828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln172_78_reg_18652),24));
    zext_ln172_92_fu_10498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_220_fu_10491_p3),22));
    zext_ln172_93_fu_10509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln172_91_fu_10502_p3),23));
    zext_ln172_94_fu_10523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18617),20));
    zext_ln172_95_fu_10533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_221_fu_10526_p3),20));
    zext_ln172_96_fu_10554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_31_fu_10547_p3),21));
    zext_ln172_97_fu_10575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_32_fu_10568_p3),22));
    zext_ln172_98_fu_10596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_11_reg_18617),21));
    zext_ln172_9_fu_11845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln172_5_fu_11838_p3),23));
    zext_ln172_fu_8378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_8368_p2),64));
    zext_ln182_fu_4590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_224_fu_4582_p3),64));
    zext_ln205_fu_4637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_232_fu_4629_p3),64));
    zext_ln247_10_fu_13666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_10_fu_13658_p3),32));
    zext_ln247_11_fu_13694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_11_fu_13686_p3),32));
    zext_ln247_12_fu_13722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_12_fu_13714_p3),32));
    zext_ln247_13_fu_13750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_13_fu_13742_p3),32));
    zext_ln247_14_fu_13778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_14_fu_13770_p3),32));
    zext_ln247_1_fu_13414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_1_fu_13406_p3),32));
    zext_ln247_2_fu_13442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_2_fu_13434_p3),32));
    zext_ln247_3_fu_13470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_3_fu_13462_p3),32));
    zext_ln247_4_fu_13498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_4_fu_13490_p3),32));
    zext_ln247_5_fu_13526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_5_fu_13518_p3),32));
    zext_ln247_6_fu_13554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_6_fu_13546_p3),32));
    zext_ln247_7_fu_13582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_7_fu_13574_p3),32));
    zext_ln247_8_fu_13610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_8_fu_13602_p3),32));
    zext_ln247_9_fu_13638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_9_fu_13630_p3),32));
    zext_ln247_fu_13386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln247_fu_13378_p3),32));
    zext_ln44_1_fu_5218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_fu_5176_p3),64));
    zext_ln44_2_fu_5365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_2_fu_5323_p3),64));
    zext_ln44_3_fu_5477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_4_fu_5435_p3),64));
    zext_ln44_4_fu_5575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_6_fu_5533_p3),64));
    zext_ln44_5_fu_5659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_8_fu_5617_p3),64));
    zext_ln44_6_fu_5743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_10_fu_5701_p3),64));
    zext_ln44_7_fu_5047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_12_fu_5033_p3),64));
    zext_ln44_fu_4676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln75_fu_5820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln75_fu_5813_p1),16));
    zext_ln84_1_fu_5839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_217_fu_5824_p3),3));
    zext_ln84_2_fu_5995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_5987_p3),8));
    zext_ln84_3_fu_5999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_5987_p3),3));
    zext_ln84_fu_5831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_217_fu_5824_p3),8));
    zext_ln98_101_fu_7533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_41_fu_7526_p3),15));
    zext_ln98_102_fu_7544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_42_fu_7537_p3),15));
    zext_ln98_103_fu_6451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_43_fu_6443_p3),12));
    zext_ln98_104_fu_7558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_reg_16622),15));
    zext_ln98_105_fu_7568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_44_fu_7561_p3),13));
    zext_ln98_106_fu_6500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_45_fu_6492_p3),14));
    zext_ln98_108_fu_6515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_133_fu_6504_p8),15));
    zext_ln98_109_fu_6527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_47_fu_6519_p3),15));
    zext_ln98_10_fu_6664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_1_fu_6653_p3),13));
    zext_ln98_110_fu_6549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_48_fu_6541_p3),16));
    zext_ln98_111_fu_7014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_49_fu_7007_p3),14));
    zext_ln98_112_fu_7025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_50_fu_7018_p3),14));
    zext_ln98_114_fu_7050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_139_fu_7039_p8),16));
    zext_ln98_115_fu_7062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_51_fu_7054_p3),16));
    zext_ln98_116_fu_7084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_52_fu_7076_p3),15));
    zext_ln98_117_fu_7096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_53_fu_7088_p3),15));
    zext_ln98_118_fu_6574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_fu_6563_p8),14));
    zext_ln98_11_fu_6685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_2_fu_6678_p3),15));
    zext_ln98_121_fu_7117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_54_fu_7110_p3),14));
    zext_ln98_122_fu_7604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_55_fu_7597_p3),14));
    zext_ln98_124_fu_7130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_reg_16657),17));
    zext_ln98_125_fu_7133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_reg_16657),15));
    zext_ln98_12_fu_6087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4422_p8),16));
    zext_ln98_14_fu_7286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_16731),15));
    zext_ln98_15_fu_7868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_16731),12));
    zext_ln98_16_fu_7296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_3_fu_7289_p3),13));
    zext_ln98_17_fu_7307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_4_fu_7300_p3),13));
    zext_ln98_18_fu_7878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_213_fu_7871_p3),12));
    zext_ln98_20_fu_6719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_5_fu_6712_p3),15));
    zext_ln98_24_fu_6127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_6112_p8),13));
    zext_ln98_25_fu_6139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_214_fu_6131_p3),13));
    zext_ln98_27_fu_7903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_reg_16505),14));
    zext_ln98_29_fu_6740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_8_fu_6733_p3),13));
    zext_ln98_2_fu_6061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_6040_p8),15));
    zext_ln98_30_fu_6761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_9_fu_6754_p3),14));
    zext_ln98_31_fu_7913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_fu_7906_p3),14));
    zext_ln98_35_fu_6194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_s_fu_6186_p3),15));
    zext_ln98_36_fu_6206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_10_fu_6198_p3),15));
    zext_ln98_38_fu_6780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_16520),15));
    zext_ln98_39_fu_6783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_reg_16520),13));
    zext_ln98_3_fu_6630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_16192),12));
    zext_ln98_40_fu_6793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_11_fu_6786_p3),13));
    zext_ln98_41_fu_6803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_1_fu_6797_p2),16));
    zext_ln98_43_fu_7317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_16533),13));
    zext_ln98_45_fu_7327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_12_fu_7320_p3),13));
    zext_ln98_46_fu_7348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_13_fu_7341_p3),15));
    zext_ln98_47_fu_7359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_14_fu_7352_p3),15));
    zext_ln98_48_fu_6812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_reg_16541),15));
    zext_ln98_4_fu_5909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_1_fu_5903_p2),64));
    zext_ln98_50_fu_6822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_15_fu_6815_p3),15));
    zext_ln98_51_fu_6843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_16_fu_6836_p3),16));
    zext_ln98_52_fu_7933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_17_fu_7926_p3),13));
    zext_ln98_53_fu_7944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_18_fu_7937_p3),13));
    zext_ln98_55_fu_6860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_19_fu_6853_p3),16));
    zext_ln98_56_fu_7373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_20_fu_7366_p3),15));
    zext_ln98_57_fu_7384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_21_fu_7377_p3),15));
    zext_ln98_59_fu_6870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4487_p8),14));
    zext_ln98_5_fu_6640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_6633_p3),12));
    zext_ln98_60_fu_6882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_22_fu_6874_p3),14));
    zext_ln98_61_fu_6894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_23_fu_6886_p3),14));
    zext_ln98_65_fu_7405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_24_fu_7398_p3),16));
    zext_ln98_66_fu_7416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_25_fu_7409_p3),16));
    zext_ln98_67_fu_7968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_26_fu_7961_p3),13));
    zext_ln98_68_fu_7979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_27_fu_7972_p3),13));
    zext_ln98_69_fu_6925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_6914_p8),11));
    zext_ln98_70_fu_7437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_28_fu_7430_p3),14));
    zext_ln98_72_fu_6937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_30_fu_6929_p3),15));
    zext_ln98_73_fu_6949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_31_fu_6941_p3),15));
    zext_ln98_74_fu_6967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_32_fu_6959_p3),11));
    zext_ln98_75_fu_7452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_91_reg_16570),15));
    zext_ln98_76_fu_6267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_91_fu_6256_p8),16));
    zext_ln98_77_fu_6285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_33_fu_6277_p3),15));
    zext_ln98_78_fu_6297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_34_fu_6289_p3),14));
    zext_ln98_79_fu_6301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_34_fu_6289_p3),15));
    zext_ln98_7_fu_6650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_16213),13));
    zext_ln98_87_fu_7489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_37_fu_7482_p3),15));
    zext_ln98_88_fu_7510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_38_fu_7503_p3),16));
    zext_ln98_8_fu_5931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_2_fu_5925_p2),64));
    zext_ln98_93_fu_6375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_39_fu_6367_p3),13));
    zext_ln98_94_fu_6397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_40_fu_6389_p3),14));
    zext_ln98_96_fu_6424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_115_fu_6407_p8),16));
    zext_ln98_98_fu_6439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_6428_p8),13));
    zext_ln98_9_fu_6660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln98_1_fu_6653_p3),15));
    zext_ln98_fu_5881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_fu_5875_p2),64));
end behav;
