<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='rs_decoder_31_19_6.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: rs_decoder_31_19_6
    <br/>
    Created: Feb  7, 2006
    <br/>
    Updated: Dec  1, 2011
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     ECC core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Specifications">
    <h2>
     
     
     Specifications
    </h2>
    <p id="p_Specifications">
     -  Hard-decision decoding scheme
     <br/>
     -  Codeword length (n) : 31 symbols
     <br/>
     -  Message length (k) : 19 symbols
     <br/>
     -  Error correction capability (t) : 6 symbols
     <br/>
     -  One symbol represents 5 bit
     <br/>
     -  Uses GF(2^5) with primitive polynomial p(x) = X^5 + X^2 + 1
     <br/>
     -  Generator polynomial, g(x) = a^15 + a^21*X + a^6*X^2 + a^15*X^3 + a^25*X^4 + a^17*X^5 + a^18*X^6 + a^30*X^7 + a^20*X^8 + a^23*X^9 + a^27*X^10 + a^24*X^11 + X^12.  Note: a = alpha, primitive element in GF(2^5) and a^i is root of g(x) for i = 19, 20, ..., 30
     <br/>
     -  Uses Verilog description with synthesizable RTL modelling
     <br/>
     -  Consists of 5 main blocks: SC (Syndrome Computation), KES (Key Equation Solver), CSEE (Chien Search and Error Evaluator), Controller and FIFO Register
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     -  High speed decoding algorithm.
     <br/>
     -  Can output corrected received word while input new received word.
     <br/>
     -  Synchronous timing.
     <br/>
     -  dataoutstart (start of output data block) and dataoutend (end of output data block) signal to synchronize to other core outside the decoder.
     <br/>
     -  Have decoding failure flag if error is uncorrectable.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - design has been simulated successfully
     <br/>
     - uploaded v1.0
     <br/>
     - Please do not send me email asking about all aspects of Reed-Solomon encoder-decoder (algorithms, architectures, implementation, simulation problems, etc.), since I do not provide any kind of technical supports. You can still freely download the source code though.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
