/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_38z;
  reg [11:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [50:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[83] | in_data[15]);
  assign celloutsig_0_92z = ~(celloutsig_0_78z | celloutsig_0_30z);
  assign celloutsig_1_18z = ~(celloutsig_1_3z | celloutsig_1_10z[3]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z | celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z | celloutsig_0_6z);
  assign celloutsig_0_21z = celloutsig_0_19z | celloutsig_0_8z;
  assign celloutsig_0_24z = celloutsig_0_2z | celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[163] ^ celloutsig_1_0z[8];
  assign celloutsig_0_6z = { in_data[46:30], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z } == in_data[62:37];
  assign celloutsig_1_7z = { celloutsig_1_0z[8:6], celloutsig_1_2z } == { celloutsig_1_4z[5:0], celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_12z } == { in_data[56:52], celloutsig_0_14z[11:3], celloutsig_0_14z[5], celloutsig_0_14z[1:0] };
  assign celloutsig_0_5z = { celloutsig_0_3z[10:4], celloutsig_0_4z, celloutsig_0_0z } === { in_data[59:56], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[156:155], celloutsig_1_3z } === celloutsig_1_0z[12:10];
  assign celloutsig_0_18z = { in_data[90:84], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_13z } === { celloutsig_0_11z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_32z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_16z } === { in_data[1:0], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_31z };
  assign celloutsig_0_4z = ! celloutsig_0_3z[8:2];
  assign celloutsig_0_7z = ! { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_3z = ! { in_data[171:158], celloutsig_1_1z };
  assign celloutsig_0_9z = ! in_data[59:48];
  assign celloutsig_0_10z = ! { celloutsig_0_3z[10:2], celloutsig_0_4z };
  assign celloutsig_0_30z = ! celloutsig_0_20z[4:2];
  assign celloutsig_1_2z = in_data[156:153] % { 1'h1, in_data[109], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_4z[19:18], celloutsig_1_15z } % { 1'h1, in_data[160:154] };
  assign celloutsig_0_38z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_10z } % { 1'h1, celloutsig_0_20z };
  assign celloutsig_1_17z = { celloutsig_1_4z[50:47], celloutsig_1_7z } % { 1'h1, celloutsig_1_0z[7:4] };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_2z } * { celloutsig_1_6z[10:7], celloutsig_1_1z };
  assign celloutsig_0_58z = - in_data[71:64];
  assign celloutsig_0_91z = - { celloutsig_0_58z[4:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_33z };
  assign celloutsig_1_15z = - { celloutsig_1_0z[2:1], celloutsig_1_2z };
  assign celloutsig_0_20z = - celloutsig_0_3z[9:5];
  assign celloutsig_0_22z = - { celloutsig_0_3z[3:2], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_0z = ~ in_data[131:119];
  assign celloutsig_1_6z = ~ { in_data[128:109], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_78z = & { celloutsig_0_49z, celloutsig_0_29z[16:13], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_9z = | celloutsig_1_6z[14:5];
  assign celloutsig_0_16z = | celloutsig_0_3z[4:0];
  assign celloutsig_1_19z = celloutsig_1_17z[4] & celloutsig_1_16z[4];
  assign celloutsig_0_26z = celloutsig_0_11z[6] & celloutsig_0_8z;
  assign celloutsig_0_27z = celloutsig_0_26z & celloutsig_0_12z;
  assign celloutsig_0_33z = celloutsig_0_10z & celloutsig_0_21z;
  assign celloutsig_0_49z = ~^ { celloutsig_0_38z[4:1], celloutsig_0_15z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_12z = ^ celloutsig_0_11z[5:2];
  assign celloutsig_0_11z = { celloutsig_0_3z[7:3], celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_3z[6:1], celloutsig_0_6z };
  assign celloutsig_0_8z = ~((celloutsig_0_3z[5] & celloutsig_0_5z) | in_data[28]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[67:64], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 51'h0000000000000;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[148:102], celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_1z = { in_data[7:6], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_29z = 22'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_20z[3:0], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] & in_data[32]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_31z = ~((celloutsig_0_27z & celloutsig_0_5z) | (celloutsig_0_29z[3] & celloutsig_0_26z));
  assign { celloutsig_0_14z[0], celloutsig_0_14z[1], celloutsig_0_14z[3], celloutsig_0_14z[5:4], celloutsig_0_14z[11:6] } = ~ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, in_data[58:54], celloutsig_0_0z };
  assign celloutsig_0_14z[2] = celloutsig_0_14z[5];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
