StateCAD ver 0 0 0 0 0 0 0 0 0 0 1281 0 0 0 Copyright 1992-2001 Xilinx, Inc.All rights reserved.
header descri 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
font type 0 0 0 0 0 0 0 0 0 0 10 0 400 34 Arial
else explicit 0 0 0 0 0 0 0 0 0 0 1 0 0 0 
symbolic off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
output vhdl 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ctype int 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bits
vtype std 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicstd_logic_vector
vtarget synopsis 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vetarget synopsis 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
milib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ahlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
tname off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
ext set 0 0 0 0 0 0 0 0 0 0 0 0 0 0 vvhd
tuser save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
pnum on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
fuser save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
alib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
velib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
auto_sv hto 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cmain on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cdebug on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
diovhdl off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
dioextern on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
minimize low 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vectorio on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
hidesv on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
pipeline speed 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clkcnt on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
optio on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
autodel on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
header title 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
header clock 0 0 0 0 0 0 0 0 0 0 5 7 1 0 CLK
header device 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
fitter on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
check for 0 0 0 0 0 0 0 0 0 0 1166 0 0 0 
