Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 17:35:53 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                  605        1.511        0.000                       0                  1339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.109        0.000                      0                  605        1.511        0.000                       0                   823  
clk_wrapper                                                                             498.562        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.049ns (31.239%)  route 2.309ns (68.761%))
  Logic Levels:           8  (LUT5=6 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 5.733 - 3.572 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.616ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.562ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.521     2.662    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/clk_c
    SLICE_X99Y566        FDRE                                         r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y566        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.757 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/Q
                         net (fo=2, routed)           0.482     3.239    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/idx_47_0
    SLICE_X100Y560       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     3.337 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.230     3.567    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_105_0
    SLICE_X100Y560       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     3.630 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=2, routed)           0.380     4.010    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_6[0]
    SLICE_X93Y556        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.142     4.152 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=2, routed)           0.141     4.293    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/N_586
    SLICE_X94Y556        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.414 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=4, routed)           0.310     4.724    dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/idx_2_0
    SLICE_X95Y550        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.871 r  dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=3, routed)           0.293     5.164    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/idx_34_0
    SLICE_X97Y550        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.312 r  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=2, routed)           0.123     5.435    dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/idx_81_0
    SLICE_X97Y548        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.172     5.607 r  dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.291     5.898    dut_inst/stage_g.11.pair_g.4.csn_cmp_inst/idx_65_0
    SLICE_X96Y552        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     5.961 r  dut_inst/stage_g.11.pair_g.4.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=1, routed)           0.059     6.020    shift_reg_tap_o/idx_4_0[0]
    SLICE_X96Y552        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.331     5.733    shift_reg_tap_o/clk_c
    SLICE_X96Y552        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[91]/C
                         clock pessimism              0.404     6.137    
                         clock uncertainty           -0.035     6.102    
    SLICE_X96Y552        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.129    shift_reg_tap_o/sr_p.sr_1[91]
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.049ns (31.239%)  route 2.309ns (68.761%))
  Logic Levels:           8  (LUT5=6 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 5.733 - 3.572 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.616ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.562ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.521     2.662    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/clk_c
    SLICE_X99Y566        FDRE                                         r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y566        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.757 f  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret/Q
                         net (fo=2, routed)           0.482     3.239    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/idx_47_0
    SLICE_X100Y560       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     3.337 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.230     3.567    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_105_0
    SLICE_X100Y560       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.063     3.630 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=2, routed)           0.380     4.010    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_6[0]
    SLICE_X93Y556        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.142     4.152 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=2, routed)           0.141     4.293    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/N_586
    SLICE_X94Y556        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.414 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=4, routed)           0.310     4.724    dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/idx_2_0
    SLICE_X95Y550        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.871 f  dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=3, routed)           0.293     5.164    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/idx_34_0
    SLICE_X97Y550        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.312 f  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=2, routed)           0.123     5.435    dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/idx_81_0
    SLICE_X97Y548        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.172     5.607 f  dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.291     5.898    dut_inst/stage_g.11.pair_g.4.csn_cmp_inst/idx_65_0
    SLICE_X96Y552        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     5.961 f  dut_inst/stage_g.11.pair_g.4.csn_cmp_inst/b_o_comb.idx[0]/O
                         net (fo=1, routed)           0.059     6.020    shift_reg_tap_o/idx_4_0[0]
    SLICE_X96Y552        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.331     5.733    shift_reg_tap_o/clk_c
    SLICE_X96Y552        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[91]/C
                         clock pessimism              0.404     6.137    
                         clock uncertainty           -0.035     6.102    
    SLICE_X96Y552        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.129    shift_reg_tap_o/sr_p.sr_1[91]
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2308[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.086ns (32.457%)  route 2.260ns (67.543%))
  Logic Levels:           9  (LUT3=2 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 5.750 - 3.572 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.616ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.562ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.506     2.647    dut_inst/clk_c
    SLICE_X96Y566        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2308[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y566        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.746 r  dut_inst/ret_array_1_17.idx_ret_2308[7]/Q
                         net (fo=2, routed)           0.418     3.164    dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/muon_i_o_0
    SLICE_X96Y563        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     3.337 r  dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=3, routed)           0.158     3.495    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/idx_101_7
    SLICE_X96Y565        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     3.644 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=2, routed)           0.246     3.890    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_103_0
    SLICE_X96Y556        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.006 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=2, routed)           0.067     4.073    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_3[7]
    SLICE_X96Y556        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.195     4.268 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_0_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=4, routed)           0.145     4.413    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/N_593
    SLICE_X96Y555        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.477 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=4, routed)           0.443     4.920    dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/idx_2_7
    SLICE_X95Y553        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.984 r  dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.339     5.323    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/idx_30_4
    SLICE_X97Y551        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     5.387 r  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.110     5.497    dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/idx_65_7
    SLICE_X97Y550        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.595 r  dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=4, routed)           0.276     5.871    dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X98Y546        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     5.935 r  dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=1, routed)           0.058     5.993    shift_reg_tap_o/idx_lut6_2_o6_0[7]
    SLICE_X98Y546        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.348     5.750    shift_reg_tap_o/clk_c
    SLICE_X98Y546        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[108]/C
                         clock pessimism              0.404     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X98Y546        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.146    shift_reg_tap_o/sr_p.sr_1[108]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2308[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.086ns (32.457%)  route 2.260ns (67.543%))
  Logic Levels:           9  (LUT3=2 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 5.750 - 3.572 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.616ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.562ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.506     2.647    dut_inst/clk_c
    SLICE_X96Y566        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2308[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y566        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.746 f  dut_inst/ret_array_1_17.idx_ret_2308[7]/Q
                         net (fo=2, routed)           0.418     3.164    dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/muon_i_o_0
    SLICE_X96Y563        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     3.337 f  dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=3, routed)           0.158     3.495    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/idx_101_7
    SLICE_X96Y565        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     3.644 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=2, routed)           0.246     3.890    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/idx_103_0
    SLICE_X96Y556        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.006 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=2, routed)           0.067     4.073    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_3[7]
    SLICE_X96Y556        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.195     4.268 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_0_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=4, routed)           0.145     4.413    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/N_593
    SLICE_X96Y555        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.477 f  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=4, routed)           0.443     4.920    dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/idx_2_7
    SLICE_X95Y553        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.984 f  dut_inst/stage_g.7.pair_g.7.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.339     5.323    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/idx_30_4
    SLICE_X97Y551        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     5.387 f  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=3, routed)           0.110     5.497    dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/idx_65_7
    SLICE_X97Y550        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.595 f  dut_inst/stage_g.9.pair_g.5.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[7]/O
                         net (fo=4, routed)           0.276     5.871    dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X98Y546        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     5.935 f  dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[7]/O
                         net (fo=1, routed)           0.058     5.993    shift_reg_tap_o/idx_lut6_2_o6_0[7]
    SLICE_X98Y546        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.348     5.750    shift_reg_tap_o/clk_c
    SLICE_X98Y546        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[108]/C
                         clock pessimism              0.404     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X98Y546        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.146    shift_reg_tap_o/sr_p.sr_1[108]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_2384[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.921ns (27.918%)  route 2.378ns (72.082%))
  Logic Levels:           8  (LUT3=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 5.744 - 3.572 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.616ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.562ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.544     2.685    dut_inst/clk_c
    SLICE_X101Y562       FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_2384[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y562       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.783 r  dut_inst/ret_array_1_17.idx_ret_2384[4]/Q
                         net (fo=2, routed)           0.181     2.964    dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/muon_i_o_0
    SLICE_X101Y562       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     3.157 r  dut_inst/stage_g.0.pair_g.6.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.197     3.354    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_28_0
    SLICE_X101Y562       LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.166     3.520 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=3, routed)           0.353     3.873    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/idx_30_3
    SLICE_X98Y561        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     3.987 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/a_o_comb.idx_1_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=4, routed)           0.541     4.528    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2[4]/I3
    SLICE_X96Y554        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.121     4.649 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/b_o_comb.idx_lut6_2[4]/LUT5/O
                         net (fo=2, routed)           0.314     4.963    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx_116_0
    SLICE_X94Y554        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     5.025 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=4, routed)           0.248     5.273    dut_inst/stage_g.9.pair_g.8.csn_cmp_inst/idx_89_1
    SLICE_X93Y550        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     5.336 r  dut_inst/stage_g.9.pair_g.8.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=4, routed)           0.308     5.644    dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/idx_87_0
    SLICE_X96Y550        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     5.708 r  dut_inst/stage_g.10.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=1, routed)           0.176     5.884    dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/idx_118_1
    SLICE_X96Y548        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.924 r  dut_inst/stage_g.11.pair_g.5.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=1, routed)           0.060     5.984    shift_reg_tap_o/idx_4_0[4]
    SLICE_X96Y548        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=822, routed)         1.342     5.744    shift_reg_tap_o/clk_c
    SLICE_X96Y548        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[75]/C
                         clock pessimism              0.404     6.148    
                         clock uncertainty           -0.035     6.113    
    SLICE_X96Y548        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.140    shift_reg_tap_o/sr_p.sr_1[75]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X98Y565   dut_inst/ret_array_1_17.idx_ret_2118[8]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X97Y562   dut_inst/ret_array_1_17.idx_ret_2136/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X97Y563   dut_inst/ret_array_1_17.idx_ret_2137[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X97Y561   dut_inst/ret_array_1_17.idx_ret_2137[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y564   dut_inst/ret_array_1_17.idx_ret_2137[7]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y559  dut_inst/ret_array_1_17.idx_ret_2175[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y564   dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/ret_array_1_17.idx_ret_0/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y560  dut_inst/stage_g.0.pair_g.10.csn_cmp_inst/ret_array_1_17.idx_ret_2155_ret_ret_ret/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y566   shift_reg_tap_i/sr_p.sr_1[214]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y565   dut_inst/ret_array_1_17.idx_ret_2118[8]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y563   dut_inst/ret_array_1_17.idx_ret_2137[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y559   dut_inst/ret_array_1_17.idx_ret_2137[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y559   dut_inst/ret_array_1_17.idx_ret_2137[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y564   dut_inst/ret_array_1_17.idx_ret_2137[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y566         lsfr_1/shiftreg_vector[100]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y566         lsfr_1/shiftreg_vector[101]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y566         lsfr_1/shiftreg_vector[102]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y562         lsfr_1/shiftreg_vector[111]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y562         lsfr_1/shiftreg_vector[112]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y562         lsfr_1/shiftreg_vector[113]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y566         lsfr_1/shiftreg_vector[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y566         lsfr_1/shiftreg_vector[101]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y566         lsfr_1/shiftreg_vector[102]/C



