// Seed: 958678780
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  always disable id_6;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    input wor id_7,
    output tri id_8,
    output tri0 id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input wand id_15,
    output tri id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input supply1 id_21,
    input wire id_22,
    output tri0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    output tri id_26,
    output supply0 id_27,
    output wor id_28,
    output wor id_29,
    output supply1 id_30
);
  id_32(
      .id_0(id_5), .id_1(id_30)
  );
  xnor (
      id_9,
      id_19,
      id_32,
      id_7,
      id_5,
      id_25,
      id_11,
      id_2,
      id_18,
      id_15,
      id_1,
      id_13,
      id_12,
      id_4,
      id_17,
      id_21,
      id_22
  );
  module_0(
      id_4, id_4, id_19, id_4, id_9
  );
endmodule
