Report time       : Tue Feb  6 22:32:14 EST 2018.
Solution          : aes_inverse_cipher.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           1747|           1747|           1747|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
