

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label4'
================================================================
* Date:           Tue Oct  4 21:03:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.558 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label4  |        8|        8|         1|          1|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n_regions_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %n_regions_load_cast"   --->   Operation 5 'read' 'n_regions_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_121_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_121"   --->   Operation 6 'read' 'tmp_121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_14"   --->   Operation 7 'read' 'd_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_13"   --->   Operation 8 'read' 'd_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_12"   --->   Operation 9 'read' 'd_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_11"   --->   Operation 10 'read' 'd_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_10"   --->   Operation 11 'read' 'd_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_read_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_9"   --->   Operation 12 'read' 'd_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_read_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_8"   --->   Operation 13 'read' 'd_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%d_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read"   --->   Operation 14 'read' 'd_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln247 = icmp_eq  i4 %i, i4 8" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 19 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln247 = add i4 %i, i4 1" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 21 'add' 'add_ln247' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %for.inc.split, void %for.end.exitStub" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 22 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 23 'specloopname' 'specloopname_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %d_read_23, i32 %d_read_22, i32 %d_read_21, i32 %d_read_20, i32 %d_read_19, i32 %d_read_18, i32 %d_read_17, i32 %d_read_16, i4 %i" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 24 'mux' 'tmp' <Predicate = (!icmp_ln247)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i4 %i" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 25 'trunc' 'trunc_ln248' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp_121_read, i3 %trunc_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i12 %tmp_s" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 27 'zext' 'zext_ln248' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 28 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 29 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 30 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 31 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 32 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln248" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 33 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %n_regions_load_cast_read, void %arrayidx12525.case.0, void %arrayidx12525.case.1" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 34 'br' 'br_ln248' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 35 'store' 'store_ln248' <Predicate = (!icmp_ln247 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 36 'store' 'store_ln248' <Predicate = (!icmp_ln247 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 37 'store' 'store_ln248' <Predicate = (!icmp_ln247 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln248 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 38 'br' 'br_ln248' <Predicate = (!icmp_ln247 & !n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 39 'store' 'store_ln248' <Predicate = (!icmp_ln247 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 40 'store' 'store_ln248' <Predicate = (!icmp_ln247 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln248 = store i32 %tmp, i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 41 'store' 'store_ln248' <Predicate = (!icmp_ln247 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln248 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 42 'br' 'br_ln248' <Predicate = (!icmp_ln247 & n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln247 = store i4 %add_ln247, i4 %i_2" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 43 'store' 'store_ln247' <Predicate = (!icmp_ln247)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln247 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:247]   --->   Operation 44 'br' 'br_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.56ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:248) on local variable 'i' [31]  (0 ns)
	'mux' operation ('tmp', detector_solid/abs_solid_detector.cpp:248) [39]  (2.3 ns)
	'store' operation ('store_ln248', detector_solid/abs_solid_detector.cpp:248) of variable 'tmp', detector_solid/abs_solid_detector.cpp:248 on array 'regions_center_0' [51]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
