#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 12 12:57:57 2025
# Process ID: 24248
# Current directory: C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28712 C:\Users\aleja\Downloads\Trabajo-SED\Trabajo VHDL\Maquina_Expendedora\Maquina_Expendedora.xpr
# Log file: C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/vivado.log
# Journal file: C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora\vivado.jou
# Running On        :LAPTOP-HCI8NVCQ
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency     :1190 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8262 MB
# Swap memory       :16106 MB
# Total Virtual     :24368 MB
# Available Virtual :6755 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/Maquina_Expendedora.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/Maquina_Expendedora.srcs/sim_1/new/COUNTER_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/Maquina_Expendedora.srcs/sim_1/new/COUNTER_tb.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/Maquina_Expendedora.srcs/sim_1/new/PRESCALER_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/aleja/Downloads/Trabajo-SED/Trabajo VHDL/Maquina_Expendedora/Maquina_Expendedora.srcs/sim_1/new/PRESCALER_tb.vhd}}
update_compile_order -fileset sim_1
