<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA（verilog）频率计实验——学习历程① - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="FPGA（verilog）频率计实验——学习历程①" />
<meta property="og:description" content="一、前言 本文利用verilog语言完成频率计实验，由于是第一次发文，文章格式以及描述语言请谅解，内容仅供参考，烦请各路大神指正。
二、模块 数码管动态显示模块分频模块频率测试模块顶层调用模块 三、主要代码 1、数码管动态显示模块 module seg_led(
input clk,
input rst_n,
input [19:0] data,//6个数码管最高显示999999，需要20位
input [5:0] point,//小数点
input sign,//负号
input en,
output reg [7:0] seg_data,//数码管显示的笔画值
output reg [5:0] seg_sel
);
wire [3:0] data0;//个位
wire [3:0] data1;//十位
wire [3:0] data2;//百位
wire [3:0] data3;//千位
wire [3:0] data4;//万位
wire [3:0] data5;//十万位
reg [3:0] clk_cnt;
reg dri_clk;
reg [23:0] num;
reg [12:0] cnt0;
reg flag;
reg [2:0] cnt_sel;
reg [3:0] num_disp;
reg dot_disp;" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/1540ee1639d5f64d90bc9d78ad8d5595/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-11-18T16:44:15+08:00" />
<meta property="article:modified_time" content="2022-11-18T16:44:15+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA（verilog）频率计实验——学习历程①</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h2><span style="color:#fe2c24;"><strong>一、前言</strong></span></h2> 
<p>        本文利用verilog语言完成频率计实验，由于是第一次发文，文章格式以及描述语言请谅解，内容仅供参考，烦请各路大神指正。</p> 
<h2><span style="color:#fe2c24;"><strong>二、模块</strong></span></h2> 
<ol><li>数码管动态显示模块</li><li>分频模块</li><li>频率测试模块</li><li>顶层调用模块</li></ol> 
<h2><span style="color:#fe2c24;"><strong>三、主要代码</strong></span></h2> 
<h3> 1、数码管动态显示模块</h3> 
<blockquote> 
 <p>module seg_led(<br>     input clk,<br>     input rst_n,<br>     input [19:0]         data,//6个数码管最高显示999999，需要20位<br>     input [5:0]         point,//小数点<br>     input                 sign,//负号<br>     input                 en,<br>     output reg [7:0]    seg_data,//数码管显示的笔画值<br>     output reg [5:0]     seg_sel<br> );</p> 
 <p>wire [3:0] data0;//个位<br> wire [3:0] data1;//十位<br> wire [3:0] data2;//百位<br> wire [3:0] data3;//千位<br> wire [3:0] data4;//万位<br> wire [3:0] data5;//十万位</p> 
 <p>reg [3:0]     clk_cnt;<br> reg             dri_clk;<br> reg [23:0]     num;<br> reg [12:0]    cnt0;<br> reg             flag;<br> reg [2:0]     cnt_sel;<br> reg [3:0]     num_disp;<br> reg             dot_disp;</p> 
 <p>parameter CLK_DIVIDE = 4'd10;<br> parameter MCNT = 13'd5_000;</p> 
 <p>assign data0 = data%4'd10;//每个数码管取模运算<br> assign data1 = data/4'd10%4'd10;<br> assign data2 = data/7'd100%4'd10;<br> assign data3 = data/10'd1000%4'd10;<br> assign data4 = data/14'd10000%4'd10;<br> assign data5 = data/17'd100000;</p> 
 <p>always@(posedge clk or negedge rst_n)begin<br>     if(!rst_n)begin<br>         clk_cnt &lt;= 4'b0;<br>         dri_clk &lt;= 1'b1;<br>     end<br>     else if(clk_cnt == CLK_DIVIDE/2-1'b1)begin<br>         clk_cnt &lt;= 4'b0;<br>         dri_clk &lt;= ~dri_clk;<br>     end<br>     else begin<br>         clk_cnt &lt;= clk_cnt + 1'b1;<br>         dri_clk &lt;= dri_clk;<br>     end<br> end</p> 
 <p>always@(posedge dri_clk or negedge rst_n)begin<br>     if(!rst_n)<br>         num &lt;= 24'd0;<br>     else begin<br>             if(data5||point[5])begin<br>                 num[23:20]&lt;=data5;<br>                 num[19:16]&lt;=data4;<br>                 num[15:12]&lt;=data3;<br>                 num[11:8]&lt;=data2;<br>                 num[7:4]&lt;=data1;<br>                 num[3:0]&lt;=data0;<br>         end<br>         else begin<br>                 if(data4||point[4])begin<br>                     num[19:0]&lt;={data4,data3,data2,data1,data0};<br>                 if(sign)<br>                     num[23:20]&lt;=4'd11;<br>                 else<br>                     num[23:20]&lt;=4'd10;<br>             end<br>             else begin<br>                     if(data3||point[3])begin<br>                         num[15:0]&lt;={data3,data2,data1,data0};<br>                         num[23:20]&lt;=4'd10;<br>                     if(sign)<br>                         num[19:16]&lt;=4'd11;<br>                     else<br>                         num[19:16]&lt;=4'd10;<br>                 end    <br>                 else begin<br>                         if(data2||point[2])begin<br>                             num[11:0]&lt;={data2,data1,data0};<br>                             num[23:16]&lt;={2{4'd10}};<br>                         if(sign)<br>                             num[15:12]&lt;=4'd11;<br>                         else<br>                             num[15:12]&lt;=4'd10;<br>                     end<br>                     else begin<br>                             if(data1||point[1])begin<br>                                 num[7:0]&lt;={data1,data0};<br>                                 num[23:12]&lt;={3{4'd10}};<br>                             if(sign)<br>                                 num[11:8]&lt;=4'd11;<br>                             else<br>                                 num[11:8]&lt;=4'd10;<br>                         end<br>                         else begin<br>                                 num[3:0]&lt;={data2,data1,data0};<br>                                 num[23:8]&lt;={4{4'd10}};<br>                             if(sign)<br>                                 num[7:4]&lt;=4'd11;<br>                             else<br>                                 num[7:4]&lt;=4'd10;<br>                         end<br>                     end<br>                 end<br>             end<br>         end<br>     end<br> end</p> 
 <p>always@(posedge dri_clk or negedge rst_n)begin<br>     if(!rst_n)begin<br>         cnt0 &lt;= 13'b0;<br>         flag &lt;= 1'b0;<br>     end<br>     else if(cnt0 == MCNT - 1)begin<br>         cnt0  &lt;= 13'b0;<br>         flag &lt;= 1'b1;<br>     end<br>     else begin<br>         cnt0  &lt;= cnt0 + 13'b1;<br>         flag &lt;= 1'b0;<br>     end    <br> end</p> 
 <p>always@(posedge dri_clk or negedge rst_n)begin<br>     if(!rst_n)<br>         cnt_sel &lt;= 3'b0;<br>     else if(flag)<br>     begin<br>         if(cnt_sel &lt; 3'd5)<br>             cnt_sel &lt;= cnt_sel + 1'b1;<br>         else<br>             cnt_sel &lt;= 3'b0;<br>     end<br>     else<br>         cnt_sel &lt;= cnt_sel;<br> end</p> 
 <p>always@(posedge dri_clk or negedge rst_n)<br> begin<br>     if(!rst_n)<br>         begin<br>             seg_sel &lt;= 6'b11_1111;<br>             num_disp &lt;= 4'b0;<br>             dot_disp &lt;= 1'b0;<br>         end<br>     else <br>         begin<br>             if (en)<br>                 begin<br>                     case(cnt_sel)<br>                         3'd0 :begin<br>                         seg_sel &lt;= 6'b11_1110;<br>                         num_disp &lt;= num[3:0];<br>                         dot_disp &lt;= ~point[0];<br>                         end<br>                         3'd1 :begin<br>                         seg_sel &lt;= 6'b11_1101;<br>                         num_disp &lt;= num[7:4];<br>                         dot_disp &lt;= ~point[1];<br>                         end<br>                         3'd2 :begin<br>                         seg_sel &lt;= 6'b11_1011;<br>                         num_disp &lt;= num[11:8];<br>                         dot_disp &lt;= ~point[2];<br>                         end<br>                         3'd3 :begin<br>                         seg_sel &lt;= 6'b11_0111;<br>                         num_disp &lt;= num[15:12];<br>                         dot_disp &lt;= ~point[3];<br>                         end<br>                         3'd4 :begin<br>                         seg_sel &lt;= 6'b10_1111;<br>                         num_disp &lt;= num[19:16];<br>                         dot_disp &lt;= ~point[4];<br>                         end<br>                         3'd5 :begin<br>                         seg_sel &lt;= 6'b01_1111;<br>                         num_disp &lt;= num[23:20];<br>                         dot_disp &lt;= ~point[5];<br>                         end<br>                         default :begin<br>                         seg_sel &lt;= 6'b11_1111;<br>                         num_disp &lt;= 4'b0;<br>                         dot_disp &lt;= 1'b1;<br>                         end<br>                     endcase<br>                 end<br>             else begin<br>                 seg_sel &lt;= 6'b11_1111;<br>                 num_disp &lt;= 4'b0;<br>                 dot_disp &lt;= 1'b1;<br>             end<br>         end<br> end</p> 
 <p>always@(posedge dri_clk or negedge rst_n)<br> begin<br>     if(!rst_n)<br>         seg_data &lt;= 8'hc0;<br>     else <br>         begin<br>             case(num_disp)<br>                 4'd0 : seg_data &lt;= {dot_disp,7'b100_0000};<br>                 4'd1 : seg_data &lt;= {dot_disp,7'b111_1001};<br>                 4'd2 : seg_data &lt;= {dot_disp,7'b010_0100};<br>                 4'd3 : seg_data &lt;= {dot_disp,7'b011_0000};<br>                 4'd4 : seg_data &lt;= {dot_disp,7'b001_1001};<br>                 4'd5 : seg_data &lt;= {dot_disp,7'b001_0010};<br>                 4'd6 : seg_data &lt;= {dot_disp,7'b000_0010};<br>                 4'd7 : seg_data &lt;= {dot_disp,7'b111_1000};<br>                 4'd8 : seg_data &lt;= {dot_disp,7'b000_0000};<br>                 4'd9 : seg_data &lt;= {dot_disp,7'b001_0000};<br>                 4'd10 : seg_data &lt;= {8'b1111_1111};<br>                 4'd11 : seg_data &lt;= {8'b1011_1111};<br>             default:<br>                 seg_data&lt;={dot_disp,7'b100_0000};<br>             endcase<br>         end<br> end<br>     <br> endmodule</p> 
</blockquote> 
<h3> 2、频率测试模块</h3> 
<blockquote> 
 <p>module cymometer(    <br>     input clk,<br>     input rst_n,<br>     input clk_fx,<br>     output reg [31:0]    fre<br> );<br>  <br> parameter TIME_SYS = 20;<br> parameter TIME_GATE = 500_000_000;<br> localparam N = TIME_GATE /    TIME_SYS;<br> reg gate;<br> reg [31:0] cnt_gate;<br> reg [31:0] cnt_fx;<br>  <br> wire gate_n;<br>  <br> assign gate_n = ~gate;<br> always @(posedge clk or negedge rst_n)begin    <br>     if(!rst_n)begin<br>         cnt_gate &lt;=0;<br>         gate &lt;=0;<br>     end    <br>     else begin<br>         if(cnt_gate == N-1)begin<br>             cnt_gate &lt;= 0;<br>             gate &lt;= ~gate;<br>         end    <br>         else<br>         cnt_gate&lt;=cnt_gate+1;<br>     end<br> end <br> always @(posedge clk_fx or negedge rst_n)begin    <br>     if(!rst_n)<br>         cnt_fx &lt;= 0;<br>     else if(gate)<br>         cnt_fx &lt;= cnt_fx + 1;<br>     else<br>         cnt_fx &lt;= 0;<br> end<br>  <br> always @(posedge gate_n or negedge rst_n)begin    <br>     if(!rst_n)<br>         fre &lt;= 0;<br>     else <br>         fre &lt;= 1000_000_000/TIME_GATE * cnt_fx;    <br> end<br>     <br> endmodule</p> 
</blockquote> 
<h3> 3、分频模块</h3> 
<blockquote> 
 <p>module test_div(<br>     input clk,      <br>     input rst_n,       <br>     output reg div_clk<br> );</p> 
 <p>reg [9:0]clk_cnt; <br> parameter CLK_DIVIDE = 7'd100; </p> 
 <p>always @(posedge clk or negedge rst_n)begin<br>     if(!rst_n) begin<br>       clk_cnt &lt;= 10'd0;<br>       div_clk &lt;= 1'b0;<br>    end<br>    else if(clk_cnt == CLK_DIVIDE/2 - 1'd1)begin<br>       clk_cnt &lt;= 10'd0;<br>       div_clk &lt;= ~div_clk;<br>    end<br>    else begin<br>         clk_cnt &lt;= clk_cnt + 1'b1;<br>         div_clk &lt;= div_clk;<br>    end<br> end</p> 
 <p>endmodule</p> 
</blockquote> 
<h2><span style="color:#fe2c24;"><strong>四、总结</strong></span></h2> 
<p>        通过以上代码，最后完成顶层调用模块，再分配引脚，即可完成实验。</p> 
<p>        分频模块对系统时钟进行100分频（500KHZ）输入给频率测量模块，通过周期测量法在数码管中显示5000000。（自己产生频率自己测量）</p> 
<h2><strong><span style="color:#fe2c24;">五、图片</span></strong></h2> 
<p> <img alt="" height="263" src="https://images2.imgbox.com/19/d0/TiLNoB1z_o.png" width="665"></p> 
<p> <img alt="" height="245" src="https://images2.imgbox.com/c6/a3/ToRDDxtr_o.png" width="337"><img alt="" height="141" src="https://images2.imgbox.com/12/92/g1ZFKAwy_o.png" width="231"></p> 
<p></p> 
<p>        由于本人初学fgpa有很多困难并未解决，代码虽然可以运行但可能并不是最优，本文仅用于记录自己的学习历程以及实验总结，烦请各位指正以及交流，欢迎各位私信交流。</p> 
<p></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/13c6f8820c1c514f91b2ce112fff0cb1/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">通用Mapper获取数据表中id为0解决方法。千万别瞎改int为integer了</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/419310965f63327b830da72a5894d591/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">UTM投影与2000坐标系</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>