

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Tue Jun 25 17:13:33 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ProjL
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|      6.82|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 6.82ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_1_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_1_peak_reg_V_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_0_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_0_peak_reg_V_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lincoeff_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoeff_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%uncorrectedADC_V = trunc i14 %data_int_V_read to i12" [src/TPG.cc:53]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%base_V = trunc i24 %lincoeff_V_read to i12" [src/TPG.cc:64]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoeff_V_read, i32 16, i32 23)" [src/TPG.cc:73]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lhs_V = zext i12 %uncorrectedADC_V to i13" [src/TPG.cc:76]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %base_V to i13" [src/TPG.cc:76]
ST_1 : Operation 13 [1/1] (1.33ns)   --->   "%r_V_3 = sub i13 %lhs_V, %rhs_V" [src/TPG.cc:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i13 %r_V_3 to i21" [src/TPG.cc:94]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %mult to i21" [src/TPG.cc:94]
ST_1 : Operation 16 [1/1] (4.89ns)   --->   "%r_V = mul i21 %lhs_V_1, %rhs_V_1" [src/TPG.cc:94]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%linearizerOutput_V = call i18 @_ssdm_op_PartSelect.i18.i21.i32.i32(i21 %r_V, i32 2, i32 19)" [src/TPG.cc:94]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V_3, i32 12)" [src/TPG.cc:99]
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%linearizerOutput_V_1 = select i1 %tmp_7, i18 0, i18 %linearizerOutput_V" [src/TPG.cc:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_V = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_3_shift_reg_V)" [src/TPG.cc:106]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_2_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_2_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_3_shift_reg_V, i18 %r_2_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_1_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_2_shift_reg_V, i18 %r_1_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_0_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_shift_reg_V, i18 %r_0_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_shift_reg_V, i18 %linearizerOutput_V_1)" [src/TPG.cc:123]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %m_V, i5 0)" [src/TPG.cc:127]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i23 %p_shl to i24" [src/TPG.cc:127]
ST_1 : Operation 30 [1/1] (1.39ns)   --->   "%p_neg = sub i24 0, %p_shl_cast" [src/TPG.cc:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_neg_cast = sext i24 %p_neg to i25" [src/TPG.cc:127]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %m_V, i2 0)" [src/TPG.cc:127]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i20 %p_shl1 to i25" [src/TPG.cc:127]
ST_1 : Operation 34 [1/1] (1.41ns)   --->   "%r_V_4 = sub i25 %p_neg_cast, %p_shl1_cast" [src/TPG.cc:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_578 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)" [src/TPG.cc:131]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i18 %r_2_shift_reg_V_rea to i25" [src/TPG.cc:142]
ST_1 : Operation 37 [1/1] (4.89ns)   --->   "%r_V_6 = mul i25 -35, %lhs_V_3" [src/TPG.cc:142]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_6, i32 6, i32 24)" [src/TPG.cc:143]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_18_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %r_1_shift_reg_V_rea, i32 2, i32 17)" [src/TPG.cc:143]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_6, i32 6, i32 23)" [src/TPG.cc:142]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_4, i32 6, i32 23)" [src/TPG.cc:127]
ST_1 : Operation 42 [1/1] (1.19ns)   --->   "%tmp_2 = icmp eq i18 %m_V, 0" [src/TPG.cc:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.19ns)   --->   "%tmp_4 = icmp sgt i19 %r_0_peak_reg_V_read_1, %r_1_peak_reg_V_read_1" [src/TPG.cc:169]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 12, i32 18)" [src/TPG.cc:181]
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%icmp = icmp sgt i7 %tmp_9, 0" [src/TPG.cc:181]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 2, i32 17)" [src/TPG.cc:187]

 <State 2> : 6.16ns
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = zext i16 %tmp_18_1 to i18" [src/TPG.cc:143]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_18_1_cast = zext i16 %tmp_18_1 to i19" [src/TPG.cc:143]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_3_2_cast7 = zext i18 %r_0_shift_reg_V_rea to i24" [src/TPG.cc:142]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %r_0_shift_reg_V_rea, i5 0)" [src/TPG.cc:142]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i23 %p_shl2 to i24" [src/TPG.cc:142]
ST_2 : Operation 52 [1/1] (1.39ns)   --->   "%r_V_6_2 = sub i24 %p_shl2_cast, %lhs_V_3_2_cast7" [src/TPG.cc:142]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_6_2, i32 6, i32 23)" [src/TPG.cc:143]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = sext i18 %tmp_10 to i19" [src/TPG.cc:143]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V_1, i5 0)" [src/TPG.cc:142]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i23 %p_shl3 to i24" [src/TPG.cc:142]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl4 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %linearizerOutput_V_1, i3 0)" [src/TPG.cc:142]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i21 %p_shl4 to i24" [src/TPG.cc:142]
ST_2 : Operation 59 [1/1] (1.39ns)   --->   "%r_V_6_3 = sub i24 %p_shl3_cast, %p_shl4_cast" [src/TPG.cc:142]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_6_3, i32 6, i32 23)" [src/TPG.cc:143]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14 = sext i18 %tmp_13 to i19" [src/TPG.cc:143]
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i19 %tmp_18_1_cast, %tmp_11" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i19 %mul_V, %tmp_14" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.33ns)   --->   "%tmp_16 = add i18 %tmp_13, %tmp_15" [src/TPG.cc:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%tmp4 = add i19 %tmp5, %tmp_578" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.33ns)   --->   "%tmp_19 = add i18 %tmp_10, %tmp" [src/TPG.cc:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = add i18 %tmp_17, %tmp_16" [src/TPG.cc:127]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%addconv_3 = add i19 %tmp4, %tmp3" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%addconv_3_cast = add i18 %tmp_19, %tmp_20" [src/TPG.cc:156]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node filterOutput_V)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %addconv_3, i32 18)" [src/TPG.cc:156]
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node filterOutput_V)   --->   "%or_cond = or i1 %tmp_8, %tmp_2" [src/TPG.cc:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.59ns) (out node of the LUT)   --->   "%filterOutput_V = select i1 %or_cond, i18 0, i18 %addconv_3_cast" [src/TPG.cc:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 1.86ns
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s)" [src/TPG.cc:121]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_576 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_576)" [src/TPG.cc:121]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_577 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_577)" [src/TPG.cc:121]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%filterOutput_V_cast = zext i18 %filterOutput_V to i19" [src/TPG.cc:156]
ST_3 : Operation 80 [1/1] (1.19ns)   --->   "%tmp_3 = icmp slt i19 %filterOutput_V_cast, %r_0_peak_reg_V_read_1" [src/TPG.cc:169]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%or_cond1 = and i1 %tmp_3, %tmp_4" [src/TPG.cc:169]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.47ns)   --->   "%tmpPeak_V = select i1 %icmp, i16 1023, i16 %tmp_6" [src/TPG.cc:187]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%tmp_18 = trunc i16 %tmpPeak_V to i10" [src/TPG.cc:187]
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmpPeak_V, i32 10, i32 15)" [src/TPG.cc:188]
ST_3 : Operation 85 [1/1] (0.86ns)   --->   "%icmp1 = icmp ne i6 %tmp_21, 0" [src/TPG.cc:188]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%p_phitmp3 = select i1 %icmp1, i10 -1, i10 %tmp_18" [src/TPG.cc:188]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.51ns) (out node of the LUT)   --->   "%agg_result_V_1 = select i1 %or_cond1, i10 %p_phitmp3, i10 0" [src/TPG.cc:169]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%agg_result_V_1_cast = zext i10 %agg_result_V_1 to i16" [src/TPG.cc:169]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i19, i19 } undef, i16 %agg_result_V_1_cast, 0" [src/TPG.cc:196]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i19, i19 } %mrv, i19 %filterOutput_V_cast, 1" [src/TPG.cc:196]
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i19, i19 } %mrv_1, i19 %r_0_peak_reg_V_read_1, 2" [src/TPG.cc:196]
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "ret { i16, i19, i19 } %mrv_2" [src/TPG.cc:196]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.33ns, clock uncertainty: 1.04ns.

 <State 1>: 6.82ns
The critical path consists of the following:
	wire read on port 'lincoeff_V' [11]  (0 ns)
	'sub' operation ('r.V', src/TPG.cc:76) [18]  (1.33 ns)
	'mul' operation ('r.V', src/TPG.cc:94) [21]  (4.89 ns)
	'select' operation ('linearizerOutput.V', src/TPG.cc:99) [24]  (0.597 ns)
	wire write on port 'r_0_shift_reg_V' (src/TPG.cc:123) [38]  (0 ns)

 <State 2>: 6.16ns
The critical path consists of the following:
	'sub' operation ('r_V_6_3', src/TPG.cc:142) [63]  (1.4 ns)
	'add' operation ('tmp5', src/TPG.cc:144) [68]  (0 ns)
	'add' operation ('tmp4', src/TPG.cc:144) [71]  (2.08 ns)
	'add' operation ('addconv_3', src/TPG.cc:144) [74]  (2.08 ns)
	'or' operation ('or_cond', src/TPG.cc:156) [78]  (0 ns)
	'select' operation ('filterOutput.V', src/TPG.cc:156) [79]  (0.597 ns)

 <State 3>: 1.86ns
The critical path consists of the following:
	'select' operation ('tmpPeak.V', src/TPG.cc:187) [87]  (0.474 ns)
	'icmp' operation ('icmp1', src/TPG.cc:188) [90]  (0.867 ns)
	'select' operation ('p_phitmp3', src/TPG.cc:188) [91]  (0 ns)
	'select' operation ('agg_result_V_1', src/TPG.cc:169) [92]  (0.517 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
