# MIPS-processor-multicycle
Implementation of multi cycle MIPS processor in Verilog.
Supported instructions are:
Arithmetic/Logical instructions: add, sub, and, or, addi, andi
Memory Reference Instruction: lw, sw
Control Flow Instructions: j, jal, jr, beq, bne
Next to this file a 32-bit instruction memory and a 8-bit data memory is required.
