FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2009 Freescale Semiconductor, Inc.
 *
 * Cache SRAM handling for QorIQ platform
 *
 * Author: Vivek Mahajan <vivek.mahajan@freescale.com>

 * This file is derived from the original work done
 * by Sylvain Munaut for the Bestcomm SRAM allocator.
 */

#ifndef __ASM_POWERPC_FSL_85XX_CACHE_SRAM_H__
#define __ASM_POWERPC_FSL_85XX_CACHE_SRAM_H__

#include <asm/rheap.h>
#include <linux/spinlock.h>

/*
 * Cache-SRAM
/* bench 19291.1.0 2c185da90fe4 */
/* bench 19291.1.1 043e2efb08c0 */
/* bench 19291.1.2 51628e3f49f9 */
/* bench 19291.1.3 70df46517a6f */
/* bench 19291.1.4 2b0ee96b7c1a */
/* bench 19291.1.5 5da31375450a */
/* bench 19291.1.6 576148ff6dda */
/* bench 19291.1.7 856266e95af2 */
/* bench 19291.1.8 bd017df8a028 */
/* bench 19291.1.9 7e4e4356d979 */
/* bench 19291.1.10 514d7f6c8315 */
/* bench 19291.1.11 b633044e4094 */
 */

struct mpc85xx_cache_sram {
	phys_addr_t base_phys;
	void *base_virt;
	unsigned int size;
	rh_info_t *rh;
	spinlock_t lock;
};

extern void mpc85xx_cache_sram_free(void *ptr);
extern void *mpc85xx_cache_sram_alloc(unsigned int size,
				  phys_addr_t *phys, unsigned int align);

#endif /* __AMS_POWERPC_FSL_85XX_CACHE_SRAM_H__ */
