// Seed: 1666696730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 - 1;
  assign id_1 = 1;
  tri0 id_7 = id_6;
  assign id_7 = 1 ? 1 : 1'h0;
  always_latch @*
    if (id_6) begin : LABEL_0
      id_2 = 1;
    end else if (1 == 1) id_1 = id_6;
    else id_1 = 1'b0;
  assign id_3 = 1;
  tri1 id_8 = id_7;
  assign #id_9 id_7 = 1 << 1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd48,
    parameter id_6 = 32'd3
) (
    input tri1  id_0,
    input uwire id_1,
    input tri   id_2
);
  tri id_4;
  assign id_4 = id_4++;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.type_10 = 0;
  defparam id_5.id_6 = id_5;
endmodule
