
---------- Begin Simulation Statistics ----------
final_tick                                59764930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732808                       # Number of bytes of host memory used
host_op_rate                                   146539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   740.73                       # Real time elapsed on the host
host_tick_rate                               80683875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108545994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059765                       # Number of seconds simulated
sim_ticks                                 59764930000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108545994                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.195299                       # CPI: cycles per instruction
system.cpu.discardedOps                        314049                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5099566                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.836611                       # IPC: instructions per cycle
system.cpu.numCycles                        119529860                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71947168     66.28%     66.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 542828      0.50%     66.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               21574996     19.88%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14481002     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108545994                       # Class of committed instruction
system.cpu.tickCycles                       114430294                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       209771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            686                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10386                       # Transaction distribution
system.membus.trans_dist::CleanEvict              157                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69517                       # Transaction distribution
system.membus.trans_dist::ReadExResp            69517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       164071                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 164071                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2788800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2788800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               76764                       # Request fanout histogram
system.membus.reqLayer0.occupancy           129800500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          254343500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             36725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20979                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       269452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                316017                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       986208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5599264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6585472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           11229                       # Total snoops (count)
system.tol2bus.snoopTraffic                    332352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           117475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078587                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116751     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    722      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             117475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          154660500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90500499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15746000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                14973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14508                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29481                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               14973                       # number of overall hits
system.l2.overall_hits::.cpu.data               14508                       # number of overall hits
system.l2.overall_hits::total                   29481                       # number of overall hits
system.l2.demand_misses::.cpu.inst                773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              75992                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76765                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               773                       # number of overall misses
system.l2.overall_misses::.cpu.data             75992                       # number of overall misses
system.l2.overall_misses::total                 76765                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5922536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5980297500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5922536000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5980297500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            15746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           15746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.049092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.839691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.049092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.839691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74723.803364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77936.309085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77903.960138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74723.803364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77936.309085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77903.960138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10386                       # number of writebacks
system.l2.writebacks::total                     10386                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         75991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76764                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        75991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            76764                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50031500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5162544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5212575500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50031500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5162544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5212575500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.049092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.839680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.049092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.839680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64723.803364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67936.255609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67903.906779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64723.803364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67936.255609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67903.906779                       # average overall mshr miss latency
system.l2.replacements                          11229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        84477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            84477                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        84477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        84477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15070                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15070                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15070                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15070                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           69517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5407045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5407045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         69521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77780.190457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77780.190457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        69517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4711875500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4711875500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67780.190457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67780.190457                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          14973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        15746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.049092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74723.803364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74723.803364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.049092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.049092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64723.803364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64723.803364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    515490500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    515490500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.308642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.308642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79612.432432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79612.432432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    450668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    450668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.308594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.308594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69612.063639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69612.063639                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51399.036406                       # Cycle average of tags in use
system.l2.tags.total_refs                      209736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76765                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.732183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.090404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       518.963057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     50879.982945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.776367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.784287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1754661                       # Number of tag accesses
system.l2.tags.data_accesses                  1754661                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     75991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018776540500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6114                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       76764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10386                       # Number of write requests accepted
system.mem_ctrls.readBursts                     76764                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10386                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3895                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 76764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                10386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     213.766017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.120690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3435.157576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          358     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.002711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.052778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              358     99.72%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2456448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               332352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     41.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   59763930000                       # Total gap between requests
system.mem_ctrls.avgGap                     685759.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2431712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       206816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 413888.211698733678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40687941.908406816423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3460490.960166773293                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          773                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        75991                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10386                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18418250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2039424250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 477594518500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23826.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26837.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45984452.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2431712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2456448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       332352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       332352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          773                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        75991                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          76764                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10386                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10386                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       413888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40687942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         41101830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       413888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       413888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5560987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5560987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5560987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       413888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40687942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46662817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                76764                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6463                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          359                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               618517500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             383820000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2057842500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8057.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26807.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65653                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5577                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   444.004001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   363.169507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   269.238197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          823      6.86%      6.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          984      8.20%     15.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3195     26.63%     41.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3670     30.59%     72.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          860      7.17%     79.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          635      5.29%     84.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          193      1.61%     86.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          231      1.93%     88.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1405     11.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4912896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             413632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               82.203660                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.920982                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        41683320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22151415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      271948320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      16281180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4717362000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13556120190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11534052960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30159599385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.637074                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29869130750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1995500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27900299250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        43975260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23373405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      276146640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17455680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4717362000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13967838030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11187343200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30233494215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.873498                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  28963826000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1995500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28805604000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32647476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32647476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32647476                       # number of overall hits
system.cpu.icache.overall_hits::total        32647476                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15746                       # number of overall misses
system.cpu.icache.overall_misses::total         15746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    254350000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    254350000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    254350000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    254350000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32663222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32663222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32663222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32663222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16153.308777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16153.308777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16153.308777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16153.308777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        15073                       # number of writebacks
system.cpu.icache.writebacks::total             15073                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        15746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    238604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    238604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    238604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    238604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000482                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000482                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15153.308777                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15153.308777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15153.308777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15153.308777                       # average overall mshr miss latency
system.cpu.icache.replacements                  15073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32647476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32647476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    254350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    254350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32663222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32663222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16153.308777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16153.308777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    238604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    238604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15153.308777                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15153.308777                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           670.249561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32663222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2074.382192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   670.249561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          669                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          65342190                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         65342190                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  108545994                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35336209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35336209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35339232                       # number of overall hits
system.cpu.dcache.overall_hits::total        35339232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107022                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107056                       # number of overall misses
system.cpu.dcache.overall_misses::total        107056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7284293500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7284293500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7284293500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7284293500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35443231                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35443231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35446288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35446288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003020                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68063.514978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68063.514978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68041.898632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68041.898632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        84477                       # number of writebacks
system.cpu.dcache.writebacks::total             84477                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6208673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6208673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6210568500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6210568500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68630.663793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68630.663793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68625.824595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68625.824595                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21493826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21493826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    719108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    719108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21514782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21514782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34315.136476                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34315.136476                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    697302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    697302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33293.640183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33293.640183                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13842383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13842383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6565185500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6565185500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76280.825181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76280.825181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        69521                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69521                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5511371000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5511371000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79276.348154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79276.348154                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3023                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3023                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011122                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011122                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1895500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1895500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        55750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        55750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.153292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35599645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            393.366243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.153292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1002                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71322904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71322904                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20541857                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15640029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            123296                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9444392                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9443400                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989496                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1001409                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                298                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          328174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             285510                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42664                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1077                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            47293402                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18452867                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9797693                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59764930000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
