============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:14 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          842      22014      5403  
  PARTE_OPERATIVA    735      18641      4680  
    add_73_19        283       5186      1317  
  PARTE_CONTROLE      82       1533       309  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:12 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

       Pin             Type      Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clock)        launch                                   0 R 
PARTE_OPERATIVA
  d_reg[8]/CK                                   0             0 R 
  d_reg[8]/Q         DFFRHQX4         3 33.6  240  +352     352 R 
  n0027D3163/A                                       +0     352   
  n0027D3163/Y       NAND2X4          1 14.9  112   +68     420 F 
  n0032D/B0                                          +0     421   
  n0032D/Y           OAI2BB1X4        1 18.8  123  +102     523 R 
  n0034D3162/A                                       +0     523   
  n0034D3162/Y       NOR2X4           1 18.1   89   +58     581 F 
  n0042D3161/A                                       +0     582   
  n0042D3161/Y       NAND2X4          3 38.5  182  +120     702 R 
  add_73_19/A[8] 
    fopt1550/A                                       +0     702   
    fopt1550/Y       INVX4            1 18.8   62   +52     753 F 
    n0034D1549/B0                                    +0     753   
    n0034D1549/Y     AOI2BB2X4        4 40.9  283  +197     950 R 
    p0006A1326/A                                     +0     950   
    p0006A1326/Y     INVX4            1 18.2   74   +54    1004 F 
    p0007A1299/A                                     +0    1004   
    p0007A1299/Y     NOR2X4           2 16.0  139   +99    1103 R 
    n0004D60/A                                       +0    1103   
    n0004D60/Y       NAND2X2          1 10.2   85   +71    1175 F 
    n0004D/A                                         +0    1175   
    n0004D/Y         CLKINVX3         1  7.4   60   +51    1226 R 
    n0010D59/A0N                                     +0    1226   
    n0010D59/Y       OAI2BB1X4        1 22.1  131  +182    1407 R 
    n0010D1641/S0                                    +0    1407   
    n0010D1641/Y     MXI2X4           1 24.7  169  +175    1582 F 
  add_73_19/Z[14] 
  n0010D2930/A                                       +0    1582   
  n0010D2930/Y       CLKINVX8         4 27.7   82   +69    1651 R 
  n0010D2375/A0                                      +0    1651   
  n0010D2375/Y       OAI21X1          1  6.8  135   +90    1742 F 
  s_neg_reg[14]/D    DFFRHQX4                        +0    1742   
  s_neg_reg[14]/CK   setup                      0  +326    2067 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)        capture                               2000 R 
                     uncertainty                   -200    1800 R 
------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -267ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/d_reg[8]/CK
End-point    : PARTE_OPERATIVA/s_neg_reg[14]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:13 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   842   867.873 4564012.751 931771.569 5495784.319 

