Simulator report for ARM_System
Tue Jun 13 05:34:08 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 25.0 us      ;
; Simulation Netlist Size     ; 3707 nodes   ;
; Simulation Coverage         ;      53.95 % ;
; Total Number of Transitions ; 203190       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                            ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+
; Option                                                                                     ; Setting                          ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+
; Simulation mode                                                                            ; Timing                           ; Timing        ;
; Start time                                                                                 ; 0 ns                             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                             ;               ;
; Vector input source                                                                        ; ../ARM_System/ARM/ARM_System.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                               ; On            ;
; Check outputs                                                                              ; Off                              ; Off           ;
; Report simulation coverage                                                                 ; On                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                              ; Off           ;
; Detect glitches                                                                            ; Off                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                             ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------------+
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.95 % ;
; Total nodes checked                                 ; 3707         ;
; Total output ports checked                          ; 3848         ;
; Total output ports with complete 1/0-value coverage ; 2076         ;
; Total output ports with no 1/0-value coverage       ; 1596         ;
; Total output ports with no 1-value coverage         ; 1638         ;
; Total output ports with no 0-value coverage         ; 1730         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|pll                                                                ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0                                                        ; clk0             ;
; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|pll                                                                ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1                                                        ; clk1             ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[12]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[12]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[0]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[0]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[1]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[1]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[2]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[2]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[3]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[3]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[4]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[4]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[5]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[5]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[6]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[6]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[7]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[7]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[8]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[8]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[9]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[9]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[10]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[10]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[11]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[11]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[12]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[12]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[11]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[11]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[11]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[11]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[10]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[10]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[9]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[9]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[9]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[9]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[8]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[8]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[7]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[7]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[7]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[7]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[6]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[6]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[6]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[6]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[5]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[5]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[5]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[5]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[4]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[4]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[4]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[4]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[3]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[3]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[3]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[3]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[2]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[2]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[2]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[2]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[1]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[1]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[0]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[0]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~37                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~37                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~38                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~38                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~38                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~39                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~40                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~40                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~40                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~41                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~42                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~42                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~42                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~43                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~44                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~44                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~44                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~45                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~46                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~46                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~46                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~47                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~48                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~48                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~48                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~49                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~50                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~50                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~50                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~51                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~52                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~52                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~52                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~53                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~54                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~54                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~54                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~55                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~56                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~56                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~56                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~57                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~58                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~58                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~58                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~59                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~60                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~60                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~60                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~61                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~62                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~62                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~62                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~63                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[30]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[30]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[15]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[15]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[16]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[16]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[17]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[17]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[18]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[18]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[19]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[19]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[20]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[20]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[21]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[21]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[22]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[22]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[29]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[29]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[27]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[27]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[28]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[28]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[30]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[30]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[23]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[23]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[24]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[24]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[25]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[25]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[26]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[26]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[13]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[13]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[14]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[14]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[29]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[29]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[28]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[28]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[27]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[27]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[26]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[26]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[25]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[25]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[24]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[24]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[23]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[23]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[22]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[22]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[21]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[21]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[20]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[20]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[19]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[19]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[18]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[18]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[17]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[17]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[16]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[16]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[15]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[15]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[14]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[14]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[13]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[13]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~80                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~80                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~80                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~81                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~82                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~82                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~82                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~83                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~84                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~84                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~84                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~85                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~86                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~86                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~86                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~87                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~88                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~88                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~88                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~89                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~90                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~90                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~90                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~91                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~92                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~92                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~92                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~93                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~94                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~94                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~94                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~95                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~96                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~96                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~96                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~97                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~98                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~98                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~98                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~99                                               ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~100                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~100                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~100                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~101                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~102                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~102                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~102                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~103                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~104                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~104                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~104                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~105                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~106                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~106                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~106                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~107                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~108                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~108                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~108                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~109                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~110                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~110                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~110                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~111                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~112                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~112                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~112                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~113                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~114                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~114                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~114                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~115                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[31]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout[31]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[31]                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[31]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~117                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~117                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~117                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~118                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[1]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[1]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[11]~2                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[11]~2                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]~1                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]~1                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]~0                                  ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~119                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~119                                              ; combout          ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[20] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[27] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[26] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[28] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[29] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[30] ; portbdataout1    ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[1]                         ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[1]                   ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[0]                         ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[0]                   ; regout           ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[21] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[31] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[22] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[23] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[12] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[24] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[18] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[19] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[16] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[17] ; portbdataout1    ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][2]~0                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][2]~0                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][2]~0                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][2]~1                                                                       ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][3]~2                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][3]~2                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][3]~2                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][3]~3                                                                       ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][4]~4                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][4]~4                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][4]~4                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][4]~5                                                                       ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][5]~6                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][5]~6                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][5]~6                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][5]~7                                                                       ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][6]~8                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][6]~8                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][6]~8                                                                             ; |ARM_System|armreduced:arm_cpu|PCNext[0][6]~9                                                                       ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][7]~10                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][7]~10                                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][7]~10                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][7]~11                                                                      ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][8]~12                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][8]~12                                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][8]~12                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][8]~13                                                                      ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][9]~14                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][9]~14                                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][9]~14                                                                            ; |ARM_System|armreduced:arm_cpu|PCNext[0][9]~15                                                                      ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][10]~16                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][10]~16                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][10]~16                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][10]~17                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][11]~18                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][11]~18                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][11]~18                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][11]~19                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][12]~20                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][12]~20                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][12]~20                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][12]~21                                                                     ; cout             ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[7]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[10] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11] ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[11] ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11 ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[25] ; portbdataout1    ;
; |ARM_System|TimerCounter:Timer|CounterR[0]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[0]                                                                          ; regout           ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]  ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[0]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[9]  ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[14] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[15] ; portbdataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13] ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[13] ; portbdataout1    ;
; |ARM_System|TimerCounter:Timer|CounterR[1]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[1]                                                                          ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[2]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[2]                                                                          ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[3]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[3]                                                                          ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[4]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[4]                                                                          ; regout           ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]  ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[4]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[8]  ; portbdataout1    ;
; |ARM_System|TimerCounter:Timer|CounterR[5]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[5]                                                                          ; regout           ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]  ; portadataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]  ; portadataout1    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]  ; portbdataout0    ;
; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5  ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6]  ; portbdataout1    ;
; |ARM_System|TimerCounter:Timer|CounterR[6]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[6]                                                                          ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[7]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[7]                                                                          ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[8]                                                                                ; |ARM_System|TimerCounter:Timer|CounterR[8]                                                                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][13]~22                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][13]~22                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][13]~22                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][13]~23                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][14]~24                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][14]~24                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][14]~24                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][14]~25                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][15]~26                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][15]~26                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][15]~26                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][15]~27                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][16]~28                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][16]~28                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][16]~28                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][16]~29                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][17]~30                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][17]~30                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][17]~30                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][17]~31                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][18]~32                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][18]~32                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][18]~32                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][18]~33                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][19]~34                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][19]~34                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][19]~34                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][19]~35                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][20]~36                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][20]~36                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][20]~36                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][20]~37                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][21]~38                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][21]~38                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][21]~38                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][21]~39                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][22]~40                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][22]~40                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][22]~40                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][22]~41                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][23]~42                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][23]~42                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][23]~42                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][23]~43                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][24]~44                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][24]~44                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][24]~44                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][24]~45                                                                     ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~46                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~46                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~48                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~48                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~52                                                                           ; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~52                                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[0]~32                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[0]~32                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[0]~32                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[0]~33                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[1]~34                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[1]~34                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[1]~34                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[1]~35                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[2]~36                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[2]~36                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[2]~36                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[2]~37                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[3]~38                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[3]~38                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[3]~38                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[3]~39                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[4]~40                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[4]~40                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[4]~40                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[4]~41                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[5]~42                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[5]~42                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[5]~42                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[5]~43                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[6]~44                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[6]~44                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[6]~44                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[6]~45                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[7]~46                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[7]~46                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[7]~46                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[7]~47                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[8]~48                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[8]~48                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[8]~48                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[8]~49                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[9]~50                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[9]~50                                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[9]~50                                                                             ; |ARM_System|TimerCounter:Timer|CounterR[9]~51                                                                       ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[10]~52                                                                            ; |ARM_System|TimerCounter:Timer|CounterR[10]~52                                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[31]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[31]                          ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~0                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal1~0                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[16]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[16]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[14]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[14]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[15]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[15]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[20]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[20]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]                          ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~2                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal1~2                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[22]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[22]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[25]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[25]                          ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~3                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal1~3                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[27]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[27]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[29]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[29]                          ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~4                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal1~4                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[13]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[13]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[0]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[0]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~0                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~0                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[0]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[0]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[1]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[1]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                           ; regout           ;
; |ARM_System|TimerCounter:Timer|Equal2~0                                                                                   ; |ARM_System|TimerCounter:Timer|Equal2~0                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                          ; regout           ;
; |ARM_System|GPIO:uGPIO|Equal0~0                                                                                           ; |ARM_System|GPIO:uGPIO|Equal0~0                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|Equal0~1                                                                                           ; |ARM_System|GPIO:uGPIO|Equal0~1                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[1]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[1]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~4                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~4                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~5                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~5                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[3]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[3]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~6                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~6                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[4]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[4]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~7                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~7                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[5]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[5]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~8                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~8                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[6]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[6]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R~9                                                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R~9                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|Equal1~0                                                                                           ; |ARM_System|GPIO:uGPIO|Equal1~0                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[0]~2                                                                                        ; |ARM_System|GPIO:uGPIO|HEX0_R[0]~2                                                                                  ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]~0                                                                                        ; |ARM_System|GPIO:uGPIO|HEX3_R[4]~0                                                                                  ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDR_R~1                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~1                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[7]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[7]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~2                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~2                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~3                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~3                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[9]                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[9]                        ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~4                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~4                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[10]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[10]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~5                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~5                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[11]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[11]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~6                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~6                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[12]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[12]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~7                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~7                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[13]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[13]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~8                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~8                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[14]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[14]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~9                                                                                           ; |ARM_System|GPIO:uGPIO|LEDR_R~9                                                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[15]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[15]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~10                                                                                          ; |ARM_System|GPIO:uGPIO|LEDR_R~10                                                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[16]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[16]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~11                                                                                          ; |ARM_System|GPIO:uGPIO|LEDR_R~11                                                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[17]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[17]                       ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R~12                                                                                          ; |ARM_System|GPIO:uGPIO|LEDR_R~12                                                                                    ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~0                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~0                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~2                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~2                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~3                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~3                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~4                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~4                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~5                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~5                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~6                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~6                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~7                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~7                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R~8                                                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R~8                                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnRX                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnRX                                                                    ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                                                   ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]                              ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]                              ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux1~0                                                           ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux1~0                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux2~0                                                           ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux2~0                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~0                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~0                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout                                ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~0                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~0                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout                                ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~10                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~10                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~11                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~11                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~12                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~12                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~13                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~13                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~14                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~14                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~15                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~15                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~16                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~16                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~17                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~17                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~18                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~18                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~19                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~19                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~20                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~20                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~1                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~1                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~21                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~21                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~22                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~22                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~23                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~23                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~24                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~24                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~25                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~25                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~26                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~26                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~27                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~27                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~28                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~28                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~29                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~29                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~30                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~30                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~2                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~2                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~3                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~3                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~4                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~4                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~5                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~5                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~31                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~31                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~32                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~32                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~33                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~33                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~34                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~34                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~35                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~35                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~36                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~36                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~6                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~6                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux2~1                                                           ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux2~1                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~26                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~26                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~7                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~7                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~37                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~37                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~38                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~38                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~39                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~39                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~40                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~40                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~41                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~41                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~8                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~8                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~27                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~27                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~9                                                                                     ; |ARM_System|armreduced:arm_cpu|comb~9                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~42                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~42                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~43                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~43                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~44                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~44                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~10                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~10                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~28                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~28                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~11                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~11                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~45                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~45                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~46                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~46                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~29                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~29                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~30                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~30                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~12                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~12                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~47                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~47                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~31                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~31                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~32                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~32                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~13                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~13                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~48                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~48                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~33                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~33                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~34                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~34                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~14                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~14                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~15                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~15                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~16                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~16                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~17                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~17                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~18                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~18                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~19                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~19                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~20                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~20                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~21                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~21                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~22                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~22                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[1]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[1]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~23                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~23                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~24                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~24                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[0]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[0]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~25                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~25                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~35                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~35                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~1                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~1                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[12]~2                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[12]~2                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[12]~3                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[12]~3                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~0                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~27                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~27                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~49                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~49                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~50                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~50                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~51                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~51                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~52                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~52                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~53                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~53                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~54                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~54                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~55                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~55                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~56                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~56                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~57                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~57                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~58                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~58                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~59                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~59                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~60                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~60                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~61                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~61                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~62                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~62                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~63                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~63                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~64                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~64                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~65                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~65                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~66                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~66                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~67                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~67                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~68                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~68                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~69                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~69                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~28                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~28                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[30]~4                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[30]~4                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~64                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~64                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~29                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~29                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~70                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~70                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~71                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~71                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~72                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~72                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~73                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~73                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~74                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~74                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~75                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~75                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~76                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~76                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~77                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~77                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~78                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~78                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~79                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~79                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~80                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~80                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~81                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~81                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~82                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~82                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~83                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~83                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~84                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~84                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~85                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~85                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~30                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~30                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~86                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~86                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~87                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~87                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~88                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~88                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~89                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~89                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~31                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~31                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~32                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~32                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~90                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~90                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~91                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~91                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~92                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~92                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~93                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~93                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~94                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~94                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~95                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~95                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~35                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~35                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~96                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~96                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~97                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~97                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~98                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~98                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~99                                                                              ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~99                                                                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~100                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~100                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~101                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~101                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~102                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~102                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~103                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~103                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~104                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~104                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~65                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~65                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~36                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~36                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~105                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~105                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~106                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~106                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~107                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~107                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~66                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~66                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~37                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~37                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~108                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~108                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~109                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~109                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~110                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~110                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~67                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~67                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~38                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~38                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~111                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~111                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~112                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~112                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~113                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~113                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~68                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~68                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~39                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~39                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~114                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~114                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~115                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~115                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~116                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~116                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~118                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~118                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~119                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~119                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~120                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~120                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~69                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~69                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~40                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~40                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~121                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~121                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~122                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~122                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~123                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~123                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~124                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~124                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~70                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~70                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~41                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~41                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~71                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~71                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~42                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~42                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~126                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~126                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~72                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~72                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~43                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~43                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~128                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~128                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~73                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~73                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~44                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~44                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~130                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~130                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~74                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~74                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~45                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~45                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~133                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~133                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~75                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~75                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~46                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~46                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~134                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~134                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~136                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~136                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~76                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~76                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~47                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~47                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~137                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~137                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~138                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~138                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~48                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~48                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~49                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~49                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~20                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~20                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~1                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~1                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~2                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~2                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~50                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~50                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~139                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~139                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~140                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~140                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~141                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~141                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~142                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~142                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~143                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~143                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~51                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~51                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|negative~0                                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|negative~0                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~116                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~116                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~21                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~21                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~3                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~3                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~4                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~4                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[16]~5                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[16]~5                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[16]~6                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[16]~6                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~5                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~5                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~8                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~8                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~9                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~9                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~6                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~6                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[14]~10                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[14]~10                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[14]~11                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[14]~11                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~7                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~7                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[15]~12                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[15]~12                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[15]~13                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[15]~13                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~8                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~8                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[18]~14                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[18]~14                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[18]~15                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[18]~15                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~9                                  ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~9                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~17                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~17                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~18                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~18                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~10                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~10                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[20]~19                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[20]~19                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[20]~20                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[20]~20                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~11                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~11                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~25                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~25                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[21]~21                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[21]~21                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[21]~22                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[21]~22                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~12                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~12                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[22]~23                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[22]~23                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[22]~24                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[22]~24                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~13                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~13                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~27                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~27                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[23]~25                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[23]~25                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[23]~26                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[23]~26                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~14                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~14                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~27                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~27                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~28                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[24]~28                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~15                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~15                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~61                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~61                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[25]~29                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[25]~29                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~29                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~29                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~16                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~16                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~17                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~17                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[26]~30                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[26]~30                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~18                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~18                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~19                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~19                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~63                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~63                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[27]~31                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[27]~31                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~31                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~31                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~20                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~20                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~21                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~21                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~32                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~32                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~22                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~22                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~23                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~23                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~33                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~33                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~24                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~24                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~25                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~25                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[13]~34                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[13]~34                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[13]~35                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[13]~35                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~26                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~26                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~65                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~65                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[5]~36                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[5]~36                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[5]~37                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[5]~37                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~27                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~27                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[2]~38                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[2]~38                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[2]~39                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[2]~39                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~28                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~28                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[3]~40                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[3]~40                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[3]~41                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[3]~41                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~29                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~29                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~66                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~66                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[8]~42                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[8]~42                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[8]~43                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[8]~43                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~30                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~30                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~67                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~67                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[9]~44                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[9]~44                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[9]~45                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[9]~45                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~31                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~31                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[0]~46                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[0]~46                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[0]~47                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[0]~47                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~32                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~32                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[1]~48                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[1]~48                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[1]~49                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[1]~49                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~33                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~33                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~68                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~68                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[6]~50                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[6]~50                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[6]~51                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[6]~51                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~34                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~34                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~69                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~69                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[7]~52                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[7]~52                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[7]~53                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[7]~53                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~35                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~35                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~33                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~33                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~70                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~70                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[10]~54                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[10]~54                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[10]~55                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[10]~55                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~36                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~36                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[11]~56                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[11]~56                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[11]~57                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[11]~57                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~37                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~37                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[4]~58                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[4]~58                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[4]~59                                                                  ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[4]~59                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~38                                 ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout~38                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~10                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~10                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~11                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~11                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~12                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~12                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~13                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~13                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~14                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~14                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~15                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~15                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~16                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~16                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~17                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~17                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~18                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~18                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~19                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~19                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~20                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~20                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~21                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~21                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~22                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~22                        ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~1                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~1                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~0                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~0                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~2                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~2                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[3]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[3]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add1~0                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add1~0                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add1~1                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add1~1                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal1~0                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal1~0                                                                   ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal1~1                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal1~1                                                                   ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~0                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~0                                                                   ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~3                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~3                                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[20]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[20]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[29]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[29]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[30]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[30]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[31]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[31]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~1                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~1                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemWrite~0                                                      ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemWrite~0                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd                          ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd                    ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|comb~0                                                            ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|comb~0                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~0                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~0                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[21]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[21]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[22]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[22]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[23]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[23]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[24]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[24]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|WideNor0~0                                                      ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|WideNor0~0                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[0]~0                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[0]~0                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[1]~1                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[1]~1                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[1]~2                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[1]~2                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[2]~3                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[2]~3                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[2]~4                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[2]~4                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[3]~5                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[3]~5                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[18]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[18]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~71                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~71                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[19]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[19]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~72                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~72                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~0                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~0                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~1                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~1                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[16]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[16]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~73                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~73                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~2                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~2                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~3                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~3                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[17]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[17]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~74                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~74                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~4                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~4                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~5                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~5                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~6                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~6                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~7                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~7                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~8                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~8                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~9                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~9                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|Equal0~0                                                        ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|Equal0~0                                                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc1~0                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc1~0                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[10]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[10]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|BL~0                                                            ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|BL~0                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[7]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[7]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~1                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~1                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~3                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~3                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[25]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[25]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc2~0                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc2~0                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[11]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[11]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[9]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[9]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[2]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[2]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~75                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~75                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[3]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[3]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[15]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[15]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~76                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~76                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[0]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[0]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~0                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~0                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~1                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~1                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[0]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[0]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~77                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~77                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~2                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~2                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~3                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~3                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[1]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[1]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13]                                    ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~78                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~78                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~4                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~4                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~5                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~5                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~6                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~6                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~7                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~7                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~8                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~8                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~9                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~9                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~10                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~10                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~11                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~11                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~12                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~12                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~13                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~13                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~14                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~14                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~15                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~15                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~16                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~16                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~17                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~17                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~18                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~18                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~19                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~19                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~20                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~20                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~21                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~21                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~22                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~22                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~24                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~24                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~25                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~25                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~26                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~26                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[2]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[2]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~27                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~27                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~28                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~28                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~29                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~29                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[3]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[3]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~30                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~30                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~31                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~31                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~32                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~32                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~33                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~33                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~34                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~34                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~35                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~35                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~36                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~36                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~37                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~37                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~38                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~38                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~39                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~39                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~40                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~40                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~41                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~41                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~42                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~42                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~43                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~43                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[4]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[4]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~44                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~44                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~45                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~45                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~46                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~46                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~47                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~47                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~48                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~48                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~49                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~49                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~50                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~50                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~51                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~51                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~52                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~52                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~53                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~53                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~54                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~54                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~55                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~55                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~56                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~56                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~57                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~57                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~58                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~58                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~59                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~59                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~60                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~60                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~61                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~61                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~62                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~62                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~63                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~63                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[6]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[6]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~64                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~64                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~65                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~65                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~66                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~66                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~67                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~67                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~68                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~68                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~69                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~69                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~70                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~70                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~71                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~71                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~72                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~72                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~73                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~73                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[7]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[7]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~74                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~74                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~75                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~75                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~76                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~76                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~77                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~77                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~78                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~78                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~79                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~79                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~80                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~80                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~81                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~81                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~82                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~82                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~83                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~83                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[8]                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[8]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~84                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~84                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~85                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~85                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~86                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~86                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~87                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~87                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~88                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~88                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~89                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~89                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~90                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~90                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~91                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~91                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~92                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~92                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~93                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~93                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~94                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~94                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~95                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~95                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~96                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~96                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~97                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~97                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~99                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~99                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~100                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~100                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~101                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~101                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~102                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~102                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~103                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~103                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~104                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~104                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~105                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~105                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~106                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~106                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~107                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~107                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~108                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~108                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~109                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~109                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~110                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~110                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~111                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~111                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~112                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~112                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~114                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~114                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~115                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~115                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~116                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~116                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~117                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~117                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~119                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~119                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~120                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~120                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~121                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~121                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~122                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~122                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~123                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~123                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~124                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~124                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~125                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~125                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~126                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~126                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~127                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~127                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~128                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~128                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~129                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~129                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~10                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~10                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~12                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~12                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~13                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~13                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~14                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~14                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~15                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~15                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~16                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~16                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~17                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~17                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~18                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~18                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~19                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~19                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~20                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~20                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~21                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~21                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~22                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~22                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~23                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~23                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~24                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~24                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~25                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~25                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~26                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~26                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~27                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~27                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~28                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~28                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~29                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~29                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~30                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~30                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~31                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~31                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~32                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~32                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~33                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~33                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~34                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~34                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~35                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~35                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~36                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~36                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~37                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~37                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~38                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~38                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~39                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~39                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|signextmux:Extend|Mux22~0                                                                  ; |ARM_System|armreduced:arm_cpu|signextmux:Extend|Mux22~0                                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~40                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~40                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~41                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~41                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~42                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~42                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~43                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~43                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~44                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~44                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~45                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~45                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~46                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~46                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~47                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~47                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~48                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~48                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~49                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~49                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[6]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[6]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~50                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~50                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~51                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~51                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~52                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~52                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~53                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~53                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~54                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~54                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~55                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~55                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~56                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~56                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~57                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~57                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~58                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~58                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~59                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~59                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[5]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[5]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~4                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~4                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~60                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~60                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~61                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~61                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~62                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~62                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~63                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~63                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~64                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~64                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~65                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~65                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~66                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~66                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~67                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~67                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~68                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~68                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~69                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~69                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[4]                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[4]                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~5                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~5                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~70                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~70                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~71                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~71                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~72                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~72                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~73                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~73                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~74                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~74                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~75                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~75                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~76                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~76                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~77                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~77                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~78                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~78                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~79                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~79                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~6                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~6                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~80                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~80                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~81                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~81                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~82                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~82                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~83                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~83                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~84                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~84                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~85                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~85                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~86                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~86                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~87                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~87                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~88                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~88                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~89                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~89                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~7                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~7                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~90                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~90                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~91                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~91                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~92                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~92                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~93                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~93                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~94                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~94                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~95                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~95                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~96                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~96                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~97                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~97                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~98                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~98                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~99                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~99                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~8                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~8                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~100                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~100                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~101                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~101                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~102                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~102                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~103                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~103                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~104                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~104                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~105                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~105                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~106                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~106                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~107                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~107                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~108                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~108                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~109                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~109                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~9                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~9                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~110                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~110                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~111                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~111                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~112                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~112                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~113                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~113                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~114                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~114                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~115                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~115                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~116                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~116                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~117                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~117                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~118                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~118                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~119                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~119                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~10                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~10                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~120                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~120                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~121                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~121                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~122                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~122                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~123                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~123                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~124                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~124                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~125                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~125                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~126                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~126                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~127                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~127                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~128                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~128                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~129                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~129                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~11                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~11                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|NZCVWrite~0                                                     ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|NZCVWrite~0                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]~0                                                     ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]~0                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~130                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~130                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~131                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~131                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~132                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~132                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~133                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~133                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~134                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~134                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~135                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~135                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~136                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~136                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~137                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~137                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~138                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~138                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~139                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~139                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~130                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~130                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~131                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~131                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~132                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~132                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~133                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~133                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~134                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~134                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~135                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~135                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~136                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~136                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~137                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~137                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[15]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[15]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~138                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~138                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~139                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~139                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~140                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~140                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~141                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~141                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~142                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~142                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~143                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~143                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~144                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~144                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~145                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~145                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~146                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~146                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~147                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~147                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[16]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[16]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~148                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~148                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~149                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~149                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~150                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~150                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~151                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~151                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~152                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~152                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~153                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~153                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~154                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~154                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~155                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~155                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~156                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~156                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~157                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~157                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[17]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[17]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~158                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~158                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~159                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~159                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~160                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~160                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~161                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~161                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~162                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~162                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~163                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~163                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~164                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~164                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~165                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~165                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~166                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~166                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~167                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~167                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[18]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[18]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~168                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~168                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~169                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~169                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~170                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~170                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~171                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~171                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~172                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~172                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~173                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~173                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~174                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~174                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~175                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~175                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~176                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~176                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~177                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~177                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[19]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[19]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~178                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~178                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~179                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~179                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~180                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~180                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~181                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~181                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~182                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~182                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~183                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~183                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~184                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~184                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~185                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~185                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~186                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~186                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~187                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~187                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[20]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[20]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~188                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~188                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~189                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~189                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~190                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~190                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~191                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~191                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~192                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~192                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~193                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~193                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~194                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~194                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~195                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~195                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~196                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~196                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~197                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~197                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[21]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[21]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~199                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~199                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~200                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~200                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~201                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~201                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~202                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~202                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~203                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~203                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~204                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~204                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~205                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~205                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~206                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~206                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~207                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~207                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[22]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[22]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~208                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~208                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~209                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~209                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~210                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~210                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~211                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~211                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~212                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~212                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~213                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~213                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~214                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~214                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~215                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~215                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~216                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~216                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~217                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~217                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~218                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~218                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~219                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~219                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~220                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~220                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~221                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~221                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~222                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~222                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~224                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~224                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~225                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~225                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~226                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~226                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~227                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~227                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~228                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~228                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~229                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~229                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~230                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~230                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~231                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~231                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~232                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~232                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~233                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~233                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~234                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~234                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~235                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~235                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~236                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~236                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~237                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~237                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[28]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[28]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~238                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~238                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~239                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~239                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~240                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~240                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~241                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~241                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~242                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~242                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~243                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~243                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~244                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~244                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~245                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~245                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~246                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~246                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~247                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~247                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~248                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~248                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~249                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~249                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~250                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~250                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~251                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~251                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~252                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~252                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~253                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~253                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~254                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~254                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~255                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~255                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~256                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~256                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~257                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~257                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[23]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[23]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~258                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~258                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~259                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~259                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[24]                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[24]                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~260                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~260                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~261                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~261                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~262                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~262                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~263                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~263                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~264                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~264                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~265                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~265                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~266                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~266                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~267                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~267                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[24]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[24]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~268                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~268                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~269                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~269                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~270                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~270                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~271                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~271                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~272                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~272                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~273                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~273                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~274                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~274                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~275                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~275                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~276                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~276                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~277                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~277                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[25]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[25]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~278                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~278                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~279                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~279                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~280                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~280                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~281                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~281                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~282                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~282                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~283                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~283                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~284                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~284                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~285                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~285                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~286                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~286                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~287                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~287                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[26]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[26]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~288                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~288                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~289                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~289                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~290                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~290                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~291                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~291                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~292                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~292                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~293                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~293                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~294                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~294                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~295                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~295                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~296                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~296                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~297                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~297                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[13]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[13]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~298                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~298                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~299                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~299                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~300                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~300                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~301                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~301                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~302                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~302                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~303                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~303                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~304                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~304                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~305                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~305                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~306                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~306                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~307                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~307                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[14]                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[14]                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~308                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~308                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~309                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~309                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~12                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~12                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~140                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~140                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~141                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~141                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~142                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~142                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~143                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~143                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~144                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~144                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~145                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~145                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~146                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~146                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~147                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~147                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~148                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~148                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~149                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~149                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~150                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~150                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~151                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~151                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~152                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~152                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~153                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~153                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~154                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~154                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~155                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~155                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~156                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~156                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~157                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~157                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~158                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~158                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~159                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~159                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~160                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~160                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~161                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~161                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~162                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~162                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~163                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~163                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~164                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~164                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~165                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~165                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~166                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~166                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~167                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~167                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~168                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~168                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~169                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~169                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~170                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~170                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~171                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~171                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~172                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~172                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~173                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~173                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~174                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~174                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~175                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~175                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~176                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~176                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~177                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~177                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~178                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~178                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~179                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~179                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~180                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~180                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~181                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~181                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~182                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~182                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~183                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~183                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~184                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~184                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~185                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~185                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~186                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~186                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~187                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~187                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~188                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~188                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~189                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~189                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~190                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~190                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~191                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~191                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~192                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~192                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~194                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~194                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~195                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~195                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~196                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~196                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~197                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~197                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~199                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~199                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~13                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~13                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~200                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~200                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~201                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~201                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~202                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~202                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~203                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~203                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~204                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~204                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~205                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~205                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~206                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~206                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~207                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~207                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~208                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~208                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~209                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~209                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~14                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~14                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~210                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~210                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~211                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~211                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~212                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~212                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~213                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~213                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~214                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~214                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~215                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~215                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~216                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~216                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~217                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~217                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~218                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~218                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~219                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~219                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~15                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~15                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~220                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~220                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~221                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~221                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~222                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~222                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~223                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~223                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~224                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~224                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~225                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~225                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~226                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~226                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~227                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~227                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~228                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~228                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~229                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~229                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~16                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~16                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~230                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~230                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~231                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~231                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~232                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~232                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~233                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~233                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~234                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~234                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~235                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~235                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~236                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~236                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~237                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~237                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~238                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~238                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~239                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~239                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~17                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~17                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~240                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~240                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~241                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~241                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~242                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~242                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~243                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~243                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~244                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~244                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~245                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~245                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~246                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~246                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~247                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~247                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~248                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~248                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~249                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~249                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~18                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~18                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~250                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~250                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~251                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~251                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~252                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~252                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~253                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~253                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~254                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~254                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~255                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~255                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~256                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~256                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~257                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~257                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~258                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~258                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~259                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~259                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~19                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~19                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~260                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~260                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~261                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~261                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~262                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~262                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~263                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~263                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~264                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~264                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~265                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~265                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~266                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~266                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~267                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~267                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~268                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~268                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~269                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~269                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~20                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~20                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~270                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~270                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~271                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~271                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~272                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~272                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~273                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~273                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~274                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~274                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~275                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~275                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~276                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~276                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~277                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~277                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~278                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~278                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~279                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~279                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~21                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~21                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~280                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~280                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~281                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~281                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~282                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~282                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~283                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~283                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~284                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~284                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~285                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~285                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~286                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~286                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~287                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~287                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~288                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~288                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~289                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~289                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~22                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~22                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~290                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~290                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~291                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~291                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~292                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~292                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~293                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~293                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~294                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~294                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~295                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~295                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~296                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~296                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~297                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~297                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~298                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~298                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~299                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~299                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~23                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~23                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~300                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~300                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~301                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~301                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~302                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~302                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~303                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~303                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~304                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~304                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~305                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~305                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~306                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~306                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~307                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~307                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~308                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~308                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~309                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~309                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~24                                    ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout~24                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~310                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~310                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~311                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~311                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~312                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~312                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~313                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~313                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~314                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~314                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~315                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~315                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~316                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~316                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~317                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~317                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~318                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~318                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~319                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~319                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~310                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~310                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~311                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~311                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~312                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~312                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~313                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~313                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~314                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~314                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~315                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~315                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~316                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~316                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~317                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~317                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~318                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~318                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~319                                   ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~319                             ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~0                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~0                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~1                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~1                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~2                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~2                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[3]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[3]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal0~0                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal0~0                                                                   ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[4]                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[4]                                                                   ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~0                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~0                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal0~1                                                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal0~1                                                                   ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|ClkDiv33~0                                                                       ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|ClkDiv33~0                                                                 ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~3                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt10~3                                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd                          ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd                    ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~0                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~0                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~79                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~79                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout                               ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~0                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~0                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~1                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~1                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~2                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~2                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~3                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~3                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~4                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~4                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout                             ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]                               ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]                               ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~5                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~5                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~6                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~6                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]                               ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]                               ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~7                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~7                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~8                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~8                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~9                                                ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~9                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]                               ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]                               ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~10                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~10                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~11                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~11                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]                               ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]                               ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~12                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~12                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~13                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~13                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~14                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~14                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~15                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~15                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]~1                                  ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]~1                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14]~2                                  ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14]~2                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]~3                                  ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]~3                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~4                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~4                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]~1                                                     ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]~1                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]~2                                                     ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]~2                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~5                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~5                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~6                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~6                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~7                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~7                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~8                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~8                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd~0                        ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd~0                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd~1                        ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isDataHzrd~1                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~16                                               ; |ARM_System|armreduced:arm_cpu|newHazardUnit:HazardUnit|dataHzrdDetected~16                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd~2                        ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd~2                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~9                                      ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~9                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~10                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~10                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~11                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~11                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~12                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~12                               ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal2~1                                                                                   ; |ARM_System|TimerCounter:Timer|Equal2~1                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|Equal0~2                                                                                           ; |ARM_System|GPIO:uGPIO|Equal0~2                                                                                     ; combout          ;
; |ARM_System|GPIO:uGPIO|Equal0~3                                                                                           ; |ARM_System|GPIO:uGPIO|Equal0~3                                                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal2~2                                                                                   ; |ARM_System|TimerCounter:Timer|Equal2~2                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~83                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~83                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~84                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~84                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout                             ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~85                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~85                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[12]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[12]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~86                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~86                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~0                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~0                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~0                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~0                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]~0                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]~0                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~13                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~13                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~1                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~1                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]~0                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]~0                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~14                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~14                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~2                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~2                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[3]~0                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[3]~0                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~3                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~3                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[23]~0                                 ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[23]~0                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~15                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~15                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~4                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~4                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]~0                                  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~6                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~6                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]~0                                  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|BL~1                                                            ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|BL~1                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~0                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~0                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]~1                                 ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]~1                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~16                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~16                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~8                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~8                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~9                                ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~9                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]~0                                   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]~0                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~10                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~10                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[25]~1                                  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[25]~1                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~11                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~11                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]~0                                  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~12                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~12                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]~0                                  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~14                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~14                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~15                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~15                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout                                  ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout                            ; regout           ;
; |ARM_System|armreduced:arm_cpu|Add0~2                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~2                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~3                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~3                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~4                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~4                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~16                               ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~16                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~5                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~5                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~17                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~17                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~18                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~18                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~19                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~19                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~20                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~20                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~21                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~21                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[0]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[0]                           ; regout           ;
; |ARM_System|TimerCounter:Timer|Equal3~0                                                                                   ; |ARM_System|TimerCounter:Timer|Equal3~0                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~87                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~87                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~92                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~92                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~93                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~93                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~94                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~94                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~2                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~2                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~22                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~22                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~23                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~23                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~24                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~24                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~25                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~25                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~26                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~26                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~27                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~27                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~2                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~2                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~28                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~28                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~29                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~29                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~30                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~30                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~95                                                                                    ; |ARM_System|armreduced:arm_cpu|comb~95                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~102                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~102                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~103                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~103                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~104                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~104                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~105                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~105                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~106                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~106                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[1]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[1]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~4                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~4                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~3                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~3                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~4                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~4                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~2                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~2                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~3                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~3                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~108                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~108                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~109                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~109                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~110                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~110                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~111                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~111                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~112                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~112                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[2]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[2]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~5                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~5                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~6                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~6                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~5                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~5                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~6                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~6                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~6                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~6                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~7                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~7                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~8                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~8                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~9                                                                                     ; |ARM_System|armreduced:arm_cpu|Add0~9                                                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~114                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~114                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~115                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~115                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~116                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~116                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~117                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~117                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~118                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~118                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[3]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[3]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~7                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~7                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~8                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~8                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~7                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~7                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~8                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~8                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~10                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~10                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~11                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~11                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~12                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~12                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~120                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~120                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~123                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~123                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~124                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~124                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[4]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[4]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~126                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~126                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~127                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~127                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~128                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~128                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~9                                      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~9                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~9                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~9                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~10                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~10                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~13                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~13                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~14                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~14                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~15                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~15                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~16                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~16                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~129                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~129                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~130                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~130                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[5]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[5]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~131                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~131                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~132                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~132                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~10                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~10                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~11                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~11                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~17                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~17                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~18                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~18                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~133                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~133                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~134                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~134                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[6]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[6]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~135                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~135                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~136                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~136                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~11                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~12                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~12                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~19                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~19                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~20                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~20                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~137                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~137                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~138                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~138                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[7]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[7]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~139                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~139                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~140                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~140                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~12                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~12                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~13                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~13                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~21                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~21                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~22                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~22                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~142                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~142                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~143                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~143                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[8]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[8]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~144                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~144                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~13                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~13                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~14                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~14                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~23                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~23                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~24                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~24                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~146                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~146                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~147                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~147                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[9]                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[9]                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~148                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~148                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~14                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~14                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~15                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~15                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~25                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~25                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~26                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~26                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~150                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~150                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~151                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~151                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[10]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[10]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~152                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~152                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~15                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~15                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~16                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~16                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~27                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~27                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~28                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~28                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~154                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~154                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~155                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~155                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[11]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[11]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~156                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~156                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~16                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~16                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~17                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~17                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~29                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~29                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~30                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~30                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~31                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~31                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~32                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~32                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~33                                     ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout~33                               ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~0                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~0                                                                           ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~1                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~1                                                                           ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~2                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~2                                                                           ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~3                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~3                                                                           ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~4                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~4                                                                           ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal0~5                                                                                 ; |ARM_System|Addr_Decoder:Decoder|Equal0~5                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~158                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~158                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[30]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[30]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~159                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~159                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~160                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~160                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~17                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~17                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~18                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~18                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~31                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~31                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~32                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~32                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~163                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~163                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~164                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~164                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[15]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[15]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~165                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~165                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~18                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~18                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~19                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~19                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~34                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~34                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~35                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~35                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~167                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~167                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~168                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~168                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[16]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[16]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~169                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~169                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~19                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~19                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~20                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~20                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~36                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~36                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~37                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~37                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~171                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~171                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~172                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~172                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[17]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[17]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~173                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~173                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~20                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~20                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~21                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~21                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~38                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~38                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~39                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~39                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~174                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~174                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[18]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[18]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~175                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~175                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~176                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~176                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~21                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~21                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~22                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~22                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~40                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~40                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~41                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~41                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~177                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~177                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[19]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[19]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~178                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~178                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~179                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~179                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~22                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~22                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~23                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~23                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~42                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~42                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~43                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~43                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~180                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~180                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[20]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[20]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~181                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~181                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~182                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~182                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~23                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~23                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~24                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~24                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~44                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~44                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~45                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~45                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~183                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~183                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[21]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[21]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~184                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~184                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~185                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~185                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~24                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~24                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~25                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~25                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~46                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~46                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~47                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~47                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~186                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~186                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[22]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[22]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~187                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~187                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~188                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~188                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~25                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~25                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~26                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~26                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~48                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~48                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~49                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~49                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~50                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~50                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~189                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~189                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[29]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[29]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~190                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~190                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~191                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~191                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~26                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~26                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~27                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~27                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~60                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~60                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~61                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[29]~61                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~192                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~192                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[27]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[27]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~193                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~193                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~194                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~194                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~27                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~27                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~28                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~28                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~56                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~56                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~195                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~195                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[28]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[28]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~196                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~196                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~197                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~197                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~28                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~28                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~29                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~29                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~58                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~58                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~59                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~59                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~62                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~62                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~63                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[28]~63                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~60                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~60                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~198                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~198                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[23]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[23]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~199                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~199                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~200                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~200                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~29                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~29                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~30                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~30                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~61                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~61                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~62                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~62                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~201                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~201                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[24]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[24]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~202                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~202                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~203                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~203                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~30                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~30                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~31                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~31                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~63                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~63                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~64                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~64                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~204                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~204                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[25]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[25]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~205                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~205                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~206                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~206                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~31                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~31                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~32                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~32                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~65                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~65                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~66                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~66                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~67                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~67                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~207                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~207                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[26]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[26]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~208                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~208                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~209                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~209                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~32                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~32                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~33                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~33                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~68                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~68                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~69                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~69                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[26]~64                                                                 ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[26]~64                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~70                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~70                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~211                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~211                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~212                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~212                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[13]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[13]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~213                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~213                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~33                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~33                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~34                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~34                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~71                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~71                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~72                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~72                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~215                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~215                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~216                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~216                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[14]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[14]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~217                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~217                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~34                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~34                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~35                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~35                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~73                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~73                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~74                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~74                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~218                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~218                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[31]                                ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[31]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~219                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~219                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~220                                                                                   ; |ARM_System|armreduced:arm_cpu|comb~220                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~35                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~35                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~36                                    ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout~36                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~77                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~77                                                                              ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~0                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~0                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~1                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~1                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~1                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~1                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~2                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~2                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~3                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~3                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~4                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~4                                                                    ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~2                                                                           ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add0~2                                                                     ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~5                                                                          ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33~5                                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[20]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[20]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|RegWrite~0                                                      ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|RegWrite~0                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[27]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[27]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[26]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[26]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[28]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[28]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[29]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[29]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[30]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[30]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[31]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[31]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut~0                          ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut~0                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut~1                          ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut~1                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[21]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[21]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[23]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[23]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                       ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR~0                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~0                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout                                ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~0                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~0                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[18]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[18]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                             ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~1                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~1                            ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~0                                                                                   ; |ARM_System|TimerCounter:Timer|Equal0~0                                                                             ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~1                                                                                   ; |ARM_System|TimerCounter:Timer|Equal0~1                                                                             ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~2                                                                                   ; |ARM_System|TimerCounter:Timer|Equal0~2                                                                             ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~3                                                                                   ; |ARM_System|TimerCounter:Timer|Equal0~3                                                                             ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~4                                                                                   ; |ARM_System|TimerCounter:Timer|Equal0~4                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~2                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~2                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~5                                                                                         ; |ARM_System|miniUART:UART|CSReg~5                                                                                   ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~3                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~3                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~4                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~4                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~5                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~5                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~6                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~6                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~7                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~7                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~8                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~8                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~9                                  ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~9                            ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~2                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~2                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~10                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~10                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~3                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~3                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~11                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~11                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~4                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~4                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~12                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~12                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~5                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~5                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~13                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~13                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~6                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~6                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~14                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~14                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~7                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~7                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~15                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~15                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~8                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~8                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~16                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~16                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~9                                                                                 ; |ARM_System|TimerCounter:Timer|CompareR~9                                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~17                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~17                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~10                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~10                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~18                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~18                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~11                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~11                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~19                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~19                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~12                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~12                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~20                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~20                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~13                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~13                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~21                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~21                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~14                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~14                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~22                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~22                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~15                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~15                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~23                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~23                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~16                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~16                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~24                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~24                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~17                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~17                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~25                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~25                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~18                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~18                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~26                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~26                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~19                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~19                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~27                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~27                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~20                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~20                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~28                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~28                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~21                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~21                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~29                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~29                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~22                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~22                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~30                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~30                           ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR~23                                                                                ; |ARM_System|TimerCounter:Timer|CompareR~23                                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~31                                 ; |ARM_System|armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout~31                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~23                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~23                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~24                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~24                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~25                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~25                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~26                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~26                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~27                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~27                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~28                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~28                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~29                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~29                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~30                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~30                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~31                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~31                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~32                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~32                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~33                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~33                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~2                                                       ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead~2                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~34                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~34                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~35                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~35                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~36                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~36                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~121                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~121                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~122                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~122                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~123                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~123                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~124                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~124                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~125                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~125                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~126                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~126                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~127                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~127                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~128                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~128                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~129                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~129                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~145                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~145                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~146                                                                             ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~146                                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~130                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~130                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~131                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~131                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~132                                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~132                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~37                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~37                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~34                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~34                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~35                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~35                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~36                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~36                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~37                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~37                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~38                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~38                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~39                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~39                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~40                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~40                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~41                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~41                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~42                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~42                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~43                                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~43                                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~38                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~38                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~39                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~39                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~40                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~40                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~41                              ; |ARM_System|armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout~41                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~4                                     ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout~4                               ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~78                                                                                    ; |ARM_System|armreduced:arm_cpu|Add0~78                                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd~3                        ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|isCtrlHzrd~3                  ; combout          ;
; |ARM_System|CLOCK_27                                                                                                      ; |ARM_System|CLOCK_27~corein                                                                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|comb~0clkctrl                                                     ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|comb~0clkctrl                                               ; outclk           ;
; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl                                                      ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl                                                ; outclk           ;
; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl                                                      ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl                                                ; outclk           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[0]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[0]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[0]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX1_R[0]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[0]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX2_R[0]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX4_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX4_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDR_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDR_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX1_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX2_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX0_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX0_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX1_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX2_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX5_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX5_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX6_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[3]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[3]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX4_R[3]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX4_R[3]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDR_R[3]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDR_R[3]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[3]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX0_R[3]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[4]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[4]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX1_R[4]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[4]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX2_R[4]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX5_R[4]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX5_R[4]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX6_R[4]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[5]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX1_R[5]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[5]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX2_R[5]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[5]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX0_R[5]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX5_R[5]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX5_R[5]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[5]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX6_R[5]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[6]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX3_R[6]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[6]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[6]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX4_R[6]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX4_R[6]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[1]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[1]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[2]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[2]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[3]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[3]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[7]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[7]~feeder                                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[8]~feeder                                                                                   ; |ARM_System|GPIO:uGPIO|LEDG_R[8]~feeder                                                                             ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]~feeder                              ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]~feeder                        ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[0]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[0]                                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[12]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[25]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[24]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[23]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[22]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[21]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[20]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[19]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[18]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[17]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[16]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[15]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[14]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[13]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[31]      ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[12]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[12]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|StatusR[0]                                                    ; |ARM_System|TimerCounter:Timer|StatusR[0]                                                    ; regout           ;
; |ARM_System|miniUART:UART|CSReg[0]                                                           ; |ARM_System|miniUART:UART|CSReg[0]                                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[1]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[1]                                                        ; regout           ;
; |ARM_System|miniUART:UART|CSReg[1]                                                           ; |ARM_System|miniUART:UART|CSReg[1]                                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[2]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[2]                                                        ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[3]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[3]                                                        ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[10]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[10]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[11]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[11]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[30]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[30]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~46                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~47                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~48                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~49                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~51                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~52                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~53                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~55                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~57                                              ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[15]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[15]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[16]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[16]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[17]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[17]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[18]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[18]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[19]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[19]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[20]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[20]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[21]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[21]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[22]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[22]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[29]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[29]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[27]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[27]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[28]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[28]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[23]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[23]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[24]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[24]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[25]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[25]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[26]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[26]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[13]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[13]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[14]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[14]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[31]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[31]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][31]~58                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][31]~58                                              ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[10]~52                                               ; |ARM_System|TimerCounter:Timer|CounterR[10]~53                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; |ARM_System|TimerCounter:Timer|CounterR[11]~55                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; |ARM_System|TimerCounter:Timer|CounterR[12]~57                                               ; cout             ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy                                               ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start                                                 ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start                                                 ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[0]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[0]                                             ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; |ARM_System|TimerCounter:Timer|CounterR[13]~59                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; |ARM_System|TimerCounter:Timer|CounterR[14]~61                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; |ARM_System|TimerCounter:Timer|CounterR[15]~63                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; |ARM_System|TimerCounter:Timer|CounterR[16]~65                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; |ARM_System|TimerCounter:Timer|CounterR[17]~67                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; |ARM_System|TimerCounter:Timer|CounterR[18]~69                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; |ARM_System|TimerCounter:Timer|CounterR[19]~71                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; |ARM_System|TimerCounter:Timer|CounterR[20]~73                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; |ARM_System|TimerCounter:Timer|CounterR[21]~75                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; |ARM_System|TimerCounter:Timer|CounterR[22]~77                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; |ARM_System|TimerCounter:Timer|CounterR[23]~79                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; |ARM_System|TimerCounter:Timer|CounterR[24]~81                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; |ARM_System|TimerCounter:Timer|CounterR[25]~83                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; |ARM_System|TimerCounter:Timer|CounterR[26]~85                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; |ARM_System|TimerCounter:Timer|CounterR[27]~87                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; |ARM_System|TimerCounter:Timer|CounterR[28]~89                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; |ARM_System|TimerCounter:Timer|CounterR[29]~91                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; |ARM_System|TimerCounter:Timer|CounterR[30]~93                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[31]~94                                               ; |ARM_System|TimerCounter:Timer|CounterR[31]~94                                               ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[0]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[1]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[2]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[3]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[4]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[5]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[6]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[7]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[7]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[8]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[8]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[9]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[9]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[10]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[10]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[11]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[11]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[12]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[12]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[13]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[13]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[14]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[14]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[15]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[15]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[16]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[16]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[17]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[17]                                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnTX                                             ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnTX                                             ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~1                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~1                                                    ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~5                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~5                                                    ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal2~0                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal2~0                                                    ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~2                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~2                                                 ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~3                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~3                                                 ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~4                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~4                                                 ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal3~0                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal3~0                                                    ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~1                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~1                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~2                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~2                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~3                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~3                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]~0                                                           ; |ARM_System|GPIO:uGPIO|HEX6_R[4]~0                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]~1                                                           ; |ARM_System|GPIO:uGPIO|HEX6_R[4]~1                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX5_R[0]~0                                                           ; |ARM_System|GPIO:uGPIO|HEX5_R[0]~0                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX4_R[6]~0                                                           ; |ARM_System|GPIO:uGPIO|HEX4_R[6]~0                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]~1                                                           ; |ARM_System|GPIO:uGPIO|HEX3_R[4]~1                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]~2                                                           ; |ARM_System|GPIO:uGPIO|HEX3_R[4]~2                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX2_R[1]~0                                                           ; |ARM_System|GPIO:uGPIO|HEX2_R[1]~0                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDR_R[14]~0                                                          ; |ARM_System|GPIO:uGPIO|LEDR_R[14]~0                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|LEDG_R[2]~1                                                           ; |ARM_System|GPIO:uGPIO|LEDG_R[2]~1                                                           ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[2]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[2]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~0                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~0                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~0                                              ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~0                                              ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[4]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[4]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~1                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~1                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~2                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~2                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux0~0                              ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux0~0                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; regout           ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~8                                                  ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~8                                                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~9                                                  ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~9                                                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~25                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~25                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                          ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~26                                                       ; |ARM_System|armreduced:arm_cpu|comb~26                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~33                                                       ; |ARM_System|armreduced:arm_cpu|comb~33                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~34                                                       ; |ARM_System|armreduced:arm_cpu|comb~34                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~117                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~117                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~125                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~125                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~127                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~127                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~129                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~129                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~131                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~131                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~132                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~132                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~135                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~135                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~77                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~77                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~78                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~78                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~79                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~79                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~22                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~22                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~52                                                       ; |ARM_System|armreduced:arm_cpu|comb~52                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~7                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~7                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~53                                                       ; |ARM_System|armreduced:arm_cpu|comb~53                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~54                                                       ; |ARM_System|armreduced:arm_cpu|comb~54                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~23                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~23                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~55                                                       ; |ARM_System|armreduced:arm_cpu|comb~55                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~16                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~16                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~24                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~24                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~56                                                       ; |ARM_System|armreduced:arm_cpu|comb~56                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~57                                                       ; |ARM_System|armreduced:arm_cpu|comb~57                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~26                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~26                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~58                                                       ; |ARM_System|armreduced:arm_cpu|comb~58                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~59                                                       ; |ARM_System|armreduced:arm_cpu|comb~59                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~28                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~28                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~60                                                       ; |ARM_System|armreduced:arm_cpu|comb~60                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~62                                                       ; |ARM_System|armreduced:arm_cpu|comb~62                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~30                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~30                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~64                                                       ; |ARM_System|armreduced:arm_cpu|comb~64                                                       ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~0                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~0                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~1                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~1                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|Mux4~0                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|Mux4~0                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt~0                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt~0                                              ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~1                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~1                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~2                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~2                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[1]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[1]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|WideOr0~0                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|WideOr0~0                                             ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~2                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~2                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~3                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~3                                             ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~3                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~3                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~4                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~4                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~5                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~5                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~6                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~6                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|Add0~0                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|Add0~0                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~7                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~7                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~32                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~32                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~144                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~144                                                ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~0                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~0                                         ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~1                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~1                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~4                                             ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~4                                             ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~1                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~1                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                          ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[28]       ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~0                          ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~0                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[8]        ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~23       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~23       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~98       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~98       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~113      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~113      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~118      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~118      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~11       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~11       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~198      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~198      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~223      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~223      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~193      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~193      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~198      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~198      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[31]      ; regout           ;
; |ARM_System|miniUART:UART|Load                                                               ; |ARM_System|miniUART:UART|Load                                                               ; combout          ;
; |ARM_System|miniUART:UART|TxData[0]~0                                                        ; |ARM_System|miniUART:UART|TxData[0]~0                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]~0                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]~0                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[1]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[1]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[2]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[2]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~4                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~4                                                ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                            ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~6                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~6                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~80                                                       ; |ARM_System|armreduced:arm_cpu|comb~80                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[12]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[12]                                                        ; regout           ;
; |ARM_System|GPIO:uGPIO|Equal1~1                                                              ; |ARM_System|GPIO:uGPIO|Equal1~1                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~81                                                       ; |ARM_System|armreduced:arm_cpu|comb~81                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~82                                                       ; |ARM_System|armreduced:arm_cpu|comb~82                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~5   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~5   ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]~0      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]~0      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~7   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~7   ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]~0      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]~0      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~13  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~13  ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]~0      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]~0      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]~0      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]~0      ; combout          ;
; |ARM_System|TimerCounter:Timer|always3~0                                                     ; |ARM_System|TimerCounter:Timer|always3~0                                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~88                                                       ; |ARM_System|armreduced:arm_cpu|comb~88                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~89                                                       ; |ARM_System|armreduced:arm_cpu|comb~89                                                       ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]                                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~90                                                       ; |ARM_System|armreduced:arm_cpu|comb~90                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~91                                                       ; |ARM_System|armreduced:arm_cpu|comb~91                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[0]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[0]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~96                                                       ; |ARM_System|armreduced:arm_cpu|comb~96                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~97                                                       ; |ARM_System|armreduced:arm_cpu|comb~97                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~98                                                       ; |ARM_System|armreduced:arm_cpu|comb~98                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[1]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[1]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~99                                                       ; |ARM_System|armreduced:arm_cpu|comb~99                                                       ; combout          ;
; |ARM_System|miniUART:UART|always1~0                                                          ; |ARM_System|miniUART:UART|always1~0                                                          ; combout          ;
; |ARM_System|miniUART:UART|always1~1                                                          ; |ARM_System|miniUART:UART|always1~1                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~100                                                      ; |ARM_System|armreduced:arm_cpu|comb~100                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~101                                                      ; |ARM_System|armreduced:arm_cpu|comb~101                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[1]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[1]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[2]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[2]                                                         ; regout           ;
; |ARM_System|miniUART:UART|CSReg[2]                                                           ; |ARM_System|miniUART:UART|CSReg[2]                                                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~107                                                      ; |ARM_System|armreduced:arm_cpu|comb~107                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[2]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[2]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[3]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[3]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~113                                                      ; |ARM_System|armreduced:arm_cpu|comb~113                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[3]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[3]                                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~119                                                      ; |ARM_System|armreduced:arm_cpu|comb~119                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[4]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[4]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[4]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[4]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~121                                                      ; |ARM_System|armreduced:arm_cpu|comb~121                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~122                                                      ; |ARM_System|armreduced:arm_cpu|comb~122                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~125                                                      ; |ARM_System|armreduced:arm_cpu|comb~125                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[5]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[5]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[5]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[5]                                                         ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[6]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[6]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[6]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[6]                                                         ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[7]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[7]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[7]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[7]                                                         ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[8]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[8]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~141                                                      ; |ARM_System|armreduced:arm_cpu|comb~141                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[9]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[9]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~145                                                      ; |ARM_System|armreduced:arm_cpu|comb~145                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[10]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[10]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~149                                                      ; |ARM_System|armreduced:arm_cpu|comb~149                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[11]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[11]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~153                                                      ; |ARM_System|armreduced:arm_cpu|comb~153                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~157                                                      ; |ARM_System|armreduced:arm_cpu|comb~157                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~161                                                      ; |ARM_System|armreduced:arm_cpu|comb~161                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~33                                                       ; |ARM_System|armreduced:arm_cpu|Add0~33                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[15]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[15]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~162                                                      ; |ARM_System|armreduced:arm_cpu|comb~162                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[16]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[16]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~166                                                      ; |ARM_System|armreduced:arm_cpu|comb~166                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[17]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[17]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~170                                                      ; |ARM_System|armreduced:arm_cpu|comb~170                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~51                                                       ; |ARM_System|armreduced:arm_cpu|Add0~51                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~52                                                       ; |ARM_System|armreduced:arm_cpu|Add0~52                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~53                                                       ; |ARM_System|armreduced:arm_cpu|Add0~53                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~54                                                       ; |ARM_System|armreduced:arm_cpu|Add0~54                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~55                                                       ; |ARM_System|armreduced:arm_cpu|Add0~55                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~57                                                       ; |ARM_System|armreduced:arm_cpu|Add0~57                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[13]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[13]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~210                                                      ; |ARM_System|armreduced:arm_cpu|comb~210                                                      ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[14]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[14]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~214                                                      ; |ARM_System|armreduced:arm_cpu|comb~214                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~75                                                       ; |ARM_System|armreduced:arm_cpu|Add0~75                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~76                                                       ; |ARM_System|armreduced:arm_cpu|Add0~76                                                       ; combout          ;
; |ARM_System|miniUART:UART|TxData[1]~1                                                        ; |ARM_System|miniUART:UART|TxData[1]~1                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[2]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[2]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[3]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[3]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~5                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~5                                                ; combout          ;
; |ARM_System|TimerCounter:Timer|always2~0                                                     ; |ARM_System|TimerCounter:Timer|always2~0                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[4]~1                                                 ; |ARM_System|TimerCounter:Timer|CompareR[4]~1                                                 ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~1                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~1                                                          ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~5                                                      ; |ARM_System|TimerCounter:Timer|Equal0~5                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~6                                                      ; |ARM_System|TimerCounter:Timer|Equal0~6                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~7                                                      ; |ARM_System|TimerCounter:Timer|Equal0~7                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~8                                                      ; |ARM_System|TimerCounter:Timer|Equal0~8                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~9                                                      ; |ARM_System|TimerCounter:Timer|Equal0~9                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~10                                                     ; |ARM_System|TimerCounter:Timer|Equal0~10                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~11                                                     ; |ARM_System|TimerCounter:Timer|Equal0~11                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~12                                                     ; |ARM_System|TimerCounter:Timer|Equal0~12                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~13                                                     ; |ARM_System|TimerCounter:Timer|Equal0~13                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~14                                                     ; |ARM_System|TimerCounter:Timer|Equal0~14                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~15                                                     ; |ARM_System|TimerCounter:Timer|Equal0~15                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~16                                                     ; |ARM_System|TimerCounter:Timer|Equal0~16                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~17                                                     ; |ARM_System|TimerCounter:Timer|Equal0~17                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~18                                                     ; |ARM_System|TimerCounter:Timer|Equal0~18                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~19                                                     ; |ARM_System|TimerCounter:Timer|Equal0~19                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|Equal0~20                                                     ; |ARM_System|TimerCounter:Timer|Equal0~20                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|StatusR~0                                                     ; |ARM_System|TimerCounter:Timer|StatusR~0                                                     ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|outErr                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|outErr                                                ; regout           ;
; |ARM_System|miniUART:UART|CSReg~2                                                            ; |ARM_System|miniUART:UART|CSReg~2                                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~3                                                            ; |ARM_System|miniUART:UART|CSReg~3                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Equal1~0                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|Equal1~0                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~0                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~0                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~1                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~1                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~1                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~1                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~2                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~2                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~3                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~3                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|always0~0                                                             ; |ARM_System|GPIO:uGPIO|always0~0                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~0                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~0                                                         ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr                                              ; regout           ;
; |ARM_System|miniUART:UART|CSReg~4                                                            ; |ARM_System|miniUART:UART|CSReg~4                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[1]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~2                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~2                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~4                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~4                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~1                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~1                                                         ; combout          ;
; |ARM_System|miniUART:UART|StatM~0                                                            ; |ARM_System|miniUART:UART|StatM~0                                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~6                                                            ; |ARM_System|miniUART:UART|CSReg~6                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[2]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~3                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~3                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~5                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~5                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~2                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~2                                                         ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[3]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~4                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~4                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[4]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[4]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~5                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~5                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~6                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~6                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[5]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[5]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~6                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~6                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~7                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~7                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[6]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[6]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~7                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~7                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~8                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~8                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[7]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[7]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~8                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~8                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~9                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~9                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~10                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~10                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~11                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~11                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~12                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~12                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~13                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~13                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~14                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~14                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~15                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~15                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~16                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~16                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~17                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~17                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~18                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~18                                                         ; combout          ;
; |ARM_System|miniUART:UART|TxData[2]~2                                                        ; |ARM_System|miniUART:UART|TxData[2]~2                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[3]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[3]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[4]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[4]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~6                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~6                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~22                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~2                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~2                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~9                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~9                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr3~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr3~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]~0                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]~0                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr1~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr1~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~1                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~1                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]~3                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]~3                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD                                                ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~0                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~0                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~1                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~1                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~2                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~2                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~3                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~3                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~4                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~4                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~5                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~5                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~6                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~6                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~7                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~7                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~8                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~8                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~9                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~9                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~10                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~10                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~11                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~11                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~12                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~12                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add0~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add0~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~13                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~13                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~22                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg~1                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg~1                                              ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~22                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[3]~3                                                        ; |ARM_System|miniUART:UART|TxData[3]~3                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[4]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[4]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[5]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[5]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~7                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~7                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~23                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~0                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~0                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~1                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~1                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~2                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~2                                              ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~23                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[4]~4                                                        ; |ARM_System|miniUART:UART|TxData[4]~4                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[5]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[5]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[6]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[6]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~8                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~8                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~24                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[5]~5                                                        ; |ARM_System|miniUART:UART|TxData[5]~5                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[6]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[6]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~9                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~9                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~25                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[6]~6                                                        ; |ARM_System|miniUART:UART|TxData[6]~6                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[7]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[7]                                              ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~26                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[7]~7                                                        ; |ARM_System|miniUART:UART|TxData[7]~7                                                        ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~36                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~6                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~6                                                 ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX1_R[4]~2                                                           ; |ARM_System|GPIO:uGPIO|HEX1_R[4]~2                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX0_R[0]~3                                                           ; |ARM_System|GPIO:uGPIO|HEX0_R[0]~3                                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~147                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~147                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~148                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~148                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~10                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~10                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~9                                                            ; |ARM_System|miniUART:UART|CSReg~9                                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~11                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~11                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~12                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~12                                            ; combout          ;
; |ARM_System|~GND                                                                             ; |ARM_System|~GND                                                                             ; combout          ;
; |ARM_System|HEX7[0]                                                                          ; |ARM_System|HEX7[0]                                                                          ; padio            ;
; |ARM_System|HEX7[1]                                                                          ; |ARM_System|HEX7[1]                                                                          ; padio            ;
; |ARM_System|HEX7[2]                                                                          ; |ARM_System|HEX7[2]                                                                          ; padio            ;
; |ARM_System|HEX7[3]                                                                          ; |ARM_System|HEX7[3]                                                                          ; padio            ;
; |ARM_System|HEX7[4]                                                                          ; |ARM_System|HEX7[4]                                                                          ; padio            ;
; |ARM_System|HEX7[5]                                                                          ; |ARM_System|HEX7[5]                                                                          ; padio            ;
; |ARM_System|HEX6[0]                                                                          ; |ARM_System|HEX6[0]                                                                          ; padio            ;
; |ARM_System|HEX6[1]                                                                          ; |ARM_System|HEX6[1]                                                                          ; padio            ;
; |ARM_System|HEX6[2]                                                                          ; |ARM_System|HEX6[2]                                                                          ; padio            ;
; |ARM_System|HEX6[3]                                                                          ; |ARM_System|HEX6[3]                                                                          ; padio            ;
; |ARM_System|HEX6[4]                                                                          ; |ARM_System|HEX6[4]                                                                          ; padio            ;
; |ARM_System|HEX6[5]                                                                          ; |ARM_System|HEX6[5]                                                                          ; padio            ;
; |ARM_System|HEX5[0]                                                                          ; |ARM_System|HEX5[0]                                                                          ; padio            ;
; |ARM_System|HEX5[1]                                                                          ; |ARM_System|HEX5[1]                                                                          ; padio            ;
; |ARM_System|HEX5[2]                                                                          ; |ARM_System|HEX5[2]                                                                          ; padio            ;
; |ARM_System|HEX5[3]                                                                          ; |ARM_System|HEX5[3]                                                                          ; padio            ;
; |ARM_System|HEX5[4]                                                                          ; |ARM_System|HEX5[4]                                                                          ; padio            ;
; |ARM_System|HEX5[5]                                                                          ; |ARM_System|HEX5[5]                                                                          ; padio            ;
; |ARM_System|HEX4[0]                                                                          ; |ARM_System|HEX4[0]                                                                          ; padio            ;
; |ARM_System|HEX4[1]                                                                          ; |ARM_System|HEX4[1]                                                                          ; padio            ;
; |ARM_System|HEX4[2]                                                                          ; |ARM_System|HEX4[2]                                                                          ; padio            ;
; |ARM_System|HEX4[3]                                                                          ; |ARM_System|HEX4[3]                                                                          ; padio            ;
; |ARM_System|HEX4[4]                                                                          ; |ARM_System|HEX4[4]                                                                          ; padio            ;
; |ARM_System|HEX4[5]                                                                          ; |ARM_System|HEX4[5]                                                                          ; padio            ;
; |ARM_System|HEX3[0]                                                                          ; |ARM_System|HEX3[0]                                                                          ; padio            ;
; |ARM_System|HEX3[1]                                                                          ; |ARM_System|HEX3[1]                                                                          ; padio            ;
; |ARM_System|HEX3[2]                                                                          ; |ARM_System|HEX3[2]                                                                          ; padio            ;
; |ARM_System|HEX3[3]                                                                          ; |ARM_System|HEX3[3]                                                                          ; padio            ;
; |ARM_System|HEX3[4]                                                                          ; |ARM_System|HEX3[4]                                                                          ; padio            ;
; |ARM_System|HEX3[5]                                                                          ; |ARM_System|HEX3[5]                                                                          ; padio            ;
; |ARM_System|HEX2[0]                                                                          ; |ARM_System|HEX2[0]                                                                          ; padio            ;
; |ARM_System|HEX2[1]                                                                          ; |ARM_System|HEX2[1]                                                                          ; padio            ;
; |ARM_System|HEX2[2]                                                                          ; |ARM_System|HEX2[2]                                                                          ; padio            ;
; |ARM_System|HEX2[3]                                                                          ; |ARM_System|HEX2[3]                                                                          ; padio            ;
; |ARM_System|HEX2[4]                                                                          ; |ARM_System|HEX2[4]                                                                          ; padio            ;
; |ARM_System|HEX2[5]                                                                          ; |ARM_System|HEX2[5]                                                                          ; padio            ;
; |ARM_System|HEX1[0]                                                                          ; |ARM_System|HEX1[0]                                                                          ; padio            ;
; |ARM_System|HEX1[1]                                                                          ; |ARM_System|HEX1[1]                                                                          ; padio            ;
; |ARM_System|HEX1[2]                                                                          ; |ARM_System|HEX1[2]                                                                          ; padio            ;
; |ARM_System|HEX1[3]                                                                          ; |ARM_System|HEX1[3]                                                                          ; padio            ;
; |ARM_System|HEX1[4]                                                                          ; |ARM_System|HEX1[4]                                                                          ; padio            ;
; |ARM_System|HEX1[5]                                                                          ; |ARM_System|HEX1[5]                                                                          ; padio            ;
; |ARM_System|HEX0[0]                                                                          ; |ARM_System|HEX0[0]                                                                          ; padio            ;
; |ARM_System|HEX0[1]                                                                          ; |ARM_System|HEX0[1]                                                                          ; padio            ;
; |ARM_System|HEX0[2]                                                                          ; |ARM_System|HEX0[2]                                                                          ; padio            ;
; |ARM_System|HEX0[3]                                                                          ; |ARM_System|HEX0[3]                                                                          ; padio            ;
; |ARM_System|HEX0[4]                                                                          ; |ARM_System|HEX0[4]                                                                          ; padio            ;
; |ARM_System|HEX0[5]                                                                          ; |ARM_System|HEX0[5]                                                                          ; padio            ;
; |ARM_System|LEDR[0]                                                                          ; |ARM_System|LEDR[0]                                                                          ; padio            ;
; |ARM_System|LEDR[1]                                                                          ; |ARM_System|LEDR[1]                                                                          ; padio            ;
; |ARM_System|LEDR[2]                                                                          ; |ARM_System|LEDR[2]                                                                          ; padio            ;
; |ARM_System|LEDR[3]                                                                          ; |ARM_System|LEDR[3]                                                                          ; padio            ;
; |ARM_System|LEDR[4]                                                                          ; |ARM_System|LEDR[4]                                                                          ; padio            ;
; |ARM_System|LEDR[5]                                                                          ; |ARM_System|LEDR[5]                                                                          ; padio            ;
; |ARM_System|LEDR[6]                                                                          ; |ARM_System|LEDR[6]                                                                          ; padio            ;
; |ARM_System|LEDR[7]                                                                          ; |ARM_System|LEDR[7]                                                                          ; padio            ;
; |ARM_System|LEDR[8]                                                                          ; |ARM_System|LEDR[8]                                                                          ; padio            ;
; |ARM_System|LEDR[9]                                                                          ; |ARM_System|LEDR[9]                                                                          ; padio            ;
; |ARM_System|LEDR[10]                                                                         ; |ARM_System|LEDR[10]                                                                         ; padio            ;
; |ARM_System|LEDR[11]                                                                         ; |ARM_System|LEDR[11]                                                                         ; padio            ;
; |ARM_System|LEDR[12]                                                                         ; |ARM_System|LEDR[12]                                                                         ; padio            ;
; |ARM_System|LEDR[13]                                                                         ; |ARM_System|LEDR[13]                                                                         ; padio            ;
; |ARM_System|LEDR[14]                                                                         ; |ARM_System|LEDR[14]                                                                         ; padio            ;
; |ARM_System|LEDR[15]                                                                         ; |ARM_System|LEDR[15]                                                                         ; padio            ;
; |ARM_System|LEDR[16]                                                                         ; |ARM_System|LEDR[16]                                                                         ; padio            ;
; |ARM_System|LEDR[17]                                                                         ; |ARM_System|LEDR[17]                                                                         ; padio            ;
; |ARM_System|SW[12]                                                                           ; |ARM_System|SW[12]~corein                                                                    ; combout          ;
; |ARM_System|UART_RXD                                                                         ; |ARM_System|UART_RXD~corein                                                                  ; combout          ;
; |ARM_System|SW[0]                                                                            ; |ARM_System|SW[0]~corein                                                                     ; combout          ;
; |ARM_System|SW[1]                                                                            ; |ARM_System|SW[1]~corein                                                                     ; combout          ;
; |ARM_System|KEY[1]                                                                           ; |ARM_System|KEY[1]~corein                                                                    ; combout          ;
; |ARM_System|SW[2]                                                                            ; |ARM_System|SW[2]~corein                                                                     ; combout          ;
; |ARM_System|KEY[2]                                                                           ; |ARM_System|KEY[2]~corein                                                                    ; combout          ;
; |ARM_System|SW[3]                                                                            ; |ARM_System|SW[3]~corein                                                                     ; combout          ;
; |ARM_System|KEY[3]                                                                           ; |ARM_System|KEY[3]~corein                                                                    ; combout          ;
; |ARM_System|SW[4]                                                                            ; |ARM_System|SW[4]~corein                                                                     ; combout          ;
; |ARM_System|SW[5]                                                                            ; |ARM_System|SW[5]~corein                                                                     ; combout          ;
; |ARM_System|SW[6]                                                                            ; |ARM_System|SW[6]~corein                                                                     ; combout          ;
; |ARM_System|SW[7]                                                                            ; |ARM_System|SW[7]~corein                                                                     ; combout          ;
; |ARM_System|SW[8]                                                                            ; |ARM_System|SW[8]~corein                                                                     ; combout          ;
; |ARM_System|SW[9]                                                                            ; |ARM_System|SW[9]~corein                                                                     ; combout          ;
; |ARM_System|SW[10]                                                                           ; |ARM_System|SW[10]~corein                                                                    ; combout          ;
; |ARM_System|SW[11]                                                                           ; |ARM_System|SW[11]~corein                                                                    ; combout          ;
; |ARM_System|SW[15]                                                                           ; |ARM_System|SW[15]~corein                                                                    ; combout          ;
; |ARM_System|SW[16]                                                                           ; |ARM_System|SW[16]~corein                                                                    ; combout          ;
; |ARM_System|SW[17]                                                                           ; |ARM_System|SW[17]~corein                                                                    ; combout          ;
; |ARM_System|SW[13]                                                                           ; |ARM_System|SW[13]~corein                                                                    ; combout          ;
; |ARM_System|SW[14]                                                                           ; |ARM_System|SW[14]~corein                                                                    ; combout          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD                                                   ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD                                                   ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[0]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[0]                                             ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[12]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[25]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[24]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[23]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[22]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[21]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[20]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[19]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[18]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[17]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[16]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[15]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[14]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[13]      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[13]      ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTBufE                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTBufE                                              ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[31]      ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[12]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[12]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|StatusR[0]                                                    ; |ARM_System|TimerCounter:Timer|StatusR[0]                                                    ; regout           ;
; |ARM_System|miniUART:UART|CSReg[0]                                                           ; |ARM_System|miniUART:UART|CSReg[0]                                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[1]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[1]                                                        ; regout           ;
; |ARM_System|miniUART:UART|CSReg[1]                                                           ; |ARM_System|miniUART:UART|CSReg[1]                                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[2]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[2]                                                        ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR[3]                                                        ; |ARM_System|GPIO:uGPIO|KEY_StatusR[3]                                                        ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[9]                                                   ; |ARM_System|TimerCounter:Timer|CounterR[9]                                                   ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[10]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[10]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[11]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[11]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[30]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[30]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~46                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][25]~47                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~48                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][26]~49                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~50                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][27]~51                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~52                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][28]~53                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~54                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][29]~55                                              ; cout             ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~56                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][30]~57                                              ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[15]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[15]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[16]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[16]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[17]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[17]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[18]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[18]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[19]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[19]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[20]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[20]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[21]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[21]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[22]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[22]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[29]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[29]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[27]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[27]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[28]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[28]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[23]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[23]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[24]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[24]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[25]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[25]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[26]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[26]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[13]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[13]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[14]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[14]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[31]                                                  ; |ARM_System|TimerCounter:Timer|CounterR[31]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|PCNext[0][31]~58                                              ; |ARM_System|armreduced:arm_cpu|PCNext[0][31]~58                                              ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[10]~52                                               ; |ARM_System|TimerCounter:Timer|CounterR[10]~53                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[11]~54                                               ; |ARM_System|TimerCounter:Timer|CounterR[11]~55                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[12]~56                                               ; |ARM_System|TimerCounter:Timer|CounterR[12]~57                                               ; cout             ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy                                               ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start                                                 ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start                                                 ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[0]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[0]                                             ; regout           ;
; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[13]~58                                               ; |ARM_System|TimerCounter:Timer|CounterR[13]~59                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[14]~60                                               ; |ARM_System|TimerCounter:Timer|CounterR[14]~61                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[15]~62                                               ; |ARM_System|TimerCounter:Timer|CounterR[15]~63                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[16]~64                                               ; |ARM_System|TimerCounter:Timer|CounterR[16]~65                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[17]~66                                               ; |ARM_System|TimerCounter:Timer|CounterR[17]~67                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[18]~68                                               ; |ARM_System|TimerCounter:Timer|CounterR[18]~69                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[19]~70                                               ; |ARM_System|TimerCounter:Timer|CounterR[19]~71                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[20]~72                                               ; |ARM_System|TimerCounter:Timer|CounterR[20]~73                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[21]~74                                               ; |ARM_System|TimerCounter:Timer|CounterR[21]~75                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[22]~76                                               ; |ARM_System|TimerCounter:Timer|CounterR[22]~77                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[23]~78                                               ; |ARM_System|TimerCounter:Timer|CounterR[23]~79                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[24]~80                                               ; |ARM_System|TimerCounter:Timer|CounterR[24]~81                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[25]~82                                               ; |ARM_System|TimerCounter:Timer|CounterR[25]~83                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[26]~84                                               ; |ARM_System|TimerCounter:Timer|CounterR[26]~85                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[27]~86                                               ; |ARM_System|TimerCounter:Timer|CounterR[27]~87                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[28]~88                                               ; |ARM_System|TimerCounter:Timer|CounterR[28]~89                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[29]~90                                               ; |ARM_System|TimerCounter:Timer|CounterR[29]~91                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; combout          ;
; |ARM_System|TimerCounter:Timer|CounterR[30]~92                                               ; |ARM_System|TimerCounter:Timer|CounterR[30]~93                                               ; cout             ;
; |ARM_System|TimerCounter:Timer|CounterR[31]~94                                               ; |ARM_System|TimerCounter:Timer|CounterR[31]~94                                               ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX7_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX6_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX6_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX5_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX5_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX4_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX4_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX3_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX3_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX2_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX2_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX1_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX1_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[0]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[1]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[2]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[3]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[4]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[5]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|HEX0_R[6]                                                             ; |ARM_System|GPIO:uGPIO|HEX0_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[0]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[1]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[2]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[3]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[4]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[5]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[6]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[7]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[7]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[8]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[8]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[9]                                                             ; |ARM_System|GPIO:uGPIO|LEDR_R[9]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[10]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[10]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[11]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[11]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[12]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[12]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[13]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[13]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[14]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[14]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[15]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[15]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[16]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[16]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDR_R[17]                                                            ; |ARM_System|GPIO:uGPIO|LEDR_R[17]                                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[0]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[0]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[1]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[1]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[2]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[2]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[3]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[3]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[4]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[4]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[5]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[5]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[6]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[6]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[7]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[7]                                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|LEDG_R[8]                                                             ; |ARM_System|GPIO:uGPIO|LEDG_R[8]                                                             ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnTX                                             ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|tmpEnTX                                             ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~1                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~1                                                    ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~5                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~5                                                    ; combout          ;
; |ARM_System|Addr_Decoder:Decoder|Equal2~0                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal2~0                                                    ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~2                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~2                                                 ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~3                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~3                                                 ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~4                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~4                                                 ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~5                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~5                                                 ; combout          ;
; |ARM_System|reset_ff                                                                         ; |ARM_System|reset_ff                                                                         ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal3~0                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal3~0                                                    ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~1                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~1                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX7_R[6]~2                                                           ; |ARM_System|GPIO:uGPIO|HEX7_R[6]~2                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX6_R[4]~0                                                           ; |ARM_System|GPIO:uGPIO|HEX6_R[4]~0                                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|HEX3_R[4]~1                                                           ; |ARM_System|GPIO:uGPIO|HEX3_R[4]~1                                                           ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[2]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[2]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~0                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~0                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~0                                              ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Add2~0                                              ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[4]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16[4]                                            ; regout           ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~1                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~1                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~2                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal2~2                                            ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; regout           ;
; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux0~0                              ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder|Mux0~0                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; regout           ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~8                                                  ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~8                                                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~9                                                  ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~9                                                  ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~25                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~25                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                          ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~26                                                       ; |ARM_System|armreduced:arm_cpu|comb~26                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~33                                                       ; |ARM_System|armreduced:arm_cpu|comb~33                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~34                                                       ; |ARM_System|armreduced:arm_cpu|comb~34                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~117                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~117                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~125                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~125                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~127                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~127                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~129                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~129                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~131                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~131                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~132                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~132                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~135                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~135                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~77                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~77                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~78                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~78                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~79                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop|Add0~79                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~22                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~22                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~52                                                       ; |ARM_System|armreduced:arm_cpu|comb~52                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~7                                     ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[17]~7                                     ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~53                                                       ; |ARM_System|armreduced:arm_cpu|comb~53                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~54                                                       ; |ARM_System|armreduced:arm_cpu|comb~54                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~23                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~23                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~55                                                       ; |ARM_System|armreduced:arm_cpu|comb~55                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~16                                    ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[19]~16                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~24                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~24                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~56                                                       ; |ARM_System|armreduced:arm_cpu|comb~56                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~57                                                       ; |ARM_System|armreduced:arm_cpu|comb~57                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~26                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~26                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~58                                                       ; |ARM_System|armreduced:arm_cpu|comb~58                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~59                                                       ; |ARM_System|armreduced:arm_cpu|comb~59                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~28                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~28                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~60                                                       ; |ARM_System|armreduced:arm_cpu|comb~60                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~62                                                       ; |ARM_System|armreduced:arm_cpu|comb~62                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~30                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~30                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~64                                                       ; |ARM_System|armreduced:arm_cpu|comb~64                                                       ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~0                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~0                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~1                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~1                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~2                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTRegE~2                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|Mux4~0                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|Mux4~0                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt~0                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt~0                                              ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~1                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~1                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~2                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[3]~2                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[1]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[1]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|WideOr0~0                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|WideOr0~0                                             ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~2                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~2                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~3                                             ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~3                                             ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~3                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~3                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~4                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~4                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~6                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]~6                                           ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|Add0~0                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|Add0~0                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~7                                           ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]~7                                           ; combout          ;
; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~32                        ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop|outp~32                        ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~144                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~144                                                ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~1                                             ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~1                                             ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~0                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~0                                         ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~1                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Equal3~1                                            ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~4                                             ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt16~4                                             ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~1                                         ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Selector0~1                                         ; combout          ;
; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                          ; |ARM_System|armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                          ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[28]       ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~0                          ; |ARM_System|armreduced:arm_cpu|newControlUnit:ControlUnit|always0~0                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[12]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[12]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[12]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[12]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[0]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[0]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[8]        ; |ARM_System|armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[1]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[1]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[1]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[1]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~23       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~23       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[2]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[2]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[2]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[2]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[3]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[3]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[4]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[4]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[4]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[4]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[6]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[6]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[6]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[7]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[7]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[7]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[7]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[8]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[8]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[8]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[8]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[9]        ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[9]        ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[9]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~98       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~98       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[10]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[10]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[10]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[10]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~113      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~113      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[11]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[11]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[11]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[11]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~118      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~118      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~11       ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~11       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[30]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[30]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[30]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[30]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[15]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[15]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[15]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[15]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[16]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[16]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[16]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[16]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[17]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[17]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[17]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[17]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[18]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[18]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[18]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[18]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[19]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[19]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[19]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[19]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[20]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[20]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[20]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[20]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[21]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[21]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[21]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[21]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~198      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~198      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[22]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[22]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[22]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[22]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[29]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[29]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~223      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout~223      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[27]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[27]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[27]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[27]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[28]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[28]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[28]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[28]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[23]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[23]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[23]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[23]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[24]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[24]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[24]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[24]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[25]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[25]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[25]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[25]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[26]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[26]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[26]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[26]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[13]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[13]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[13]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[13]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[14]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[14]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[14]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[14]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~193      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~193      ; combout          ;
; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~198      ; |ARM_System|armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read1_E|regout~198      ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[31]       ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[31]       ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[31]      ; regout           ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[31]      ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[31]      ; regout           ;
; |ARM_System|miniUART:UART|Load                                                               ; |ARM_System|miniUART:UART|Load                                                               ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTBufE~0                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|tmpTBufE~0                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[0]~0                                                        ; |ARM_System|miniUART:UART|TxData[0]~0                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]~0                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[0]~0                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[1]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[1]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[2]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[2]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~4                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~4                                                ; combout          ;
; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                            ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[12]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[12]                                                  ; regout           ;
; |ARM_System|Addr_Decoder:Decoder|Equal1~6                                                    ; |ARM_System|Addr_Decoder:Decoder|Equal1~6                                                    ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~80                                                       ; |ARM_System|armreduced:arm_cpu|comb~80                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[12]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[12]                                                        ; regout           ;
; |ARM_System|GPIO:uGPIO|Equal1~1                                                              ; |ARM_System|GPIO:uGPIO|Equal1~1                                                              ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~81                                                       ; |ARM_System|armreduced:arm_cpu|comb~81                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~82                                                       ; |ARM_System|armreduced:arm_cpu|comb~82                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~5   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~5   ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~7   ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~7   ; combout          ;
; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~13  ; |ARM_System|armreduced:arm_cpu|registerfile:registerFile|decoder_4to16:selecter|Decoder0~13  ; combout          ;
; |ARM_System|TimerCounter:Timer|always3~0                                                     ; |ARM_System|TimerCounter:Timer|always3~0                                                     ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[0]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[0]                                                   ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~88                                                       ; |ARM_System|armreduced:arm_cpu|comb~88                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~89                                                       ; |ARM_System|armreduced:arm_cpu|comb~89                                                       ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]                                               ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~90                                                       ; |ARM_System|armreduced:arm_cpu|comb~90                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~91                                                       ; |ARM_System|armreduced:arm_cpu|comb~91                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[0]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[0]                                                         ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[1]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[1]                                                   ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~96                                                       ; |ARM_System|armreduced:arm_cpu|comb~96                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~97                                                       ; |ARM_System|armreduced:arm_cpu|comb~97                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~98                                                       ; |ARM_System|armreduced:arm_cpu|comb~98                                                       ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[1]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[1]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~99                                                       ; |ARM_System|armreduced:arm_cpu|comb~99                                                       ; combout          ;
; |ARM_System|miniUART:UART|always1~0                                                          ; |ARM_System|miniUART:UART|always1~0                                                          ; combout          ;
; |ARM_System|miniUART:UART|always1~1                                                          ; |ARM_System|miniUART:UART|always1~1                                                          ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~100                                                      ; |ARM_System|armreduced:arm_cpu|comb~100                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~101                                                      ; |ARM_System|armreduced:arm_cpu|comb~101                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[1]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[1]                                               ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[2]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[2]                                                   ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[2]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[2]                                                         ; regout           ;
; |ARM_System|miniUART:UART|CSReg[2]                                                           ; |ARM_System|miniUART:UART|CSReg[2]                                                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~107                                                      ; |ARM_System|armreduced:arm_cpu|comb~107                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[2]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[2]                                               ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[3]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[3]                                                   ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[3]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[3]                                                         ; regout           ;
; |ARM_System|miniUART:UART|CSReg[3]                                                           ; |ARM_System|miniUART:UART|CSReg[3]                                                           ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~113                                                      ; |ARM_System|armreduced:arm_cpu|comb~113                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[3]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[3]                                               ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[4]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[4]                                                   ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~119                                                      ; |ARM_System|armreduced:arm_cpu|comb~119                                                      ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[4]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[4]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[4]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[4]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~121                                                      ; |ARM_System|armreduced:arm_cpu|comb~121                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~122                                                      ; |ARM_System|armreduced:arm_cpu|comb~122                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~125                                                      ; |ARM_System|armreduced:arm_cpu|comb~125                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[5]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[5]                                                   ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[5]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[5]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[5]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[5]                                                         ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[6]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[6]                                                   ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[6]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[6]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[6]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[6]                                                         ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[7]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[7]                                                   ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[7]                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[7]                                               ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[7]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[7]                                                         ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[8]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[8]                                                   ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[8]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[8]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~141                                                      ; |ARM_System|armreduced:arm_cpu|comb~141                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[9]                                                   ; |ARM_System|TimerCounter:Timer|CompareR[9]                                                   ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[9]                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR[9]                                                         ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~145                                                      ; |ARM_System|armreduced:arm_cpu|comb~145                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[10]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[10]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[10]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[10]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~149                                                      ; |ARM_System|armreduced:arm_cpu|comb~149                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[11]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[11]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[11]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[11]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~153                                                      ; |ARM_System|armreduced:arm_cpu|comb~153                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[30]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[30]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~157                                                      ; |ARM_System|armreduced:arm_cpu|comb~157                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|comb~161                                                      ; |ARM_System|armreduced:arm_cpu|comb~161                                                      ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~33                                                       ; |ARM_System|armreduced:arm_cpu|Add0~33                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[15]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[15]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[15]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[15]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~162                                                      ; |ARM_System|armreduced:arm_cpu|comb~162                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[16]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[16]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[16]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[16]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~166                                                      ; |ARM_System|armreduced:arm_cpu|comb~166                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[17]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[17]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[17]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[17]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~170                                                      ; |ARM_System|armreduced:arm_cpu|comb~170                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[18]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[18]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[19]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[19]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[20]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[20]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[21]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[21]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[22]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[22]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[29]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[29]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|Add0~51                                                       ; |ARM_System|armreduced:arm_cpu|Add0~51                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~52                                                       ; |ARM_System|armreduced:arm_cpu|Add0~52                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~53                                                       ; |ARM_System|armreduced:arm_cpu|Add0~53                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[27]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[27]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|Add0~54                                                       ; |ARM_System|armreduced:arm_cpu|Add0~54                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~55                                                       ; |ARM_System|armreduced:arm_cpu|Add0~55                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~57                                                       ; |ARM_System|armreduced:arm_cpu|Add0~57                                                       ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[28]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[28]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[23]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[23]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[24]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[24]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[25]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[25]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[26]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[26]                                                  ; regout           ;
; |ARM_System|TimerCounter:Timer|CompareR[13]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[13]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[13]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[13]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~210                                                      ; |ARM_System|armreduced:arm_cpu|comb~210                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[14]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[14]                                                  ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR[14]                                                        ; |ARM_System|GPIO:uGPIO|SW_StatusR[14]                                                        ; regout           ;
; |ARM_System|armreduced:arm_cpu|comb~214                                                      ; |ARM_System|armreduced:arm_cpu|comb~214                                                      ; combout          ;
; |ARM_System|TimerCounter:Timer|CompareR[31]                                                  ; |ARM_System|TimerCounter:Timer|CompareR[31]                                                  ; regout           ;
; |ARM_System|armreduced:arm_cpu|Add0~75                                                       ; |ARM_System|armreduced:arm_cpu|Add0~75                                                       ; combout          ;
; |ARM_System|armreduced:arm_cpu|Add0~76                                                       ; |ARM_System|armreduced:arm_cpu|Add0~76                                                       ; combout          ;
; |ARM_System|miniUART:UART|TxData[1]~1                                                        ; |ARM_System|miniUART:UART|TxData[1]~1                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[2]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[2]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[3]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[3]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~5                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~5                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~0                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~0                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~1                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~1                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|outErr                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|outErr                                                ; regout           ;
; |ARM_System|miniUART:UART|CSReg~3                                                            ; |ARM_System|miniUART:UART|CSReg~3                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[0]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                          ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Equal1~0                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|Equal1~0                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~0                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~0                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~1                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~1                                           ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~2                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~2                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~3                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~3                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|always0~0                                                             ; |ARM_System|GPIO:uGPIO|always0~0                                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~0                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~0                                                         ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr                                              ; regout           ;
; |ARM_System|miniUART:UART|CSReg~4                                                            ; |ARM_System|miniUART:UART|CSReg~4                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[1]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[1]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~2                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~2                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~4                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~4                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~1                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~1                                                         ; combout          ;
; |ARM_System|miniUART:UART|StatM~0                                                            ; |ARM_System|miniUART:UART|StatM~0                                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~6                                                            ; |ARM_System|miniUART:UART|CSReg~6                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[2]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[2]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~3                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~3                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~5                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~5                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|KEY_StatusR~2                                                         ; |ARM_System|GPIO:uGPIO|KEY_StatusR~2                                                         ; combout          ;
; |ARM_System|miniUART:UART|CSReg~7                                                            ; |ARM_System|miniUART:UART|CSReg~7                                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~8                                                            ; |ARM_System|miniUART:UART|CSReg~8                                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[3]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[3]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~4                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~4                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[4]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[4]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~5                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~5                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~6                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~6                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[5]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[5]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~6                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~6                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~7                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~7                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[6]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[6]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~7                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~7                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~8                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~8                                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[7]                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[7]                                             ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~8                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut~8                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~9                                                          ; |ARM_System|GPIO:uGPIO|SW_StatusR~9                                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~10                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~10                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S14                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S14                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~11                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~11                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~12                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~12                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~13                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~13                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~14                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~14                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~15                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~15                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~16                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~16                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~17                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~17                                                         ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S14                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S14                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|SW_StatusR~18                                                         ; |ARM_System|GPIO:uGPIO|SW_StatusR~18                                                         ; combout          ;
; |ARM_System|miniUART:UART|TxData[2]~2                                                        ; |ARM_System|miniUART:UART|TxData[2]~2                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[3]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[3]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[4]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[4]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~6                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~6                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~22                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~2                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~2                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~9                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]~9                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpDRdy~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr3~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr3~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr1~0                                             ; |ARM_System|miniUART:UART|RxUnit:RxDev|WideOr1~0                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~1                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add1~1                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4                                        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4                                        ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD                                                ; regout           ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~0                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~0                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~1                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~1                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~2                                               ; |ARM_System|miniUART:UART|RxUnit:RxDev|Start~2                                               ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~3                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~3                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~4                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt~4                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~5                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~5                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~6                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~6                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~7                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~7                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~8                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~8                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~9                                           ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]~9                                           ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~10                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~10                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~12                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[1]~12                                          ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|Add0~0                                                ; |ARM_System|miniUART:UART|RxUnit:RxDev|Add0~0                                                ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~13                                          ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[2]~13                                          ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~22                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr~0                                            ; |ARM_System|miniUART:UART|RxUnit:RxDev|frameErr~0                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~22                                             ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg~1                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg~1                                              ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S13                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S13                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~22                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~22                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~22                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S13                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S13                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~22                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~22                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[3]~3                                                        ; |ARM_System|miniUART:UART|TxData[3]~3                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[4]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[4]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[5]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[5]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~7                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~7                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~23                                            ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~1                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~1                                              ; combout          ;
; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~2                                              ; |ARM_System|miniUART:UART|RxUnit:RxDev|tmpRxD~2                                              ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S12                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S12                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~23                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~23                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~23                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S12                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S12                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~23                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~23                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[4]~4                                                        ; |ARM_System|miniUART:UART|TxData[4]~4                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[5]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[5]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[6]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[6]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~8                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~8                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S11                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S11                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~24                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~24                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~24                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S11                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S11                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~24                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~24                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[5]~5                                                        ; |ARM_System|miniUART:UART|TxData[5]~5                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[6]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[6]                                              ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]                                               ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]                                               ; regout           ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~9                                                ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg~9                                                ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S10                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S10                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~25                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~25                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~25                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S10                                           ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S10                                           ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~25                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~25                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[6]~6                                                        ; |ARM_System|miniUART:UART|TxData[6]~6                                                        ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[7]                                              ; |ARM_System|miniUART:UART|TxUnit:TxDev|TBuff[7]                                              ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S9                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S9                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~26                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~26                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~26                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S9                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S9                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~26                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~26                                            ; combout          ;
; |ARM_System|miniUART:UART|TxData[7]~7                                                        ; |ARM_System|miniUART:UART|TxData[7]~7                                                        ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S8                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S8                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~27                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~27                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S8                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S8                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~27                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~27                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S7                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S7                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~28                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~28                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S7                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S7                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~28                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~28                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S6                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S6                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~29                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~29                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S6                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S6                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~29                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~29                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S5                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S5                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~30                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~30                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S5                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S5                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~30                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~30                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S4                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S4                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~31                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~31                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S4                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S4                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~31                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~31                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S3                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S3                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~32                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~32                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S3                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S3                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~32                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~32                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S2                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S2                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~33                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~33                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S2                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S2                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~33                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~33                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S1                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S1                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~34                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~34                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S1                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S1                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~34                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~34                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S0                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S0                                             ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~35                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~35                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S0                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S0                                            ; regout           ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~35                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~35                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key1|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key2|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:key3|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~36                                             ; |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state~36                                             ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state~36                                            ; combout          ;
; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~36                                            ; |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state~36                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~6                                                 ; |ARM_System|miniUART:UART|TxUnit:TxDev|TxD~6                                                 ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~147                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~147                                                ; combout          ;
; |ARM_System|armreduced:arm_cpu|ShiftLeft0~148                                                ; |ARM_System|armreduced:arm_cpu|ShiftLeft0~148                                                ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~10                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[0]~10                                            ; combout          ;
; |ARM_System|miniUART:UART|CSReg~9                                                            ; |ARM_System|miniUART:UART|CSReg~9                                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~11                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~11                                            ; combout          ;
; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~12                                            ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[7]~12                                            ; combout          ;
; |ARM_System|~GND                                                                             ; |ARM_System|~GND                                                                             ; combout          ;
; |ARM_System|UART_TXD                                                                         ; |ARM_System|UART_TXD                                                                         ; padio            ;
; |ARM_System|HEX7[0]                                                                          ; |ARM_System|HEX7[0]                                                                          ; padio            ;
; |ARM_System|HEX7[1]                                                                          ; |ARM_System|HEX7[1]                                                                          ; padio            ;
; |ARM_System|HEX7[2]                                                                          ; |ARM_System|HEX7[2]                                                                          ; padio            ;
; |ARM_System|HEX7[3]                                                                          ; |ARM_System|HEX7[3]                                                                          ; padio            ;
; |ARM_System|HEX7[4]                                                                          ; |ARM_System|HEX7[4]                                                                          ; padio            ;
; |ARM_System|HEX7[5]                                                                          ; |ARM_System|HEX7[5]                                                                          ; padio            ;
; |ARM_System|HEX7[6]                                                                          ; |ARM_System|HEX7[6]                                                                          ; padio            ;
; |ARM_System|HEX6[0]                                                                          ; |ARM_System|HEX6[0]                                                                          ; padio            ;
; |ARM_System|HEX6[1]                                                                          ; |ARM_System|HEX6[1]                                                                          ; padio            ;
; |ARM_System|HEX6[2]                                                                          ; |ARM_System|HEX6[2]                                                                          ; padio            ;
; |ARM_System|HEX6[3]                                                                          ; |ARM_System|HEX6[3]                                                                          ; padio            ;
; |ARM_System|HEX6[4]                                                                          ; |ARM_System|HEX6[4]                                                                          ; padio            ;
; |ARM_System|HEX6[5]                                                                          ; |ARM_System|HEX6[5]                                                                          ; padio            ;
; |ARM_System|HEX6[6]                                                                          ; |ARM_System|HEX6[6]                                                                          ; padio            ;
; |ARM_System|HEX5[0]                                                                          ; |ARM_System|HEX5[0]                                                                          ; padio            ;
; |ARM_System|HEX5[1]                                                                          ; |ARM_System|HEX5[1]                                                                          ; padio            ;
; |ARM_System|HEX5[2]                                                                          ; |ARM_System|HEX5[2]                                                                          ; padio            ;
; |ARM_System|HEX5[3]                                                                          ; |ARM_System|HEX5[3]                                                                          ; padio            ;
; |ARM_System|HEX5[4]                                                                          ; |ARM_System|HEX5[4]                                                                          ; padio            ;
; |ARM_System|HEX5[5]                                                                          ; |ARM_System|HEX5[5]                                                                          ; padio            ;
; |ARM_System|HEX5[6]                                                                          ; |ARM_System|HEX5[6]                                                                          ; padio            ;
; |ARM_System|HEX4[0]                                                                          ; |ARM_System|HEX4[0]                                                                          ; padio            ;
; |ARM_System|HEX4[1]                                                                          ; |ARM_System|HEX4[1]                                                                          ; padio            ;
; |ARM_System|HEX4[2]                                                                          ; |ARM_System|HEX4[2]                                                                          ; padio            ;
; |ARM_System|HEX4[3]                                                                          ; |ARM_System|HEX4[3]                                                                          ; padio            ;
; |ARM_System|HEX4[4]                                                                          ; |ARM_System|HEX4[4]                                                                          ; padio            ;
; |ARM_System|HEX4[5]                                                                          ; |ARM_System|HEX4[5]                                                                          ; padio            ;
; |ARM_System|HEX4[6]                                                                          ; |ARM_System|HEX4[6]                                                                          ; padio            ;
; |ARM_System|HEX3[0]                                                                          ; |ARM_System|HEX3[0]                                                                          ; padio            ;
; |ARM_System|HEX3[1]                                                                          ; |ARM_System|HEX3[1]                                                                          ; padio            ;
; |ARM_System|HEX3[2]                                                                          ; |ARM_System|HEX3[2]                                                                          ; padio            ;
; |ARM_System|HEX3[3]                                                                          ; |ARM_System|HEX3[3]                                                                          ; padio            ;
; |ARM_System|HEX3[4]                                                                          ; |ARM_System|HEX3[4]                                                                          ; padio            ;
; |ARM_System|HEX3[5]                                                                          ; |ARM_System|HEX3[5]                                                                          ; padio            ;
; |ARM_System|HEX3[6]                                                                          ; |ARM_System|HEX3[6]                                                                          ; padio            ;
; |ARM_System|HEX2[0]                                                                          ; |ARM_System|HEX2[0]                                                                          ; padio            ;
; |ARM_System|HEX2[1]                                                                          ; |ARM_System|HEX2[1]                                                                          ; padio            ;
; |ARM_System|HEX2[2]                                                                          ; |ARM_System|HEX2[2]                                                                          ; padio            ;
; |ARM_System|HEX2[3]                                                                          ; |ARM_System|HEX2[3]                                                                          ; padio            ;
; |ARM_System|HEX2[4]                                                                          ; |ARM_System|HEX2[4]                                                                          ; padio            ;
; |ARM_System|HEX2[5]                                                                          ; |ARM_System|HEX2[5]                                                                          ; padio            ;
; |ARM_System|HEX2[6]                                                                          ; |ARM_System|HEX2[6]                                                                          ; padio            ;
; |ARM_System|HEX1[0]                                                                          ; |ARM_System|HEX1[0]                                                                          ; padio            ;
; |ARM_System|HEX1[1]                                                                          ; |ARM_System|HEX1[1]                                                                          ; padio            ;
; |ARM_System|HEX1[2]                                                                          ; |ARM_System|HEX1[2]                                                                          ; padio            ;
; |ARM_System|HEX1[3]                                                                          ; |ARM_System|HEX1[3]                                                                          ; padio            ;
; |ARM_System|HEX1[4]                                                                          ; |ARM_System|HEX1[4]                                                                          ; padio            ;
; |ARM_System|HEX1[5]                                                                          ; |ARM_System|HEX1[5]                                                                          ; padio            ;
; |ARM_System|HEX1[6]                                                                          ; |ARM_System|HEX1[6]                                                                          ; padio            ;
; |ARM_System|HEX0[0]                                                                          ; |ARM_System|HEX0[0]                                                                          ; padio            ;
; |ARM_System|HEX0[1]                                                                          ; |ARM_System|HEX0[1]                                                                          ; padio            ;
; |ARM_System|HEX0[2]                                                                          ; |ARM_System|HEX0[2]                                                                          ; padio            ;
; |ARM_System|HEX0[3]                                                                          ; |ARM_System|HEX0[3]                                                                          ; padio            ;
; |ARM_System|HEX0[4]                                                                          ; |ARM_System|HEX0[4]                                                                          ; padio            ;
; |ARM_System|HEX0[5]                                                                          ; |ARM_System|HEX0[5]                                                                          ; padio            ;
; |ARM_System|HEX0[6]                                                                          ; |ARM_System|HEX0[6]                                                                          ; padio            ;
; |ARM_System|LEDR[0]                                                                          ; |ARM_System|LEDR[0]                                                                          ; padio            ;
; |ARM_System|LEDR[1]                                                                          ; |ARM_System|LEDR[1]                                                                          ; padio            ;
; |ARM_System|LEDR[2]                                                                          ; |ARM_System|LEDR[2]                                                                          ; padio            ;
; |ARM_System|LEDR[3]                                                                          ; |ARM_System|LEDR[3]                                                                          ; padio            ;
; |ARM_System|LEDR[4]                                                                          ; |ARM_System|LEDR[4]                                                                          ; padio            ;
; |ARM_System|LEDR[5]                                                                          ; |ARM_System|LEDR[5]                                                                          ; padio            ;
; |ARM_System|LEDR[6]                                                                          ; |ARM_System|LEDR[6]                                                                          ; padio            ;
; |ARM_System|LEDR[7]                                                                          ; |ARM_System|LEDR[7]                                                                          ; padio            ;
; |ARM_System|LEDR[8]                                                                          ; |ARM_System|LEDR[8]                                                                          ; padio            ;
; |ARM_System|LEDR[9]                                                                          ; |ARM_System|LEDR[9]                                                                          ; padio            ;
; |ARM_System|LEDR[10]                                                                         ; |ARM_System|LEDR[10]                                                                         ; padio            ;
; |ARM_System|LEDR[11]                                                                         ; |ARM_System|LEDR[11]                                                                         ; padio            ;
; |ARM_System|LEDR[12]                                                                         ; |ARM_System|LEDR[12]                                                                         ; padio            ;
; |ARM_System|LEDR[13]                                                                         ; |ARM_System|LEDR[13]                                                                         ; padio            ;
; |ARM_System|LEDR[14]                                                                         ; |ARM_System|LEDR[14]                                                                         ; padio            ;
; |ARM_System|LEDR[15]                                                                         ; |ARM_System|LEDR[15]                                                                         ; padio            ;
; |ARM_System|LEDR[16]                                                                         ; |ARM_System|LEDR[16]                                                                         ; padio            ;
; |ARM_System|LEDR[17]                                                                         ; |ARM_System|LEDR[17]                                                                         ; padio            ;
; |ARM_System|LEDG[0]                                                                          ; |ARM_System|LEDG[0]                                                                          ; padio            ;
; |ARM_System|LEDG[1]                                                                          ; |ARM_System|LEDG[1]                                                                          ; padio            ;
; |ARM_System|LEDG[2]                                                                          ; |ARM_System|LEDG[2]                                                                          ; padio            ;
; |ARM_System|LEDG[3]                                                                          ; |ARM_System|LEDG[3]                                                                          ; padio            ;
; |ARM_System|LEDG[4]                                                                          ; |ARM_System|LEDG[4]                                                                          ; padio            ;
; |ARM_System|LEDG[5]                                                                          ; |ARM_System|LEDG[5]                                                                          ; padio            ;
; |ARM_System|LEDG[6]                                                                          ; |ARM_System|LEDG[6]                                                                          ; padio            ;
; |ARM_System|LEDG[7]                                                                          ; |ARM_System|LEDG[7]                                                                          ; padio            ;
; |ARM_System|LEDG[8]                                                                          ; |ARM_System|LEDG[8]                                                                          ; padio            ;
; |ARM_System|KEY[0]                                                                           ; |ARM_System|KEY[0]~corein                                                                    ; combout          ;
; |ARM_System|SW[12]                                                                           ; |ARM_System|SW[12]~corein                                                                    ; combout          ;
; |ARM_System|UART_RXD                                                                         ; |ARM_System|UART_RXD~corein                                                                  ; combout          ;
; |ARM_System|SW[0]                                                                            ; |ARM_System|SW[0]~corein                                                                     ; combout          ;
; |ARM_System|SW[1]                                                                            ; |ARM_System|SW[1]~corein                                                                     ; combout          ;
; |ARM_System|KEY[1]                                                                           ; |ARM_System|KEY[1]~corein                                                                    ; combout          ;
; |ARM_System|SW[2]                                                                            ; |ARM_System|SW[2]~corein                                                                     ; combout          ;
; |ARM_System|KEY[2]                                                                           ; |ARM_System|KEY[2]~corein                                                                    ; combout          ;
; |ARM_System|SW[3]                                                                            ; |ARM_System|SW[3]~corein                                                                     ; combout          ;
; |ARM_System|KEY[3]                                                                           ; |ARM_System|KEY[3]~corein                                                                    ; combout          ;
; |ARM_System|SW[4]                                                                            ; |ARM_System|SW[4]~corein                                                                     ; combout          ;
; |ARM_System|SW[5]                                                                            ; |ARM_System|SW[5]~corein                                                                     ; combout          ;
; |ARM_System|SW[6]                                                                            ; |ARM_System|SW[6]~corein                                                                     ; combout          ;
; |ARM_System|SW[7]                                                                            ; |ARM_System|SW[7]~corein                                                                     ; combout          ;
; |ARM_System|SW[8]                                                                            ; |ARM_System|SW[8]~corein                                                                     ; combout          ;
; |ARM_System|SW[9]                                                                            ; |ARM_System|SW[9]~corein                                                                     ; combout          ;
; |ARM_System|SW[10]                                                                           ; |ARM_System|SW[10]~corein                                                                    ; combout          ;
; |ARM_System|SW[11]                                                                           ; |ARM_System|SW[11]~corein                                                                    ; combout          ;
; |ARM_System|SW[15]                                                                           ; |ARM_System|SW[15]~corein                                                                    ; combout          ;
; |ARM_System|SW[16]                                                                           ; |ARM_System|SW[16]~corein                                                                    ; combout          ;
; |ARM_System|SW[17]                                                                           ; |ARM_System|SW[17]~corein                                                                    ; combout          ;
; |ARM_System|SW[13]                                                                           ; |ARM_System|SW[13]~corein                                                                    ; combout          ;
; |ARM_System|SW[14]                                                                           ; |ARM_System|SW[14]~corein                                                                    ; combout          ;
; |ARM_System|reset_ff~clkctrl                                                                 ; |ARM_System|reset_ff~clkctrl                                                                 ; outclk           ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 13 05:34:04 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System
Info: Using vector source file "../ARM_System/ARM/ARM_System.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw17|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw16|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw15|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw14|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw13|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw12|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw11|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw10|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw9|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw8|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw7|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw6|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw5|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw4|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw3|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw2|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw1|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:sw0|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:key3|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:key2|c_state.S15" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ARM_System|GPIO:uGPIO|key_detect:key1|c_state.S15" was synthesized away
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX0_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX1_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX2_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX3_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX4_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX5_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX6_R[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "GPIO:uGPIO|HEX7_R[7]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|ALU32bit:ALU". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALU_A[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALU_A[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALU_B[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALU_B[0]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|ALUopdecoder:ALUopDecoder". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALUop_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALUop_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|ALUop_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|BL" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|stage_register_exmem:EXMEM". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|signextmux:Extend". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|stage_register_idex:IDEX". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|stage_register_ifid:IFID". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|stage_register_memwb:MEMWB". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|register_4bit:NZCVRegister". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|NZCVWrite" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|PCNext[1][31]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][16]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][17]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][18]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][19]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][20]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][21]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][22]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][23]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][24]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][25]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][26]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][27]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][28]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][29]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][30]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|PCNext[0][31]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|Result_W[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|Result_W[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUOut_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUResult_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUSrc1_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ALUSrc2_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_InstOp_D[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_InstOp_D[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_InstOp_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_InstOp_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_MemRead_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_MemWrite_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_MemtoReg_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_NZCV[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_NZCV[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_NZCV[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_NZCV[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_PCSrc_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_ReadData_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_RegWrite_D" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WA3_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_WriteData_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_imm32_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read1_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_read2_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_shmt5_D[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_shmt5_D[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_shmt5_D[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_shmt5_D[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_shmt5_D[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|i_wire_pc[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|immSrc_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|immSrc_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|inst[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memaddr[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memread" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|memwrite" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_ALUOut_W[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_Cond_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_Cond_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_Cond_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_Cond_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_InstOp_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_InstOp_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_InstOp_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_InstOp_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_MemRead_E" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_MemWrite_E" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_MemtoReg_E" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_MemtoReg_M" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_NZCV[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_NZCV[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_NZCV[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_NZCV[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_RegWrite_E" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_RegWrite_M" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_RegWrite_W" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_W[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_W[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_W[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WA3_W[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_WriteData_M[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_imm32_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_inst_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read1_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_read2_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_shmt5_E[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_shmt5_E[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_shmt5_E[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_shmt5_E[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_shmt5_E[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|o_wire_pc[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|pc[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|readdata[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|reg1_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|reg1_D[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|reg2_D[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|reg2_D[0]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|registerfile:registerFile". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[19]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[18]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[17]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[16]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|writedata[0]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc1". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|ALUSrc2". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|BL". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|InstOp[0]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|Flags[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|Flags[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|Flags[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|Flags[0]" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|Equal0". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|Equal1" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|MemRead". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|MemWrite". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|MemtoReg" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|NZCVWrite". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|PCSrc" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|RegSrc1" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|RegSrc2" in design.
Warning: Compiler packed, optimized or synthesized away node "armreduced:arm_cpu|newControlUnit:ControlUnit|RegWrite". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|immSrc[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|immSrc[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[26]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[25]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[24]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[23]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[22]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[21]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|newControlUnit:ControlUnit|inst[20]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[31]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[30]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[29]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[28]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[27]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[26]" in design.
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[12]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|UART_RXD"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[0]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[1]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|KEY[1]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[2]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|KEY[2]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[3]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|KEY[3]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[4]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[5]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[6]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[7]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[8]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[9]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[10]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[11]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[15]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[16]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[17]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[13]"
Warning: Can't find signal in vector source file for input pin "|ARM_System|SW[14]"
Info: System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored.
Info: System task: Time: 0  Instance: pll0|altpll_component|pll
Info: System task:  Note : CycloneII PLL is enabled
Info: System task: Time: 0  Instance: pll0|altpll_component|pll
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: System task:  Note : CycloneII PLL locked to incoming clock
Info: System task: Time: 206690  Instance: pll0|altpll_component|pll
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.95 %
Info: Number of transitions in simulation is 203190
Info: Quartus II Simulator was successful. 0 errors, 1109 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Tue Jun 13 05:34:08 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


