`timescale 1ns / 1ps
module RCA_TB();
reg [3:0] a,b;
reg cin;
wire [3:0] sum;
wire cout;


RCA4 UUT(.a(a),.b(b),.cin(cin),.sum(sum),.cout(cout));
initial begin
    a=4'b0000; b=4'b0000; cin=0;
    #100
    a=4'b0100; b=4'b1011; cin=1;
    #100
    a=4'b1011; b=4'b1001; cin=0;
    #100
    a=4'b0000; b=4'b1111; cin=1;
end

endmodule