Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Kenne\labs-and-homework-KennethVincent\quartus\pwm\soc_system.qsys --block-symbol-file --output-directory=C:\Users\Kenne\labs-and-homework-KennethVincent\quartus\pwm\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading pwm/soc_system.qsys
Progress: Reading input file
Progress: Adding fpga_clk [clock_source 23.1]
Progress: Parameterizing module fpga_clk
Progress: Adding hps [altera_hps 23.1]
Progress: Parameterizing module hps
Progress: Adding jtag_mm1 [altera_jtag_avalon_master 23.1]
Progress: Parameterizing module jtag_mm1
Progress: Adding pwd_controller_avalon_0 [pwd_controller_avalon 1.0]
Progress: Parameterizing module pwd_controller_avalon_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Kenne\labs-and-homework-KennethVincent\quartus\pwm\soc_system.qsys --synthesis=VHDL --output-directory=C:\Users\Kenne\labs-and-homework-KennethVincent\quartus\pwm\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading pwm/soc_system.qsys
Progress: Reading input file
Progress: Adding fpga_clk [clock_source 23.1]
Progress: Parameterizing module fpga_clk
Progress: Adding hps [altera_hps 23.1]
Progress: Parameterizing module hps
Progress: Adding jtag_mm1 [altera_jtag_avalon_master 23.1]
Progress: Parameterizing module jtag_mm1
Progress: Adding pwd_controller_avalon_0 [pwd_controller_avalon 1.0]
Progress: Parameterizing module pwd_controller_avalon_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: jtag_mm1: "soc_system" instantiated altera_jtag_avalon_master "jtag_mm1"
Info: pwd_controller_avalon_0: "soc_system" instantiated pwd_controller_avalon "pwd_controller_avalon_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "jtag_mm1" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_mm1" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_mm1" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_mm1" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_mm1" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_mm1" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_mm1" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_mm1" instantiated channel_adapter "p2b_adapter"
Info: jtag_mm1_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "jtag_mm1_master_translator"
Info: pwd_controller_avalon_0_pwd_controller_avalon0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pwd_controller_avalon_0_pwd_controller_avalon0_translator"
Info: hps_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_lw_axi_master_agent"
Info: jtag_mm1_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "jtag_mm1_master_agent"
Info: pwd_controller_avalon_0_pwd_controller_avalon0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pwd_controller_avalon_0_pwd_controller_avalon0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: pwd_controller_avalon_0_pwd_controller_avalon0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pwd_controller_avalon_0_pwd_controller_avalon0_burst_adapter"
Info: Reusing file C:/Users/Kenne/labs-and-homework-KennethVincent/quartus/pwm/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Kenne/labs-and-homework-KennethVincent/quartus/pwm/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Kenne/labs-and-homework-KennethVincent/quartus/pwm/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Kenne/labs-and-homework-KennethVincent/quartus/pwm/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 31 modules, 95 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
