// Seed: 1709985762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_0 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2,
    _id_3,
    access,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  or primCall (id_1, id_13, id_12, id_2, id_6, id_7);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_10,
      id_1
  );
  inout wire id_2;
  inout wire id_1;
  logic id_14 = id_7;
  assign id_14[id_3==1] = "";
  logic [-1 'b0 : 1] id_15;
  ;
endmodule
