-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s is
port (
    ap_ready : OUT STD_LOGIC;
    layer3_out_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_34_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_35_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_37_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_40_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_43_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_44_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_47_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_48_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_49_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_52_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_58_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_59_val : IN STD_LOGIC_VECTOR (11 downto 0);
    layer3_out_61_val : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_254_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_1_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_1_fu_272_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_2_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_290_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_3_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_3_fu_308_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_4_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_326_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_5_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_5_fu_344_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_6_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_6_fu_362_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_7_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_7_fu_380_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_8_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_398_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_9_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_416_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_10_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_10_fu_434_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_11_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_11_fu_452_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_12_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_12_fu_470_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_13_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_13_fu_488_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_14_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_14_fu_506_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_15_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_15_fu_524_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_16_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_16_fu_542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_17_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_17_fu_560_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_18_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_18_fu_578_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_19_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_19_fu_596_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_20_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_20_fu_614_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_21_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_21_fu_632_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_22_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_22_fu_650_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_23_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_23_fu_668_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_24_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_24_fu_686_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_25_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_25_fu_704_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_26_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_26_fu_722_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_27_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_27_fu_740_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_28_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_28_fu_758_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_fu_258_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_1_fu_276_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_2_fu_294_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_3_fu_312_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_4_fu_330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_5_fu_348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_6_fu_366_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_7_fu_384_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_8_fu_402_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_9_fu_420_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_10_fu_438_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_11_fu_456_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_12_fu_474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_13_fu_492_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_14_fu_510_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_15_fu_528_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_16_fu_546_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_17_fu_564_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_18_fu_582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_19_fu_600_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_20_fu_618_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_21_fu_636_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_22_fu_654_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_23_fu_672_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_24_fu_690_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_25_fu_708_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_26_fu_726_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_27_fu_744_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln45_28_fu_762_p3 : STD_LOGIC_VECTOR (9 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_258_p3;
    ap_return_1 <= select_ln45_1_fu_276_p3;
    ap_return_10 <= select_ln45_10_fu_438_p3;
    ap_return_11 <= select_ln45_11_fu_456_p3;
    ap_return_12 <= select_ln45_12_fu_474_p3;
    ap_return_13 <= select_ln45_13_fu_492_p3;
    ap_return_14 <= select_ln45_14_fu_510_p3;
    ap_return_15 <= select_ln45_15_fu_528_p3;
    ap_return_16 <= select_ln45_16_fu_546_p3;
    ap_return_17 <= select_ln45_17_fu_564_p3;
    ap_return_18 <= select_ln45_18_fu_582_p3;
    ap_return_19 <= select_ln45_19_fu_600_p3;
    ap_return_2 <= select_ln45_2_fu_294_p3;
    ap_return_20 <= select_ln45_20_fu_618_p3;
    ap_return_21 <= select_ln45_21_fu_636_p3;
    ap_return_22 <= select_ln45_22_fu_654_p3;
    ap_return_23 <= select_ln45_23_fu_672_p3;
    ap_return_24 <= select_ln45_24_fu_690_p3;
    ap_return_25 <= select_ln45_25_fu_708_p3;
    ap_return_26 <= select_ln45_26_fu_726_p3;
    ap_return_27 <= select_ln45_27_fu_744_p3;
    ap_return_28 <= select_ln45_28_fu_762_p3;
    ap_return_3 <= select_ln45_3_fu_312_p3;
    ap_return_4 <= select_ln45_4_fu_330_p3;
    ap_return_5 <= select_ln45_5_fu_348_p3;
    ap_return_6 <= select_ln45_6_fu_366_p3;
    ap_return_7 <= select_ln45_7_fu_384_p3;
    ap_return_8 <= select_ln45_8_fu_402_p3;
    ap_return_9 <= select_ln45_9_fu_420_p3;
    icmp_ln45_10_fu_428_p2 <= "1" when (signed(layer3_out_23_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_11_fu_446_p2 <= "1" when (signed(layer3_out_24_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_12_fu_464_p2 <= "1" when (signed(layer3_out_26_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_13_fu_482_p2 <= "1" when (signed(layer3_out_27_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_14_fu_500_p2 <= "1" when (signed(layer3_out_28_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_15_fu_518_p2 <= "1" when (signed(layer3_out_31_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_16_fu_536_p2 <= "1" when (signed(layer3_out_34_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_17_fu_554_p2 <= "1" when (signed(layer3_out_35_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_18_fu_572_p2 <= "1" when (signed(layer3_out_37_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_19_fu_590_p2 <= "1" when (signed(layer3_out_40_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_1_fu_266_p2 <= "1" when (signed(layer3_out_2_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_20_fu_608_p2 <= "1" when (signed(layer3_out_43_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_21_fu_626_p2 <= "1" when (signed(layer3_out_44_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_22_fu_644_p2 <= "1" when (signed(layer3_out_47_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_23_fu_662_p2 <= "1" when (signed(layer3_out_48_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_24_fu_680_p2 <= "1" when (signed(layer3_out_49_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_25_fu_698_p2 <= "1" when (signed(layer3_out_52_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_26_fu_716_p2 <= "1" when (signed(layer3_out_58_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_27_fu_734_p2 <= "1" when (signed(layer3_out_59_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_28_fu_752_p2 <= "1" when (signed(layer3_out_61_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_2_fu_284_p2 <= "1" when (signed(layer3_out_4_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_3_fu_302_p2 <= "1" when (signed(layer3_out_5_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_4_fu_320_p2 <= "1" when (signed(layer3_out_7_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_5_fu_338_p2 <= "1" when (signed(layer3_out_8_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_6_fu_356_p2 <= "1" when (signed(layer3_out_9_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_7_fu_374_p2 <= "1" when (signed(layer3_out_10_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_8_fu_392_p2 <= "1" when (signed(layer3_out_12_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_9_fu_410_p2 <= "1" when (signed(layer3_out_14_val) > signed(ap_const_lv12_0)) else "0";
    icmp_ln45_fu_248_p2 <= "1" when (signed(layer3_out_0_val) > signed(ap_const_lv12_0)) else "0";
    select_ln45_10_fu_438_p3 <= 
        trunc_ln46_10_fu_434_p1 when (icmp_ln45_10_fu_428_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_11_fu_456_p3 <= 
        trunc_ln46_11_fu_452_p1 when (icmp_ln45_11_fu_446_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_12_fu_474_p3 <= 
        trunc_ln46_12_fu_470_p1 when (icmp_ln45_12_fu_464_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_13_fu_492_p3 <= 
        trunc_ln46_13_fu_488_p1 when (icmp_ln45_13_fu_482_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_14_fu_510_p3 <= 
        trunc_ln46_14_fu_506_p1 when (icmp_ln45_14_fu_500_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_15_fu_528_p3 <= 
        trunc_ln46_15_fu_524_p1 when (icmp_ln45_15_fu_518_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_16_fu_546_p3 <= 
        trunc_ln46_16_fu_542_p1 when (icmp_ln45_16_fu_536_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_17_fu_564_p3 <= 
        trunc_ln46_17_fu_560_p1 when (icmp_ln45_17_fu_554_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_18_fu_582_p3 <= 
        trunc_ln46_18_fu_578_p1 when (icmp_ln45_18_fu_572_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_19_fu_600_p3 <= 
        trunc_ln46_19_fu_596_p1 when (icmp_ln45_19_fu_590_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_1_fu_276_p3 <= 
        trunc_ln46_1_fu_272_p1 when (icmp_ln45_1_fu_266_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_20_fu_618_p3 <= 
        trunc_ln46_20_fu_614_p1 when (icmp_ln45_20_fu_608_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_21_fu_636_p3 <= 
        trunc_ln46_21_fu_632_p1 when (icmp_ln45_21_fu_626_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_22_fu_654_p3 <= 
        trunc_ln46_22_fu_650_p1 when (icmp_ln45_22_fu_644_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_23_fu_672_p3 <= 
        trunc_ln46_23_fu_668_p1 when (icmp_ln45_23_fu_662_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_24_fu_690_p3 <= 
        trunc_ln46_24_fu_686_p1 when (icmp_ln45_24_fu_680_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_25_fu_708_p3 <= 
        trunc_ln46_25_fu_704_p1 when (icmp_ln45_25_fu_698_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_26_fu_726_p3 <= 
        trunc_ln46_26_fu_722_p1 when (icmp_ln45_26_fu_716_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_27_fu_744_p3 <= 
        trunc_ln46_27_fu_740_p1 when (icmp_ln45_27_fu_734_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_28_fu_762_p3 <= 
        trunc_ln46_28_fu_758_p1 when (icmp_ln45_28_fu_752_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_2_fu_294_p3 <= 
        trunc_ln46_2_fu_290_p1 when (icmp_ln45_2_fu_284_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_3_fu_312_p3 <= 
        trunc_ln46_3_fu_308_p1 when (icmp_ln45_3_fu_302_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_4_fu_330_p3 <= 
        trunc_ln46_4_fu_326_p1 when (icmp_ln45_4_fu_320_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_5_fu_348_p3 <= 
        trunc_ln46_5_fu_344_p1 when (icmp_ln45_5_fu_338_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_6_fu_366_p3 <= 
        trunc_ln46_6_fu_362_p1 when (icmp_ln45_6_fu_356_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_7_fu_384_p3 <= 
        trunc_ln46_7_fu_380_p1 when (icmp_ln45_7_fu_374_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_8_fu_402_p3 <= 
        trunc_ln46_8_fu_398_p1 when (icmp_ln45_8_fu_392_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_9_fu_420_p3 <= 
        trunc_ln46_9_fu_416_p1 when (icmp_ln45_9_fu_410_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln45_fu_258_p3 <= 
        trunc_ln46_fu_254_p1 when (icmp_ln45_fu_248_p2(0) = '1') else 
        ap_const_lv10_0;
    trunc_ln46_10_fu_434_p1 <= layer3_out_23_val(10 - 1 downto 0);
    trunc_ln46_11_fu_452_p1 <= layer3_out_24_val(10 - 1 downto 0);
    trunc_ln46_12_fu_470_p1 <= layer3_out_26_val(10 - 1 downto 0);
    trunc_ln46_13_fu_488_p1 <= layer3_out_27_val(10 - 1 downto 0);
    trunc_ln46_14_fu_506_p1 <= layer3_out_28_val(10 - 1 downto 0);
    trunc_ln46_15_fu_524_p1 <= layer3_out_31_val(10 - 1 downto 0);
    trunc_ln46_16_fu_542_p1 <= layer3_out_34_val(10 - 1 downto 0);
    trunc_ln46_17_fu_560_p1 <= layer3_out_35_val(10 - 1 downto 0);
    trunc_ln46_18_fu_578_p1 <= layer3_out_37_val(10 - 1 downto 0);
    trunc_ln46_19_fu_596_p1 <= layer3_out_40_val(10 - 1 downto 0);
    trunc_ln46_1_fu_272_p1 <= layer3_out_2_val(10 - 1 downto 0);
    trunc_ln46_20_fu_614_p1 <= layer3_out_43_val(10 - 1 downto 0);
    trunc_ln46_21_fu_632_p1 <= layer3_out_44_val(10 - 1 downto 0);
    trunc_ln46_22_fu_650_p1 <= layer3_out_47_val(10 - 1 downto 0);
    trunc_ln46_23_fu_668_p1 <= layer3_out_48_val(10 - 1 downto 0);
    trunc_ln46_24_fu_686_p1 <= layer3_out_49_val(10 - 1 downto 0);
    trunc_ln46_25_fu_704_p1 <= layer3_out_52_val(10 - 1 downto 0);
    trunc_ln46_26_fu_722_p1 <= layer3_out_58_val(10 - 1 downto 0);
    trunc_ln46_27_fu_740_p1 <= layer3_out_59_val(10 - 1 downto 0);
    trunc_ln46_28_fu_758_p1 <= layer3_out_61_val(10 - 1 downto 0);
    trunc_ln46_2_fu_290_p1 <= layer3_out_4_val(10 - 1 downto 0);
    trunc_ln46_3_fu_308_p1 <= layer3_out_5_val(10 - 1 downto 0);
    trunc_ln46_4_fu_326_p1 <= layer3_out_7_val(10 - 1 downto 0);
    trunc_ln46_5_fu_344_p1 <= layer3_out_8_val(10 - 1 downto 0);
    trunc_ln46_6_fu_362_p1 <= layer3_out_9_val(10 - 1 downto 0);
    trunc_ln46_7_fu_380_p1 <= layer3_out_10_val(10 - 1 downto 0);
    trunc_ln46_8_fu_398_p1 <= layer3_out_12_val(10 - 1 downto 0);
    trunc_ln46_9_fu_416_p1 <= layer3_out_14_val(10 - 1 downto 0);
    trunc_ln46_fu_254_p1 <= layer3_out_0_val(10 - 1 downto 0);
end behav;
