Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 16:52:44 2020
| Host         : DESKTOP-5PA8C12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.755        0.000                      0                  989        0.122        0.000                      0                  989        3.000        0.000                       0                   494  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_65mhz_mod/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65mhz_mod/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz         6.262        0.000                      0                   57        0.122        0.000                      0                   57        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_65mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                       3.755        0.000                      0                  932        0.217        0.000                      0                  932        4.500        0.000                       0                   453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_mod/inst/clk_in1
  To Clock:  clk_65mhz_mod/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_mod/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_65mhz_mod/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.253ns (24.943%)  route 6.780ns (75.057%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 16.912 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  xvga_mod/hcount_out_reg[1]/Q
                         net (fo=72, routed)          3.052     5.176    xvga_mod/Q[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.295     5.471 r  xvga_mod/rgb[11]_i_118/O
                         net (fo=1, routed)           0.000     5.471    xvga_mod/rgb[11]_i_118_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.984 r  xvga_mod/rgb_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.984    xvga_mod/rgb_reg[11]_i_43_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 f  xvga_mod/rgb_reg[11]_i_15/CO[1]
                         net (fo=4, routed)           1.028     7.169    xvga_mod/rgb_reg[11]_i_15_n_2
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.360     7.529 f  xvga_mod/rgb[11]_i_4/O
                         net (fo=4, routed)           1.385     8.914    xvga_mod/rgb[11]_i_4_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I4_O)        0.326     9.240 r  xvga_mod/rgb[3]_i_2/O
                         net (fo=1, routed)           1.314    10.554    xvga_mod/rgb[3]_i_2_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.678 r  xvga_mod/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    10.678    pixel[3]
    SLICE_X10Y94         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.524    16.912    clk_65mhz
    SLICE_X10Y94         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.079    16.991    
                         clock uncertainty           -0.132    16.859    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081    16.940    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.940    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 1.805ns (21.200%)  route 6.709ns (78.800%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 16.910 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     1.644    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.162 r  xvga_mod/hcount_out_reg[7]/Q
                         net (fo=57, routed)          3.477     5.639    xvga_mod/Q[7]
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.124     5.763 r  xvga_mod/i__carry__0_i_2__9/O
                         net (fo=1, routed)           0.000     5.763    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1_1[2]
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.139 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.139    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.368 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.954     7.323    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.310     7.633 f  display_mod/blob_ASharp/rgb[11]_i_2/O
                         net (fo=8, routed)           1.600     9.233    display_mod/blob_ASharp/hcount_out_reg[10]
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.124     9.357 r  display_mod/blob_ASharp/rgb[7]_i_6/O
                         net (fo=2, routed)           0.678    10.034    xvga_mod/rgb_reg[4]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124    10.158 r  xvga_mod/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.158    pixel[4]
    SLICE_X9Y97          FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.522    16.910    clk_65mhz
    SLICE_X9Y97          FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.079    16.989    
                         clock uncertainty           -0.132    16.857    
    SLICE_X9Y97          FDRE (Setup_fdre_C_D)        0.031    16.888    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.253ns (26.645%)  route 6.203ns (73.355%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 16.912 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  xvga_mod/hcount_out_reg[1]/Q
                         net (fo=72, routed)          3.052     5.176    xvga_mod/Q[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I0_O)        0.295     5.471 r  xvga_mod/rgb[11]_i_118/O
                         net (fo=1, routed)           0.000     5.471    xvga_mod/rgb[11]_i_118_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.984 r  xvga_mod/rgb_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.984    xvga_mod/rgb_reg[11]_i_43_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.141 r  xvga_mod/rgb_reg[11]_i_15/CO[1]
                         net (fo=4, routed)           1.028     7.169    xvga_mod/rgb_reg[11]_i_15_n_2
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.360     7.529 r  xvga_mod/rgb[11]_i_4/O
                         net (fo=4, routed)           1.110     8.639    xvga_mod/rgb[11]_i_4_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.326     8.965 r  xvga_mod/rgb[9]_i_2/O
                         net (fo=1, routed)           1.012     9.977    xvga_mod/display_mod/GPix[9]
    SLICE_X11Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.101 r  xvga_mod/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    10.101    pixel[9]
    SLICE_X11Y95         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.524    16.912    clk_65mhz
    SLICE_X11Y95         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.079    16.991    
                         clock uncertainty           -0.132    16.859    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.031    16.890    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.922ns (22.815%)  route 6.502ns (77.185%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 16.910 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     1.644    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.162 r  xvga_mod/hcount_out_reg[2]/Q
                         net (fo=71, routed)          3.264     5.426    xvga_mod/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     5.550 r  xvga_mod/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000     5.550    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.926 r  display_mod/blob_B/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.927    display_mod/blob_B/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.044 r  display_mod/blob_B/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.044    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.273 r  display_mod/blob_B/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.793     7.065    xvga_mod/rgb[7]_i_6_0[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.310     7.375 f  xvga_mod/rgb[11]_i_13/O
                         net (fo=5, routed)           1.341     8.717    xvga_mod/hcount_out_reg[10]_2
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.841 r  xvga_mod/rgb[7]_i_5/O
                         net (fo=2, routed)           1.104     9.945    xvga_mod/rgb[7]_i_5_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.069 r  xvga_mod/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    10.069    pixel[7]
    SLICE_X9Y97          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.522    16.910    clk_65mhz
    SLICE_X9Y97          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.079    16.989    
                         clock uncertainty           -0.132    16.857    
    SLICE_X9Y97          FDRE (Setup_fdre_C_D)        0.031    16.888    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 1.922ns (22.761%)  route 6.522ns (77.239%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 16.912 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     1.644    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.162 r  xvga_mod/hcount_out_reg[2]/Q
                         net (fo=71, routed)          3.264     5.426    xvga_mod/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     5.550 r  xvga_mod/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000     5.550    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.926 r  display_mod/blob_B/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.927    display_mod/blob_B/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.044 r  display_mod/blob_B/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.044    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.273 r  display_mod/blob_B/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.793     7.065    xvga_mod/rgb[7]_i_6_0[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.310     7.375 f  xvga_mod/rgb[11]_i_13/O
                         net (fo=5, routed)           1.340     8.716    xvga_mod/hcount_out_reg[10]_2
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.840 r  xvga_mod/rgb[3]_i_4/O
                         net (fo=2, routed)           1.125     9.965    xvga_mod/rgb[3]_i_4_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.124    10.089 r  xvga_mod/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    10.089    pixel[1]
    SLICE_X10Y94         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.524    16.912    clk_65mhz
    SLICE_X10Y94         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.079    16.991    
                         clock uncertainty           -0.132    16.859    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.077    16.936    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.922ns (25.998%)  route 5.471ns (74.002%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 16.912 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     1.644    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.518     2.162 r  xvga_mod/hcount_out_reg[2]/Q
                         net (fo=71, routed)          3.264     5.426    xvga_mod/Q[2]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     5.550 r  xvga_mod/i__carry_i_1__11/O
                         net (fo=1, routed)           0.000     5.550    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.926 r  display_mod/blob_B/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.927    display_mod/blob_B/p_1_out_inferred__0/i__carry_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.044 r  display_mod/blob_B/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.044    display_mod/blob_B/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.273 f  display_mod/blob_B/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.793     7.065    xvga_mod/rgb[7]_i_6_0[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.310     7.375 r  xvga_mod/rgb[11]_i_13/O
                         net (fo=5, routed)           0.563     7.938    xvga_mod/hcount_out_reg[10]_2
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     8.062 r  xvga_mod/rgb[11]_i_3/O
                         net (fo=2, routed)           0.851     8.913    xvga_mod/rgb[11]_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  xvga_mod/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     9.037    pixel[11]
    SLICE_X11Y95         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.524    16.912    clk_65mhz
    SLICE_X11Y95         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.079    16.991    
                         clock uncertainty           -0.132    16.859    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.029    16.888    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.087ns (31.780%)  route 4.480ns (68.220%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y92         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.037     3.161    xvga_mod/Q[4]
    SLICE_X12Y90         LUT4 (Prop_lut4_I2_O)        0.321     3.482 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.641     4.123    xvga_mod/hblank_i_4_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.354     4.477 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.154     4.631    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.326     4.957 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.176     6.133    xvga_mod/hreset
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.257 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.659     6.916    xvga_mod/vblank_i_5_n_0
    SLICE_X13Y94         LUT4 (Prop_lut4_I3_O)        0.152     7.068 r  xvga_mod/vsync_out_i_2/O
                         net (fo=1, routed)           0.812     7.880    xvga_mod/vsync_out_i_2_n_0
    SLICE_X13Y96         LUT4 (Prop_lut4_I1_O)        0.332     8.212 r  xvga_mod/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     8.212    xvga_mod/vsync_out_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.521    16.909    xvga_mod/CLK
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.132    16.874    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    16.903    xvga_mod/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.851ns (32.086%)  route 3.918ns (67.914%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y92         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.037     3.161    xvga_mod/Q[4]
    SLICE_X12Y90         LUT4 (Prop_lut4_I2_O)        0.321     3.482 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.641     4.123    xvga_mod/hblank_i_4_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.354     4.477 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.154     4.631    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.326     4.957 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.176     6.133    xvga_mod/hreset
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.257 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     6.431    xvga_mod/vblank_i_5_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.555 r  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.206     6.761    xvga_mod/vreset
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  xvga_mod/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.529     7.414    xvga_mod/vcount_out0
    SLICE_X12Y94         FDRE                                         r  xvga_mod/vcount_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.521    16.909    xvga_mod/CLK
    SLICE_X12Y94         FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.132    16.874    
    SLICE_X12Y94         FDRE (Setup_fdre_C_R)       -0.524    16.350    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.851ns (30.331%)  route 4.252ns (69.669%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y92         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.037     3.161    xvga_mod/Q[4]
    SLICE_X12Y90         LUT4 (Prop_lut4_I2_O)        0.321     3.482 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.641     4.123    xvga_mod/hblank_i_4_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.354     4.477 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.154     4.631    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.326     4.957 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.176     6.133    xvga_mod/hreset
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.257 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     6.431    xvga_mod/vblank_i_5_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.555 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.690     7.245    xvga_mod/vreset
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.369 r  xvga_mod/vcount_out[0]_i_1/O
                         net (fo=1, routed)           0.379     7.748    xvga_mod/vcount_out[0]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  xvga_mod/vcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.521    16.909    xvga_mod/CLK
    SLICE_X13Y94         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.132    16.874    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.067    16.807    xvga_mod/vcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 1.851ns (30.524%)  route 4.213ns (69.476%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     1.645    xvga_mod/CLK
    SLICE_X12Y92         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.037     3.161    xvga_mod/Q[4]
    SLICE_X12Y90         LUT4 (Prop_lut4_I2_O)        0.321     3.482 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.641     4.123    xvga_mod/hblank_i_4_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.354     4.477 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.154     4.631    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.326     4.957 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.176     6.133    xvga_mod/hreset
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.257 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     6.431    xvga_mod/vblank_i_5_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.555 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          1.030     7.585    xvga_mod/vreset
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  xvga_mod/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.709    xvga_mod/vcount_out[4]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  xvga_mod/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.521    16.909    xvga_mod/CLK
    SLICE_X13Y94         FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.132    16.874    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)        0.032    16.906    xvga_mod/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.906    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  9.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga_mod/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.573     0.575    xvga_mod/CLK
    SLICE_X13Y93         FDRE                                         r  xvga_mod/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  xvga_mod/blank_out_reg/Q
                         net (fo=1, routed)           0.056     0.771    blank
    SLICE_X13Y93         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.844     0.846    clk_65mhz
    SLICE_X13Y93         FDRE                                         r  b_reg/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.075     0.650    b_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X13Y91         FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.067     0.782    hsync
    SLICE_X13Y91         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    clk_65mhz
    SLICE_X13Y91         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.271     0.574    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.075     0.649    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.439%)  route 0.117ns (38.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.573     0.575    xvga_mod/CLK
    SLICE_X13Y94         FDRE                                         r  xvga_mod/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  xvga_mod/vcount_out_reg[2]/Q
                         net (fo=61, routed)          0.117     0.832    xvga_mod/vcount_out_reg[9]_0[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.877 r  xvga_mod/vcount_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.877    xvga_mod/p_0_in__1[5]
    SLICE_X12Y94         FDRE                                         r  xvga_mod/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.844     0.846    xvga_mod/CLK
    SLICE_X12Y94         FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.120     0.708    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X13Y91         FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.167     0.882    xvga_mod/hsync
    SLICE_X13Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.927 r  xvga_mod/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.927    xvga_mod/hsync_out_i_1_n_0
    SLICE_X13Y91         FDRE                                         r  xvga_mod/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X13Y91         FDRE                                         r  xvga_mod/hsync_out_reg/C
                         clock pessimism             -0.271     0.574    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.091     0.665    xvga_mod/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga_mod/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.573     0.575    xvga_mod/CLK
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  xvga_mod/vsync_out_reg/Q
                         net (fo=2, routed)           0.168     0.884    xvga_mod/vsync
    SLICE_X13Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.929 r  xvga_mod/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.929    xvga_mod/vsync_out_i_1_n_0
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.844     0.846    xvga_mod/CLK
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/C
                         clock pessimism             -0.271     0.575    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.091     0.666    xvga_mod/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga_mod/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.977%)  route 0.230ns (62.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.573     0.575    xvga_mod/CLK
    SLICE_X13Y96         FDRE                                         r  xvga_mod/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  xvga_mod/vsync_out_reg/Q
                         net (fo=2, routed)           0.230     0.946    vsync
    SLICE_X12Y97         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    clk_65mhz
    SLICE_X12Y97         FDRE                                         r  vs_reg/C
                         clock pessimism             -0.255     0.592    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.090     0.682    vs_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.148     0.722 r  xvga_mod/hcount_out_reg[9]/Q
                         net (fo=44, routed)          0.138     0.860    xvga_mod/hcount[9]
    SLICE_X12Y91         LUT6 (Prop_lut6_I4_O)        0.099     0.959 r  xvga_mod/hcount_out[10]_i_2/O
                         net (fo=1, routed)           0.000     0.959    xvga_mod/p_0_in__0[10]
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[10]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X12Y91         FDRE (Hold_fdre_C_D)         0.121     0.695    xvga_mod/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.390%)  route 0.198ns (48.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga_mod/hcount_out_reg[0]/Q
                         net (fo=60, routed)          0.198     0.935    xvga_mod/Q[0]
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.980 r  xvga_mod/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.980    xvga_mod/p_0_in__0[2]
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.120     0.710    xvga_mod/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.890%)  route 0.202ns (49.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga_mod/hcount_out_reg[0]/Q
                         net (fo=60, routed)          0.202     0.939    xvga_mod/Q[0]
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.984 r  xvga_mod/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.984    xvga_mod/p_0_in__0[5]
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X12Y90         FDRE                                         r  xvga_mod/hcount_out_reg[5]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.121     0.711    xvga_mod/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga_mod/hcount_out_reg[0]/Q
                         net (fo=60, routed)          0.202     0.939    xvga_mod/Q[0]
    SLICE_X12Y91         LUT2 (Prop_lut2_I0_O)        0.043     0.982 r  xvga_mod/hcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.982    xvga_mod/p_0_in__0[1]
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X12Y91         FDRE                                         r  xvga_mod/hcount_out_reg[1]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X12Y91         FDRE (Hold_fdre_C_D)         0.131     0.705    xvga_mod/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65mhz_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y93     b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y91     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y93     xvga_mod/vblank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y94     xvga_mod/vcount_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y92     xvga_mod/vcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y94     xvga_mod/vcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y94     xvga_mod/vcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y94     xvga_mod/vcount_out_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y91     hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y91     hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     xvga_mod/vblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     xvga_mod/vblank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y92     xvga_mod/vcount_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y92     xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y91     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y91     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y93     xvga_mod/vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y92     xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y92     xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y94     xvga_mod/vcount_out_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.897ns (15.266%)  route 4.979ns (84.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         3.066    11.192    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.506    14.929    oc4/toneAs/clk_100mhz
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.947    oc4/toneAs/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.897ns (15.266%)  route 4.979ns (84.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         3.066    11.192    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.506    14.929    oc4/toneAs/clk_100mhz
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.947    oc4/toneAs/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.897ns (15.266%)  route 4.979ns (84.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         3.066    11.192    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.506    14.929    oc4/toneAs/clk_100mhz
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.947    oc4/toneAs/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.897ns (15.266%)  route 4.979ns (84.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         3.066    11.192    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.506    14.929    oc4/toneAs/clk_100mhz
    SLICE_X33Y72         FDRE                                         r  oc4/toneAs/phase_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.947    oc4/toneAs/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 oc4/toneB/phase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp_out__153_carry__0_i_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.470ns (47.397%)  route 2.741ns (52.603%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.719     5.322    oc4/toneB/clk_100mhz
    SLICE_X7Y64          FDRE                                         r  oc4/toneB/phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  oc4/toneB/phase_reg[1]/Q
                         net (fo=3, routed)           0.773     6.551    oc4/toneB/phase_reg[1]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  oc4/toneB/amp_out__153_carry__0_i_63/O
                         net (fo=1, routed)           0.000     6.675    oc4/toneB/amp_out__153_carry__0_i_63_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.208 r  oc4/toneB/amp_out__153_carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.208    oc4/toneB/amp_out__153_carry__0_i_58_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  oc4/toneB/amp_out__153_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.325    oc4/toneB/amp_out__153_carry__0_i_55_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  oc4/toneB/amp_out__153_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.442    oc4/toneB/amp_out__153_carry__0_i_49_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  oc4/toneB/amp_out__153_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.559    oc4/toneB/amp_out__153_carry__0_i_45_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  oc4/toneB/amp_out__153_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.676    oc4/toneB/amp_out__153_carry__0_i_38_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  oc4/toneB/amp_out__153_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.793    oc4/toneB/amp_out__153_carry__0_i_33_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  oc4/toneB/amp_out__153_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.910    oc4/toneB/amp_out__153_carry__0_i_27_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.233 r  oc4/toneB/amp_out__153_carry__0_i_26/O[1]
                         net (fo=1, routed)           1.111     9.344    oc4_n_96
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.332     9.676 r  amp_out__153_carry__0_i_17/O
                         net (fo=1, routed)           0.857    10.533    amp_out__153_carry__0_i_17_n_0
    RAMB18_X0Y30         RAMB18E1                                     r  amp_out__153_carry__0_i_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544    14.966    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  amp_out__153_carry__0_i_5/CLKBWRCLK
                         clock pessimism              0.259    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    14.416    amp_out__153_carry__0_i_5
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.897ns (15.638%)  route 4.839ns (84.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         2.926    11.053    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.505    14.928    oc4/toneAs/clk_100mhz
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.946    oc4/toneAs/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.897ns (15.638%)  route 4.839ns (84.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         2.926    11.053    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.505    14.928    oc4/toneAs/clk_100mhz
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.946    oc4/toneAs/phase_reg[5]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.897ns (15.638%)  route 4.839ns (84.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         2.926    11.053    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.505    14.928    oc4/toneAs/clk_100mhz
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[6]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.946    oc4/toneAs/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 sample_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.897ns (15.638%)  route 4.839ns (84.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.714     5.317    clk_100mhz_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  sample_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     5.795 f  sample_counter_reg[13]/Q
                         net (fo=3, routed)           1.331     7.126    oc4/toneAs/phase_reg[0]_0[13]
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.295     7.421 r  oc4/toneAs/phase[1]_i_4/O
                         net (fo=1, routed)           0.582     8.003    oc4/toneAs/phase[1]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.127 r  oc4/toneAs/phase[1]_i_1/O
                         net (fo=377, routed)         2.926    11.053    oc4/toneAs/sample_counter_reg[0]
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.505    14.928    oc4/toneAs/clk_100mhz
    SLICE_X33Y73         FDRE                                         r  oc4/toneAs/phase_reg[7]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.946    oc4/toneAs/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 oc4/toneB/phase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp_out__153_carry__0_i_5/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 2.240ns (43.457%)  route 2.915ns (56.543%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.719     5.322    oc4/toneB/clk_100mhz
    SLICE_X7Y64          FDRE                                         r  oc4/toneB/phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  oc4/toneB/phase_reg[1]/Q
                         net (fo=3, routed)           0.773     6.551    oc4/toneB/phase_reg[1]
    SLICE_X8Y64          LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  oc4/toneB/amp_out__153_carry__0_i_63/O
                         net (fo=1, routed)           0.000     6.675    oc4/toneB/amp_out__153_carry__0_i_63_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.208 r  oc4/toneB/amp_out__153_carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.208    oc4/toneB/amp_out__153_carry__0_i_58_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.325 r  oc4/toneB/amp_out__153_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.325    oc4/toneB/amp_out__153_carry__0_i_55_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  oc4/toneB/amp_out__153_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.442    oc4/toneB/amp_out__153_carry__0_i_49_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.559 r  oc4/toneB/amp_out__153_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.559    oc4/toneB/amp_out__153_carry__0_i_45_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  oc4/toneB/amp_out__153_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.676    oc4/toneB/amp_out__153_carry__0_i_38_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  oc4/toneB/amp_out__153_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.793    oc4/toneB/amp_out__153_carry__0_i_33_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.012 r  oc4/toneB/amp_out__153_carry__0_i_27/O[0]
                         net (fo=1, routed)           1.258     9.270    oc4_n_93
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.323     9.593 r  amp_out__153_carry__0_i_22/O
                         net (fo=1, routed)           0.883    10.476    amp_out__153_carry__0_i_22_n_0
    RAMB18_X0Y30         RAMB18E1                                     r  amp_out__153_carry__0_i_5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.544    14.966    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  amp_out__153_carry__0_i_5/CLKBWRCLK
                         clock pessimism              0.259    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.768    14.422    amp_out__153_carry__0_i_5
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  3.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line71/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.572     1.491    nolabel_line71/clk_100mhz
    SLICE_X15Y87         FDRE                                         r  nolabel_line71/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  nolabel_line71/count_reg[4]/Q
                         net (fo=5, routed)           0.082     1.701    nolabel_line71/Q[4]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.099     1.800 r  nolabel_line71/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line71/p_0_in__2[5]
    SLICE_X15Y87         FDRE                                         r  nolabel_line71/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.842     2.007    nolabel_line71/clk_100mhz
    SLICE_X15Y87         FDRE                                         r  nolabel_line71/count_reg[5]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.092     1.583    nolabel_line71/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.603     1.522    seven_seg_mod/clk_100mhz
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.168     1.832    seven_seg_mod/segment_counter[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.042     1.874 r  seven_seg_mod/segment_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seven_seg_mod/segment_counter_0[1]
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.876     2.041    seven_seg_mod/clk_100mhz
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.107     1.629    seven_seg_mod/segment_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.192ns (52.307%)  route 0.175ns (47.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.603     1.522    seven_seg_mod/clk_100mhz
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.175     1.838    seven_seg_mod/segment_counter[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.051     1.889 r  seven_seg_mod/segment_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    seven_seg_mod/segment_counter_0[5]
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.876     2.041    seven_seg_mod/clk_100mhz
    SLICE_X1Y90          FDRE                                         r  seven_seg_mod/segment_counter_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.107     1.629    seven_seg_mod/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.453%)  route 0.208ns (59.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.601     1.520    seven_seg_mod/clk_100mhz
    SLICE_X3Y87          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.208     1.869    seven_seg_mod/Q[2]
    SLICE_X1Y88          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.875     2.040    seven_seg_mod/clk_100mhz
    SLICE_X1Y88          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.070     1.607    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneAs/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.561     1.480    oc4/toneAs/clk_100mhz
    SLICE_X33Y78         FDRE                                         r  oc4/toneAs/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  oc4/toneAs/phase_reg[27]/Q
                         net (fo=2, routed)           0.119     1.740    oc4/toneAs/phase_reg[27]
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  oc4/toneAs/phase_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.848    oc4/toneAs/phase_reg[24]_i_1__4_n_4
    SLICE_X33Y78         FDRE                                         r  oc4/toneAs/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     1.995    oc4/toneAs/clk_100mhz
    SLICE_X33Y78         FDRE                                         r  oc4/toneAs/phase_reg[27]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.105     1.585    oc4/toneAs/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneAs/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.561     1.480    oc4/toneAs/clk_100mhz
    SLICE_X33Y77         FDRE                                         r  oc4/toneAs/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  oc4/toneAs/phase_reg[23]/Q
                         net (fo=2, routed)           0.119     1.740    oc4/toneAs/phase_reg[23]
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  oc4/toneAs/phase_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.848    oc4/toneAs/phase_reg[20]_i_1__4_n_4
    SLICE_X33Y77         FDRE                                         r  oc4/toneAs/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.829     1.994    oc4/toneAs/clk_100mhz
    SLICE_X33Y77         FDRE                                         r  oc4/toneAs/phase_reg[23]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.105     1.585    oc4/toneAs/phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneC/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.562     1.481    oc4/toneC/clk_100mhz
    SLICE_X29Y78         FDRE                                         r  oc4/toneC/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  oc4/toneC/phase_reg[27]/Q
                         net (fo=2, routed)           0.119     1.741    oc4/toneC/phase_reg[27]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  oc4/toneC/phase_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.849    oc4/toneC/phase_reg[24]_i_1__3_n_4
    SLICE_X29Y78         FDRE                                         r  oc4/toneC/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     1.995    oc4/toneC/clk_100mhz
    SLICE_X29Y78         FDRE                                         r  oc4/toneC/phase_reg[27]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.105     1.586    oc4/toneC/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneAs/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneAs/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.562     1.481    oc4/toneAs/clk_100mhz
    SLICE_X33Y79         FDRE                                         r  oc4/toneAs/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  oc4/toneAs/phase_reg[31]/Q
                         net (fo=2, routed)           0.119     1.741    oc4/toneAs/phase_reg[31]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  oc4/toneAs/phase_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.849    oc4/toneAs/phase_reg[28]_i_1__4_n_4
    SLICE_X33Y79         FDRE                                         r  oc4/toneAs/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.831     1.996    oc4/toneAs/clk_100mhz
    SLICE_X33Y79         FDRE                                         r  oc4/toneAs/phase_reg[31]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.105     1.586    oc4/toneAs/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneC/phase_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC/phase_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.559     1.478    oc4/toneC/clk_100mhz
    SLICE_X29Y75         FDRE                                         r  oc4/toneC/phase_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  oc4/toneC/phase_reg[15]/Q
                         net (fo=2, routed)           0.119     1.738    oc4/toneC/phase_reg[15]
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  oc4/toneC/phase_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.846    oc4/toneC/phase_reg[12]_i_1__3_n_4
    SLICE_X29Y75         FDRE                                         r  oc4/toneC/phase_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.826     1.991    oc4/toneC/clk_100mhz
    SLICE_X29Y75         FDRE                                         r  oc4/toneC/phase_reg[15]/C
                         clock pessimism             -0.512     1.478    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.105     1.583    oc4/toneC/phase_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneC/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneC/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.563     1.482    oc4/toneC/clk_100mhz
    SLICE_X29Y79         FDRE                                         r  oc4/toneC/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  oc4/toneC/phase_reg[31]/Q
                         net (fo=2, routed)           0.119     1.742    oc4/toneC/phase_reg[31]
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  oc4/toneC/phase_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.850    oc4/toneC/phase_reg[28]_i_1__3_n_4
    SLICE_X29Y79         FDRE                                         r  oc4/toneC/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.831     1.996    oc4/toneC/clk_100mhz
    SLICE_X29Y79         FDRE                                         r  oc4/toneC/phase_reg[31]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X29Y79         FDRE (Hold_fdre_C_D)         0.105     1.587    oc4/toneC/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__153_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__153_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35  amp_out__87_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35  amp_out__87_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33  amp_out__175_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33  amp_out__175_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  amp_out_carry__0_i_13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  amp_out_carry__0_i_13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  amp_out__65_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  amp_out__65_carry__0_i_5/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   oc4/toneGs/phase_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   oc4/toneGs/phase_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   oc4/toneGs/phase_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   oc4/toneGs/phase_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76   oc4/toneGs/phase_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76   oc4/toneGs/phase_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76   oc4/toneGs/phase_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76   oc4/toneGs/phase_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73  oc4/toneAs/phase_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73  oc4/toneAs/phase_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y78  oc4/toneC/phase_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y78  oc4/toneC/phase_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y78  oc4/toneC/phase_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y78  oc4/toneC/phase_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84   oc4/toneE/phase_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84   oc4/toneE/phase_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66   oc4/toneB/phase_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66   oc4/toneB/phase_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66   oc4/toneB/phase_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y82   oc4/toneD/phase_reg[4]/C



