Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sat Jan 07 16:22:32 2017
| Host             : Nax-PC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.357 |
| Dynamic (W)              | 0.251 |
| Device Static (W)        | 0.106 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 80.9  |
| Junction Temperature (C) | 29.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |       10 |       --- |             --- |
| Slice Logic              |     0.004 |     1980 |       --- |             --- |
|   LUT as Logic           |     0.004 |      631 |     17600 |            3.59 |
|   Register               |    <0.001 |      982 |     35200 |            2.79 |
|   CARRY4                 |    <0.001 |       47 |      4400 |            1.07 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |      148 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
|   BUFR                   |     0.000 |        1 |        56 |            1.79 |
| Signals                  |     0.005 |     1513 |       --- |             --- |
| Block RAM                |     0.005 |        2 |        60 |            3.33 |
| MMCM                     |     0.060 |        1 |         2 |           50.00 |
| PLL                      |     0.136 |        1 |         2 |           50.00 |
| I/O                      |     0.032 |       35 |       100 |           35.00 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.357 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.038 |      0.004 |
| Vccaux    |       1.800 |     0.129 |       0.118 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk                             | clk                                                     |             8.0 |
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             4.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             4.0 |
| clk_out2_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |             5.3 |
| clk_out2_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |             5.3 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| sys_clk_pin                     | clk                                                     |             8.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+
| Name                                                                         | Power (W) |
+------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                             |     0.251 |
|   ddc_scl_iobuf                                                              |     0.000 |
|   ddc_sda_iobuf                                                              |     0.000 |
|   design_1_i                                                                 |     0.251 |
|     GND                                                                      |     0.000 |
|     VDD                                                                      |     0.000 |
|     clk_wiz_0                                                                |     0.137 |
|       inst                                                                   |     0.137 |
|     dvi2rgb_0                                                                |     0.102 |
|       U0                                                                     |     0.102 |
|         DataDecoders[0].DecoderX                                             |     0.012 |
|           ChannelBondX                                                       |    <0.001 |
|             pFIFO_reg_0_31_0_5                                               |    <0.001 |
|             pFIFO_reg_0_31_6_9                                               |    <0.001 |
|           InputSERDES_X                                                      |     0.010 |
|           PhaseAlignX                                                        |     0.001 |
|           SyncBaseOvf                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|           SyncBaseRst                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|         DataDecoders[1].DecoderX                                             |     0.012 |
|           ChannelBondX                                                       |    <0.001 |
|             pFIFO_reg_0_31_0_5                                               |    <0.001 |
|             pFIFO_reg_0_31_6_9                                               |    <0.001 |
|           InputSERDES_X                                                      |     0.010 |
|           PhaseAlignX                                                        |    <0.001 |
|           SyncBaseOvf                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|           SyncBaseRst                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|         DataDecoders[2].DecoderX                                             |     0.012 |
|           ChannelBondX                                                       |    <0.001 |
|             pFIFO_reg_0_31_0_5                                               |    <0.001 |
|             pFIFO_reg_0_31_6_9                                               |    <0.001 |
|           InputSERDES_X                                                      |     0.010 |
|           PhaseAlignX                                                        |    <0.001 |
|           SyncBaseOvf                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|           SyncBaseRst                                                        |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                          |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                               |     0.002 |
|           I2C_SlaveController                                                |     0.002 |
|             GlitchF_SCL                                                      |    <0.001 |
|             GlitchF_SDA                                                      |    <0.001 |
|             SyncSCL                                                          |    <0.001 |
|             SyncSDA                                                          |    <0.001 |
|         LockLostReset                                                        |     0.000 |
|           SyncAsyncx                                                         |     0.000 |
|         TMDS_ClockingX                                                       |     0.063 |
|           LockLostReset                                                      |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|           MMCM_LockSync                                                      |    <0.001 |
|           RdyLostReset                                                       |    <0.001 |
|             SyncAsyncx                                                       |    <0.001 |
|     rgb2vga_0                                                                |     0.000 |
|       U0                                                                     |     0.000 |
|     util_vector_logic_0                                                      |     0.000 |
|     v_axi4s_vid_out_0                                                        |     0.008 |
|       inst                                                                   |     0.008 |
|         COUPLER_INST                                                         |     0.006 |
|           FIFO_INST                                                          |     0.006 |
|             inst_fifo_gen                                                    |     0.006 |
|               gconvfifo.rf                                                   |     0.006 |
|                 grf.rf                                                       |     0.006 |
|                   gntv_or_sync_fifo.gcx.clkx                                 |     0.002 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                     gr1.gr1_int.rfwft                                        |    <0.001 |
|                     gr1.grdc2.rdc                                            |    <0.001 |
|                     gras.rsts                                                |    <0.001 |
|                       c0                                                     |    <0.001 |
|                       c1                                                     |    <0.001 |
|                     rpntr                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                     gwas.wsts                                                |    <0.001 |
|                       c1                                                     |    <0.001 |
|                       c2                                                     |    <0.001 |
|                     wpntr                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                      |     0.003 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                 |     0.003 |
|                       inst_blk_mem_gen                                       |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                 |     0.003 |
|                           valid.cstr                                         |     0.003 |
|                             ramloop[0].ram.r                                 |     0.003 |
|                               prim_noinit.ram                                |     0.003 |
|                   rstblk                                                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |     0.000 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |     0.000 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|         FORMATTER_INST                                                       |     0.000 |
|         SYNC_INST                                                            |     0.001 |
|     v_vid_in_axi4s_0                                                         |     0.005 |
|       inst                                                                   |     0.005 |
|         COUPLER_INST                                                         |     0.005 |
|           FIFO_INST                                                          |     0.005 |
|             inst_fifo_gen                                                    |     0.005 |
|               gconvfifo.rf                                                   |     0.005 |
|                 grf.rf                                                       |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                 |     0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                     gr1.gr1_int.rfwft                                        |    <0.001 |
|                     gras.rsts                                                |    <0.001 |
|                       c0                                                     |    <0.001 |
|                       c1                                                     |    <0.001 |
|                     rpntr                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                     gwas.wsts                                                |    <0.001 |
|                       c1                                                     |    <0.001 |
|                       c2                                                     |    <0.001 |
|                     wpntr                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                      |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                 |     0.002 |
|                       inst_blk_mem_gen                                       |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                 |     0.002 |
|                           valid.cstr                                         |     0.002 |
|                             ramloop[0].ram.r                                 |     0.002 |
|                               prim_noinit.ram                                |     0.002 |
|                   rstblk                                                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |     0.000 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |     0.000 |
|         FORMATTER_INST                                                       |     0.000 |
+------------------------------------------------------------------------------+-----------+


