// Seed: 184865926
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply0 id_6
);
  wire id_8;
  initial forever #1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output logic id_2,
    input wand id_3,
    input wor id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8;
  nand (id_6, id_5, id_8, id_3, id_9, id_4);
  wire id_9 = (id_4);
  always_ff @* id_2 = #1 1'b0;
  module_0(
      id_0, id_9, id_4, id_9, id_9, id_9, id_6
  ); id_10(
      .id_0(1'b0), .id_1(""), .id_2(1), .id_3(1)
  );
endmodule
