vhdl xil_defaultlib  \
"../../../../lab4.gen/sources_1/ip/c_addsub_4/sim/c_addsub_4.vhd" \

nosort
