
g0_final_foc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003364  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003420  08003420  00004420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034fc  080034fc  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080034fc  080034fc  000044fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003504  08003504  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003504  08003504  00004504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003508  08003508  00004508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800350c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  20000010  08003518  00005010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08003518  00005348  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ed22  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bea  00000000  00000000  00023d56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00011517  00000000  00000000  00027940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e0  00000000  00000000  00038e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c35  00000000  00000000  00039f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000176fa  00000000  00000000  0003bb6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025203  00000000  00000000  00053267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c296  00000000  00000000  0007846a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114700  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e78  00000000  00000000  00114744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000085  00000000  00000000  001175bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003408 	.word	0x08003408

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08003408 	.word	0x08003408

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8d8 	bl	8000604 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8d3 	bl	8000604 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzsi2>:
 80005c8:	211c      	movs	r1, #28
 80005ca:	2301      	movs	r3, #1
 80005cc:	041b      	lsls	r3, r3, #16
 80005ce:	4298      	cmp	r0, r3
 80005d0:	d301      	bcc.n	80005d6 <__clzsi2+0xe>
 80005d2:	0c00      	lsrs	r0, r0, #16
 80005d4:	3910      	subs	r1, #16
 80005d6:	0a1b      	lsrs	r3, r3, #8
 80005d8:	4298      	cmp	r0, r3
 80005da:	d301      	bcc.n	80005e0 <__clzsi2+0x18>
 80005dc:	0a00      	lsrs	r0, r0, #8
 80005de:	3908      	subs	r1, #8
 80005e0:	091b      	lsrs	r3, r3, #4
 80005e2:	4298      	cmp	r0, r3
 80005e4:	d301      	bcc.n	80005ea <__clzsi2+0x22>
 80005e6:	0900      	lsrs	r0, r0, #4
 80005e8:	3904      	subs	r1, #4
 80005ea:	a202      	add	r2, pc, #8	@ (adr r2, 80005f4 <__clzsi2+0x2c>)
 80005ec:	5c10      	ldrb	r0, [r2, r0]
 80005ee:	1840      	adds	r0, r0, r1
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	02020304 	.word	0x02020304
 80005f8:	01010101 	.word	0x01010101
	...

08000604 <__clzdi2>:
 8000604:	b510      	push	{r4, lr}
 8000606:	2900      	cmp	r1, #0
 8000608:	d103      	bne.n	8000612 <__clzdi2+0xe>
 800060a:	f7ff ffdd 	bl	80005c8 <__clzsi2>
 800060e:	3020      	adds	r0, #32
 8000610:	e002      	b.n	8000618 <__clzdi2+0x14>
 8000612:	0008      	movs	r0, r1
 8000614:	f7ff ffd8 	bl	80005c8 <__clzsi2>
 8000618:	bd10      	pop	{r4, pc}
 800061a:	46c0      	nop			@ (mov r8, r8)

0800061c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800061c:	b510      	push	{r4, lr}
 800061e:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000620:	220c      	movs	r2, #12
 8000622:	2100      	movs	r1, #0
 8000624:	a801      	add	r0, sp, #4
 8000626:	f002 fec3 	bl	80033b0 <memset>
  */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800062a:	2280      	movs	r2, #128	@ 0x80
  hadc1.Instance = ADC1;
 800062c:	4c2c      	ldr	r4, [pc, #176]	@ (80006e0 <MX_ADC1_Init+0xc4>)
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800062e:	0612      	lsls	r2, r2, #24
 8000630:	6122      	str	r2, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000632:	2208      	movs	r2, #8
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000634:	2120      	movs	r1, #32
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000636:	6162      	str	r2, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	2200      	movs	r2, #0
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800063a:	60e1      	str	r1, [r4, #12]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063c:	5462      	strb	r2, [r4, r1]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC4;
 800063e:	2188      	movs	r1, #136	@ 0x88
 8000640:	00c9      	lsls	r1, r1, #3
 8000642:	6261      	str	r1, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000644:	3940      	subs	r1, #64	@ 0x40
 8000646:	62a1      	str	r1, [r4, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000648:	212c      	movs	r1, #44	@ 0x2c
 800064a:	5462      	strb	r2, [r4, r1]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800064c:	2180      	movs	r1, #128	@ 0x80
  hadc1.Instance = ADC1;
 800064e:	4b25      	ldr	r3, [pc, #148]	@ (80006e4 <MX_ADC1_Init+0xc8>)
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000650:	0149      	lsls	r1, r1, #5
  hadc1.Init.NbrOfConversion = 1;
 8000652:	2001      	movs	r0, #1
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000654:	6321      	str	r1, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_7CYCLES_5;
 8000656:	2102      	movs	r1, #2
  hadc1.Instance = ADC1;
 8000658:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800065a:	2300      	movs	r3, #0
  hadc1.Init.NbrOfConversion = 1;
 800065c:	61e0      	str	r0, [r4, #28]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_7CYCLES_5;
 800065e:	6361      	str	r1, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000660:	0020      	movs	r0, r4
  hadc1.Init.OversamplingMode = DISABLE;
 8000662:	313a      	adds	r1, #58	@ 0x3a
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000664:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000666:	60a3      	str	r3, [r4, #8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000668:	8323      	strh	r3, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800066a:	76a2      	strb	r2, [r4, #26]
  hadc1.Init.OversamplingMode = DISABLE;
 800066c:	5462      	strb	r2, [r4, r1]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800066e:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000670:	f000 fcdc 	bl	800102c <HAL_ADC_Init>
 8000674:	2800      	cmp	r0, #0
 8000676:	d123      	bne.n	80006c0 <MX_ADC1_Init+0xa4>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000678:	4b1b      	ldr	r3, [pc, #108]	@ (80006e8 <MX_ADC1_Init+0xcc>)
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800067a:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_5;
 800067c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800067e:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000682:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000684:	f000 fdee 	bl	8001264 <HAL_ADC_ConfigChannel>
 8000688:	2800      	cmp	r0, #0
 800068a:	d125      	bne.n	80006d8 <MX_ADC1_Init+0xbc>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800068c:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <MX_ADC1_Init+0xd0>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	0020      	movs	r0, r4
 8000690:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_6;
 8000692:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000694:	f000 fde6 	bl	8001264 <HAL_ADC_ConfigChannel>
 8000698:	2800      	cmp	r0, #0
 800069a:	d11a      	bne.n	80006d2 <MX_ADC1_Init+0xb6>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <MX_ADC1_Init+0xd4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069e:	0020      	movs	r0, r4
 80006a0:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_7;
 80006a2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a4:	f000 fdde 	bl	8001264 <HAL_ADC_ConfigChannel>
 80006a8:	2800      	cmp	r0, #0
 80006aa:	d10f      	bne.n	80006cc <MX_ADC1_Init+0xb0>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006ac:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xd8>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ae:	0020      	movs	r0, r4
 80006b0:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_9;
 80006b2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b4:	f000 fdd6 	bl	8001264 <HAL_ADC_ConfigChannel>
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d104      	bne.n	80006c6 <MX_ADC1_Init+0xaa>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006bc:	b004      	add	sp, #16
 80006be:	bd10      	pop	{r4, pc}
    Error_Handler();
 80006c0:	f000 f97a 	bl	80009b8 <Error_Handler>
 80006c4:	e7d8      	b.n	8000678 <MX_ADC1_Init+0x5c>
    Error_Handler();
 80006c6:	f000 f977 	bl	80009b8 <Error_Handler>
}
 80006ca:	e7f7      	b.n	80006bc <MX_ADC1_Init+0xa0>
    Error_Handler();
 80006cc:	f000 f974 	bl	80009b8 <Error_Handler>
 80006d0:	e7ec      	b.n	80006ac <MX_ADC1_Init+0x90>
    Error_Handler();
 80006d2:	f000 f971 	bl	80009b8 <Error_Handler>
 80006d6:	e7e1      	b.n	800069c <MX_ADC1_Init+0x80>
    Error_Handler();
 80006d8:	f000 f96e 	bl	80009b8 <Error_Handler>
 80006dc:	e7d6      	b.n	800068c <MX_ADC1_Init+0x70>
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	20000088 	.word	0x20000088
 80006e4:	40012400 	.word	0x40012400
 80006e8:	14000020 	.word	0x14000020
 80006ec:	18000040 	.word	0x18000040
 80006f0:	1c000080 	.word	0x1c000080
 80006f4:	24000200 	.word	0x24000200

080006f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	0004      	movs	r4, r0
 80006fc:	b094      	sub	sp, #80	@ 0x50

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	2214      	movs	r2, #20
 8000700:	2100      	movs	r1, #0
 8000702:	a804      	add	r0, sp, #16
 8000704:	f002 fe54 	bl	80033b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000708:	2228      	movs	r2, #40	@ 0x28
 800070a:	2100      	movs	r1, #0
 800070c:	a80a      	add	r0, sp, #40	@ 0x28
 800070e:	f002 fe4f 	bl	80033b0 <memset>
  if(adcHandle->Instance==ADC1)
 8000712:	4b30      	ldr	r3, [pc, #192]	@ (80007d4 <HAL_ADC_MspInit+0xdc>)
 8000714:	6822      	ldr	r2, [r4, #0]
 8000716:	429a      	cmp	r2, r3
 8000718:	d001      	beq.n	800071e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800071a:	b014      	add	sp, #80	@ 0x50
 800071c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800071e:	2380      	movs	r3, #128	@ 0x80
 8000720:	01db      	lsls	r3, r3, #7
 8000722:	930a      	str	r3, [sp, #40]	@ 0x28
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLADC;
 8000724:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000726:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLADC;
 8000728:	05db      	lsls	r3, r3, #23
 800072a:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800072c:	f001 fd1a 	bl	8002164 <HAL_RCCEx_PeriphCLKConfig>
 8000730:	2800      	cmp	r0, #0
 8000732:	d148      	bne.n	80007c6 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <HAL_ADC_MspInit+0xe0>)
 8000738:	0349      	lsls	r1, r1, #13
 800073a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 800073e:	430a      	orrs	r2, r1
 8000740:	641a      	str	r2, [r3, #64]	@ 0x40
 8000742:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000746:	400a      	ands	r2, r1
 8000748:	9201      	str	r2, [sp, #4]
 800074a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800074c:	2201      	movs	r2, #1
 800074e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4311      	orrs	r1, r2
 8000754:	6359      	str	r1, [r3, #52]	@ 0x34
 8000756:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000758:	400a      	ands	r2, r1
 800075a:	9202      	str	r2, [sp, #8]
 800075c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800075e:	2202      	movs	r2, #2
 8000760:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000762:	4311      	orrs	r1, r2
 8000764:	6359      	str	r1, [r3, #52]	@ 0x34
 8000766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000768:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	401a      	ands	r2, r3
 800076c:	9203      	str	r2, [sp, #12]
 800076e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = VBAT_TEMP_Pin|ISNSV_Pin|ISNSU_Pin;
 8000770:	22e0      	movs	r2, #224	@ 0xe0
 8000772:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = VBAT_TEMP_Pin|ISNSV_Pin|ISNSU_Pin;
 8000776:	9204      	str	r2, [sp, #16]
 8000778:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077a:	f000 ff7b 	bl	8001674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ISNSW_Pin;
 800077e:	2303      	movs	r3, #3
 8000780:	2202      	movs	r2, #2
    HAL_GPIO_Init(ISNSW_GPIO_Port, &GPIO_InitStruct);
 8000782:	4816      	ldr	r0, [pc, #88]	@ (80007dc <HAL_ADC_MspInit+0xe4>)
 8000784:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = ISNSW_Pin;
 8000786:	9204      	str	r2, [sp, #16]
 8000788:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(ISNSW_GPIO_Port, &GPIO_InitStruct);
 800078c:	f000 ff72 	bl	8001674 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000790:	4d13      	ldr	r5, [pc, #76]	@ (80007e0 <HAL_ADC_MspInit+0xe8>)
 8000792:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <HAL_ADC_MspInit+0xec>)
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000794:	0028      	movs	r0, r5
    hdma_adc1.Instance = DMA1_Channel1;
 8000796:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000798:	2305      	movs	r3, #5
 800079a:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800079c:	337b      	adds	r3, #123	@ 0x7b
 800079e:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007a0:	3380      	adds	r3, #128	@ 0x80
 80007a2:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	00db      	lsls	r3, r3, #3
 80007a8:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007aa:	2320      	movs	r3, #32
 80007ac:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80007ae:	2380      	movs	r3, #128	@ 0x80
 80007b0:	019b      	lsls	r3, r3, #6
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007b2:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007b4:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80007b6:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007b8:	f000 fee6 	bl	8001588 <HAL_DMA_Init>
 80007bc:	2800      	cmp	r0, #0
 80007be:	d105      	bne.n	80007cc <HAL_ADC_MspInit+0xd4>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007c0:	6525      	str	r5, [r4, #80]	@ 0x50
 80007c2:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80007c4:	e7a9      	b.n	800071a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 80007c6:	f000 f8f7 	bl	80009b8 <Error_Handler>
 80007ca:	e7b3      	b.n	8000734 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80007cc:	f000 f8f4 	bl	80009b8 <Error_Handler>
 80007d0:	e7f6      	b.n	80007c0 <HAL_ADC_MspInit+0xc8>
 80007d2:	46c0      	nop			@ (mov r8, r8)
 80007d4:	40012400 	.word	0x40012400
 80007d8:	40021000 	.word	0x40021000
 80007dc:	50000400 	.word	0x50000400
 80007e0:	2000002c 	.word	0x2000002c
 80007e4:	40020008 	.word	0x40020008

080007e8 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007e8:	2301      	movs	r3, #1
 80007ea:	4a05      	ldr	r2, [pc, #20]	@ (8000800 <MX_DMA_Init+0x18>)
{
 80007ec:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007ee:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 80007f0:	4319      	orrs	r1, r3
 80007f2:	6391      	str	r1, [r2, #56]	@ 0x38
 80007f4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80007f6:	4013      	ands	r3, r2
 80007f8:	9301      	str	r3, [sp, #4]
 80007fa:	9b01      	ldr	r3, [sp, #4]

}
 80007fc:	b002      	add	sp, #8
 80007fe:	4770      	bx	lr
 8000800:	40021000 	.word	0x40021000

08000804 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000806:	46d6      	mov	lr, sl
 8000808:	464f      	mov	r7, r9
 800080a:	4646      	mov	r6, r8
 800080c:	b5c0      	push	{r6, r7, lr}
 800080e:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	2214      	movs	r2, #20
 8000812:	2100      	movs	r1, #0
 8000814:	a804      	add	r0, sp, #16
 8000816:	f002 fdcb 	bl	80033b0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800081a:	2220      	movs	r2, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081c:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	2702      	movs	r7, #2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000820:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <MX_GPIO_Init+0xe4>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8000822:	25a0      	movs	r5, #160	@ 0xa0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000824:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8000826:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000828:	4311      	orrs	r1, r2
 800082a:	6359      	str	r1, [r3, #52]	@ 0x34
 800082c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(HALL_CS_GPIO_Port, HALL_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000830:	400a      	ands	r2, r1
 8000832:	9201      	str	r2, [sp, #4]
 8000834:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000838:	2101      	movs	r1, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4332      	orrs	r2, r6
 800083c:	635a      	str	r2, [r3, #52]	@ 0x34
 800083e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000840:	4032      	ands	r2, r6
 8000842:	9202      	str	r2, [sp, #8]
 8000844:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000848:	433a      	orrs	r2, r7
 800084a:	635a      	str	r2, [r3, #52]	@ 0x34
 800084c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000850:	403b      	ands	r3, r7
 8000852:	9303      	str	r3, [sp, #12]
 8000854:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000856:	4b25      	ldr	r3, [pc, #148]	@ (80008ec <MX_GPIO_Init+0xe8>)
 8000858:	0018      	movs	r0, r3
 800085a:	469a      	mov	sl, r3
 800085c:	f001 f8ba 	bl	80019d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8000860:	2380      	movs	r3, #128	@ 0x80
 8000862:	011b      	lsls	r3, r3, #4
 8000864:	0019      	movs	r1, r3
 8000866:	0028      	movs	r0, r5
 8000868:	2201      	movs	r2, #1
 800086a:	4699      	mov	r9, r3
 800086c:	f001 f8b2 	bl	80019d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(HALL_CS_GPIO_Port, HALL_CS_Pin, GPIO_PIN_RESET);
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	021b      	lsls	r3, r3, #8
 8000874:	0019      	movs	r1, r3
 8000876:	2200      	movs	r2, #0
 8000878:	0028      	movs	r0, r5
 800087a:	4698      	mov	r8, r3
 800087c:	f001 f8aa 	bl	80019d4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000880:	4650      	mov	r0, sl
 8000882:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LED_Pin;
 8000884:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800088c:	f000 fef2 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pins : MGH_Pin MGL_Pin */
  GPIO_InitStruct.Pin = MGH_Pin|MGL_Pin;
 8000890:	2212      	movs	r2, #18
 8000892:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	0028      	movs	r0, r5
 8000896:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = MGH_Pin|MGL_Pin;
 8000898:	9204      	str	r2, [sp, #16]
 800089a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089e:	f000 fee9 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : OC_SEL_Pin */
  GPIO_InitStruct.Pin = OC_SEL_Pin;
 80008a2:	464b      	mov	r3, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 80008a4:	0028      	movs	r0, r5
 80008a6:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = OC_SEL_Pin;
 80008a8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008aa:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80008ac:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f000 fee0 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80008b4:	2280      	movs	r2, #128	@ 0x80
 80008b6:	2388      	movs	r3, #136	@ 0x88
 80008b8:	0152      	lsls	r2, r2, #5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80008ba:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = BTN_Pin;
 80008bc:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80008be:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = BTN_Pin;
 80008c0:	9204      	str	r2, [sp, #16]
 80008c2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f000 fed5 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_CS_Pin */
  GPIO_InitStruct.Pin = HALL_CS_Pin;
 80008ca:	4643      	mov	r3, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HALL_CS_GPIO_Port, &GPIO_InitStruct);
 80008cc:	0028      	movs	r0, r5
 80008ce:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = HALL_CS_Pin;
 80008d0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(HALL_CS_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f000 fecc 	bl	8001674 <HAL_GPIO_Init>

}
 80008dc:	b00a      	add	sp, #40	@ 0x28
 80008de:	bce0      	pop	{r5, r6, r7}
 80008e0:	46ba      	mov	sl, r7
 80008e2:	46b1      	mov	r9, r6
 80008e4:	46a8      	mov	r8, r5
 80008e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008e8:	40021000 	.word	0x40021000
 80008ec:	50001400 	.word	0x50001400

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b500      	push	{lr}
 80008f2:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f4:	2238      	movs	r2, #56	@ 0x38
 80008f6:	2100      	movs	r1, #0
 80008f8:	a804      	add	r0, sp, #16
 80008fa:	f002 fd59 	bl	80033b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008fe:	2210      	movs	r2, #16
 8000900:	2100      	movs	r1, #0
 8000902:	4668      	mov	r0, sp
 8000904:	f002 fd54 	bl	80033b0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000908:	2080      	movs	r0, #128	@ 0x80
 800090a:	0080      	lsls	r0, r0, #2
 800090c:	f001 f868 	bl	80019e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000910:	2302      	movs	r3, #2
 8000912:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000914:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000916:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000918:	330e      	adds	r3, #14
 800091a:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 32;
 800091c:	3310      	adds	r3, #16
 800091e:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000920:	23e0      	movs	r3, #224	@ 0xe0
 8000922:	031b      	lsls	r3, r3, #12
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000924:	2280      	movs	r2, #128	@ 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000926:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000928:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092a:	0052      	lsls	r2, r2, #1
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800092c:	049b      	lsls	r3, r3, #18
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092e:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000930:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000932:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000934:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000936:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000938:	05db      	lsls	r3, r3, #23
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093a:	3240      	adds	r2, #64	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093c:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093e:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000940:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000942:	f001 f87d 	bl	8001a40 <HAL_RCC_OscConfig>
 8000946:	2800      	cmp	r0, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x5e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800094a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094c:	e7fe      	b.n	800094c <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094e:	2207      	movs	r2, #7
 8000950:	2302      	movs	r3, #2
 8000952:	9200      	str	r2, [sp, #0]
 8000954:	9301      	str	r3, [sp, #4]
 8000956:	2200      	movs	r2, #0
 8000958:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095a:	2102      	movs	r1, #2
 800095c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095e:	9202      	str	r2, [sp, #8]
 8000960:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000962:	f001 fb23 	bl	8001fac <HAL_RCC_ClockConfig>
 8000966:	2800      	cmp	r0, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x7e>
 800096a:	b672      	cpsid	i
  while (1)
 800096c:	e7fe      	b.n	800096c <SystemClock_Config+0x7c>
}
 800096e:	b013      	add	sp, #76	@ 0x4c
 8000970:	bd00      	pop	{pc}
 8000972:	46c0      	nop			@ (mov r8, r8)

08000974 <main>:
{
 8000974:	b510      	push	{r4, lr}
  HAL_Init();
 8000976:	f000 fb3f 	bl	8000ff8 <HAL_Init>
  SystemClock_Config();
 800097a:	f7ff ffb9 	bl	80008f0 <SystemClock_Config>
  MX_GPIO_Init();
 800097e:	f7ff ff41 	bl	8000804 <MX_GPIO_Init>
  MX_DMA_Init();
 8000982:	f7ff ff31 	bl	80007e8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000986:	f7ff fe49 	bl	800061c <MX_ADC1_Init>
  MX_TIM1_Init();
 800098a:	f000 f967 	bl	8000c5c <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 800098e:	f000 fa1b 	bl	8000dc8 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8000992:	f000 f813 	bl	80009bc <MX_SPI2_Init>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2101      	movs	r1, #1
 800099a:	2009      	movs	r0, #9
 800099c:	f000 fda4 	bl	80014e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009a0:	2009      	movs	r0, #9
 80009a2:	f000 fdcb 	bl	800153c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80009a6:	200d      	movs	r0, #13
 80009a8:	2200      	movs	r2, #0
 80009aa:	2100      	movs	r1, #0
 80009ac:	f000 fd9c 	bl	80014e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80009b0:	200d      	movs	r0, #13
 80009b2:	f000 fdc3 	bl	800153c <HAL_NVIC_EnableIRQ>
  while (1)
 80009b6:	e7fe      	b.n	80009b6 <main+0x42>

080009b8 <Error_Handler>:
 80009b8:	b672      	cpsid	i
  while (1)
 80009ba:	e7fe      	b.n	80009ba <Error_Handler+0x2>

080009bc <MX_SPI2_Init>:

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009bc:	22e0      	movs	r2, #224	@ 0xe0
  hspi2.Instance = SPI2;
 80009be:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <MX_SPI2_Init+0x48>)
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <MX_SPI2_Init+0x4c>)
{
 80009c2:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 80009c4:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009c6:	2382      	movs	r3, #130	@ 0x82
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c8:	00d2      	lsls	r2, r2, #3
 80009ca:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009cc:	2280      	movs	r2, #128	@ 0x80
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009ce:	005b      	lsls	r3, r3, #1
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi2.Init.CRCPolynomial = 7;
 80009d0:	2107      	movs	r1, #7
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009d2:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009d4:	2300      	movs	r3, #0
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009d6:	0092      	lsls	r2, r2, #2
 80009d8:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80009da:	3af9      	subs	r2, #249	@ 0xf9
 80009dc:	3aff      	subs	r2, #255	@ 0xff
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009de:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e0:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e2:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80009e4:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e6:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009e8:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ea:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009ec:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ee:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009f0:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009f2:	f001 fcad 	bl	8002350 <HAL_SPI_Init>
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d100      	bne.n	80009fc <MX_SPI2_Init+0x40>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009fa:	bd10      	pop	{r4, pc}
    Error_Handler();
 80009fc:	f7ff ffdc 	bl	80009b8 <Error_Handler>
}
 8000a00:	e7fb      	b.n	80009fa <MX_SPI2_Init+0x3e>
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	20000148 	.word	0x20000148
 8000a08:	40003800 	.word	0x40003800

08000a0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a0e:	46c6      	mov	lr, r8
 8000a10:	0004      	movs	r4, r0
 8000a12:	b500      	push	{lr}
 8000a14:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	2214      	movs	r2, #20
 8000a18:	2100      	movs	r1, #0
 8000a1a:	a804      	add	r0, sp, #16
 8000a1c:	f002 fcc8 	bl	80033b0 <memset>
  if(spiHandle->Instance==SPI2)
 8000a20:	4b2c      	ldr	r3, [pc, #176]	@ (8000ad4 <HAL_SPI_MspInit+0xc8>)
 8000a22:	6822      	ldr	r2, [r4, #0]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d003      	beq.n	8000a30 <HAL_SPI_MspInit+0x24>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000a28:	b00a      	add	sp, #40	@ 0x28
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	46b8      	mov	r8, r7
 8000a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a30:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	2701      	movs	r7, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a34:	2502      	movs	r5, #2
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a36:	4b28      	ldr	r3, [pc, #160]	@ (8000ad8 <HAL_SPI_MspInit+0xcc>)
 8000a38:	01c9      	lsls	r1, r1, #7
 8000a3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a44:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a46:	400a      	ands	r2, r1
 8000a48:	9201      	str	r2, [sp, #4]
 8000a4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a50:	433a      	orrs	r2, r7
 8000a52:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	403a      	ands	r2, r7
 8000a5a:	9202      	str	r2, [sp, #8]
 8000a5c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a60:	432a      	orrs	r2, r5
 8000a62:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a66:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a68:	402b      	ands	r3, r5
 8000a6a:	9303      	str	r3, [sp, #12]
 8000a6c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	9204      	str	r2, [sp, #16]
 8000a72:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a74:	f000 fdfe 	bl	8001674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a78:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7a:	4818      	ldr	r0, [pc, #96]	@ (8000adc <HAL_SPI_MspInit+0xd0>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a7c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8000a80:	3b3c      	subs	r3, #60	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8000a84:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8a:	f000 fdf3 	bl	8001674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a8e:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	4812      	ldr	r0, [pc, #72]	@ (8000adc <HAL_SPI_MspInit+0xd0>)
 8000a92:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a94:	4698      	mov	r8, r3
 8000a96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000a9e:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f000 fde8 	bl	8001674 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000aa4:	4d0e      	ldr	r5, [pc, #56]	@ (8000ae0 <HAL_SPI_MspInit+0xd4>)
 8000aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <HAL_SPI_MspInit+0xd8>)
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000aa8:	0028      	movs	r0, r5
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000aaa:	602b      	str	r3, [r5, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8000aac:	2312      	movs	r3, #18
 8000aae:	606b      	str	r3, [r5, #4]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab0:	4643      	mov	r3, r8
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ab2:	60ae      	str	r6, [r5, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab4:	60ee      	str	r6, [r5, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab6:	612b      	str	r3, [r5, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ab8:	616e      	str	r6, [r5, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aba:	61ae      	str	r6, [r5, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000abc:	61ee      	str	r6, [r5, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000abe:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000ac0:	f000 fd62 	bl	8001588 <HAL_DMA_Init>
 8000ac4:	2800      	cmp	r0, #0
 8000ac6:	d102      	bne.n	8000ace <HAL_SPI_MspInit+0xc2>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000ac8:	65a5      	str	r5, [r4, #88]	@ 0x58
 8000aca:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8000acc:	e7ac      	b.n	8000a28 <HAL_SPI_MspInit+0x1c>
      Error_Handler();
 8000ace:	f7ff ff73 	bl	80009b8 <Error_Handler>
 8000ad2:	e7f9      	b.n	8000ac8 <HAL_SPI_MspInit+0xbc>
 8000ad4:	40003800 	.word	0x40003800
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	50000400 	.word	0x50000400
 8000ae0:	200000ec 	.word	0x200000ec
 8000ae4:	40020044 	.word	0x40020044

08000ae8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae8:	2201      	movs	r2, #1
 8000aea:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <HAL_MspInit+0x2c>)
{
 8000aec:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aee:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000af0:	4311      	orrs	r1, r2
 8000af2:	6419      	str	r1, [r3, #64]	@ 0x40
 8000af4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000af6:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af8:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afa:	9200      	str	r2, [sp, #0]
 8000afc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b00:	0549      	lsls	r1, r1, #21
 8000b02:	430a      	orrs	r2, r1
 8000b04:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b08:	400b      	ands	r3, r1
 8000b0a:	9301      	str	r3, [sp, #4]
 8000b0c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	b002      	add	sp, #8
 8000b10:	4770      	bx	lr
 8000b12:	46c0      	nop			@ (mov r8, r8)
 8000b14:	40021000 	.word	0x40021000

08000b18 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b18:	e7fe      	b.n	8000b18 <NMI_Handler>
 8000b1a:	46c0      	nop			@ (mov r8, r8)

08000b1c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b1c:	4770      	bx	lr
 8000b1e:	46c0      	nop			@ (mov r8, r8)

08000b20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000b20:	4770      	bx	lr
 8000b22:	46c0      	nop			@ (mov r8, r8)

08000b24 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000b24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b26:	4802      	ldr	r0, [pc, #8]	@ (8000b30 <TIM1_CC_IRQHandler+0xc>)
 8000b28:	f001 fef2 	bl	8002910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000b2c:	bd10      	pop	{r4, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	200001ac 	.word	0x200001ac

08000b34 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b34:	4770      	bx	lr
 8000b36:	46c0      	nop			@ (mov r8, r8)

08000b38 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim1);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b38:	b510      	push	{r4, lr}
 8000b3a:	0004      	movs	r4, r0
 8000b3c:	b092      	sub	sp, #72	@ 0x48

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	2214      	movs	r2, #20
 8000b40:	2100      	movs	r1, #0
 8000b42:	a802      	add	r0, sp, #8
 8000b44:	f002 fc34 	bl	80033b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b48:	2228      	movs	r2, #40	@ 0x28
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	a808      	add	r0, sp, #32
 8000b4e:	f002 fc2f 	bl	80033b0 <memset>
  if(tim_pwmHandle->Instance==TIM1)
 8000b52:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <HAL_TIM_PWM_MspInit+0x94>)
 8000b54:	6822      	ldr	r2, [r4, #0]
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d001      	beq.n	8000b5e <HAL_TIM_PWM_MspInit+0x26>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000b5a:	b012      	add	sp, #72	@ 0x48
 8000b5c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000b5e:	2380      	movs	r3, #128	@ 0x80
 8000b60:	039b      	lsls	r3, r3, #14
 8000b62:	9308      	str	r3, [sp, #32]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PLL;
 8000b64:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b66:	a808      	add	r0, sp, #32
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PLL;
 8000b68:	03db      	lsls	r3, r3, #15
 8000b6a:	9310      	str	r3, [sp, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6c:	f001 fafa 	bl	8002164 <HAL_RCCEx_PeriphCLKConfig>
 8000b70:	2800      	cmp	r0, #0
 8000b72:	d128      	bne.n	8000bc6 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b74:	2180      	movs	r1, #128	@ 0x80
 8000b76:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <HAL_TIM_PWM_MspInit+0x98>)
 8000b78:	0109      	lsls	r1, r1, #4
 8000b7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = OVERCURRENT_Pin;
 8000b7c:	2080      	movs	r0, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = OVERCURRENT_Pin;
 8000b84:	0140      	lsls	r0, r0, #5
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b86:	400a      	ands	r2, r1
 8000b88:	9200      	str	r2, [sp, #0]
 8000b8a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000b90:	4311      	orrs	r1, r2
 8000b92:	6359      	str	r1, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = OVERCURRENT_Pin;
 8000b94:	2112      	movs	r1, #18
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = OVERCURRENT_Pin;
 8000b98:	9002      	str	r0, [sp, #8]
 8000b9a:	9103      	str	r1, [sp, #12]
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	2100      	movs	r1, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba0:	4013      	ands	r3, r2
    GPIO_InitStruct.Pin = OVERCURRENT_Pin;
 8000ba2:	9004      	str	r0, [sp, #16]
 8000ba4:	9105      	str	r1, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(OVERCURRENT_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	a902      	add	r1, sp, #8
 8000baa:	480a      	ldr	r0, [pc, #40]	@ (8000bd4 <HAL_TIM_PWM_MspInit+0x9c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000bae:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(OVERCURRENT_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f000 fd60 	bl	8001674 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	200e      	movs	r0, #14
 8000bba:	f000 fc95 	bl	80014e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000bbe:	200e      	movs	r0, #14
 8000bc0:	f000 fcbc 	bl	800153c <HAL_NVIC_EnableIRQ>
}
 8000bc4:	e7c9      	b.n	8000b5a <HAL_TIM_PWM_MspInit+0x22>
      Error_Handler();
 8000bc6:	f7ff fef7 	bl	80009b8 <Error_Handler>
 8000bca:	e7d3      	b.n	8000b74 <HAL_TIM_PWM_MspInit+0x3c>
 8000bcc:	40012c00 	.word	0x40012c00
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	50000400 	.word	0x50000400

08000bd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000bd8:	b5d0      	push	{r4, r6, r7, lr}
 8000bda:	0004      	movs	r4, r0
 8000bdc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bde:	2214      	movs	r2, #20
 8000be0:	2100      	movs	r1, #0
 8000be2:	a802      	add	r0, sp, #8
 8000be4:	f002 fbe4 	bl	80033b0 <memset>
  if(timHandle->Instance==TIM1)
 8000be8:	4b19      	ldr	r3, [pc, #100]	@ (8000c50 <HAL_TIM_MspPostInit+0x78>)
 8000bea:	6822      	ldr	r2, [r4, #0]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d001      	beq.n	8000bf4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bf0:	b008      	add	sp, #32
 8000bf2:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf4:	2402      	movs	r4, #2
 8000bf6:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8000bf8:	2602      	movs	r6, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8000bfc:	2702      	movs	r7, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	4322      	orrs	r2, r4
 8000c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	4814      	ldr	r0, [pc, #80]	@ (8000c58 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c06:	4022      	ands	r2, r4
 8000c08:	9200      	str	r2, [sp, #0]
 8000c0a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000c10:	4311      	orrs	r1, r2
 8000c12:	6359      	str	r1, [r3, #52]	@ 0x34
 8000c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c16:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c18:	401a      	ands	r2, r3
 8000c1a:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8000c1c:	22e0      	movs	r2, #224	@ 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8000c20:	2302      	movs	r3, #2
 8000c22:	0212      	lsls	r2, r2, #8
 8000c24:	9202      	str	r2, [sp, #8]
 8000c26:	9303      	str	r3, [sp, #12]
 8000c28:	9604      	str	r6, [sp, #16]
 8000c2a:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c2c:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2e:	f000 fd21 	bl	8001674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8000c32:	22e0      	movs	r2, #224	@ 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8000c36:	2302      	movs	r3, #2
 8000c38:	00d2      	lsls	r2, r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3a:	a902      	add	r1, sp, #8
 8000c3c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8000c3e:	9202      	str	r2, [sp, #8]
 8000c40:	9303      	str	r3, [sp, #12]
 8000c42:	9604      	str	r6, [sp, #16]
 8000c44:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c46:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c48:	f000 fd14 	bl	8001674 <HAL_GPIO_Init>
}
 8000c4c:	e7d0      	b.n	8000bf0 <HAL_TIM_MspPostInit+0x18>
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	40012c00 	.word	0x40012c00
 8000c54:	40021000 	.word	0x40021000
 8000c58:	50000400 	.word	0x50000400

08000c5c <MX_TIM1_Init>:
{
 8000c5c:	b510      	push	{r4, lr}
 8000c5e:	b09c      	sub	sp, #112	@ 0x70
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c60:	220c      	movs	r2, #12
 8000c62:	2100      	movs	r1, #0
 8000c64:	4668      	mov	r0, sp
 8000c66:	f002 fba3 	bl	80033b0 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	a804      	add	r0, sp, #16
 8000c70:	f002 fb9e 	bl	80033b0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c74:	221c      	movs	r2, #28
 8000c76:	2100      	movs	r1, #0
 8000c78:	a808      	add	r0, sp, #32
 8000c7a:	f002 fb99 	bl	80033b0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c7e:	2234      	movs	r2, #52	@ 0x34
 8000c80:	2100      	movs	r1, #0
 8000c82:	a80f      	add	r0, sp, #60	@ 0x3c
 8000c84:	f002 fb94 	bl	80033b0 <memset>
  htim1.Instance = TIM1;
 8000c88:	4c4a      	ldr	r4, [pc, #296]	@ (8000db4 <MX_TIM1_Init+0x158>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000c8a:	2220      	movs	r2, #32
  htim1.Instance = TIM1;
 8000c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8000db8 <MX_TIM1_Init+0x15c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000c8e:	60a2      	str	r2, [r4, #8]
  htim1.Instance = TIM1;
 8000c90:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000c92:	2300      	movs	r3, #0
  htim1.Init.Period = ((PWM_PERIOD_TICKS)-1);
 8000c94:	4a49      	ldr	r2, [pc, #292]	@ (8000dbc <MX_TIM1_Init+0x160>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c96:	0020      	movs	r0, r4
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000c98:	6063      	str	r3, [r4, #4]
  htim1.Init.Period = ((PWM_PERIOD_TICKS)-1);
 8000c9a:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c9c:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = ((FOC_UPDATE_EVENT_DIV)-1);
 8000c9e:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ca2:	f001 fbfb 	bl	800249c <HAL_TIM_PWM_Init>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d000      	beq.n	8000cac <MX_TIM1_Init+0x50>
 8000caa:	e06b      	b.n	8000d84 <MX_TIM1_Init+0x128>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000cac:	2300      	movs	r3, #0
 8000cae:	2270      	movs	r2, #112	@ 0x70
 8000cb0:	9200      	str	r2, [sp, #0]
 8000cb2:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cb4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cb6:	4669      	mov	r1, sp
 8000cb8:	0020      	movs	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cba:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cbc:	f001 fede 	bl	8002a7c <HAL_TIMEx_MasterConfigSynchronization>
 8000cc0:	2800      	cmp	r0, #0
 8000cc2:	d000      	beq.n	8000cc6 <MX_TIM1_Init+0x6a>
 8000cc4:	e073      	b.n	8000dae <MX_TIM1_Init+0x152>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2301      	movs	r3, #1
 8000cca:	9204      	str	r2, [sp, #16]
 8000ccc:	9305      	str	r3, [sp, #20]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000cce:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	0020      	movs	r0, r4
 8000cd4:	aa04      	add	r2, sp, #16
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000cd6:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000cd8:	f001 ff68 	bl	8002bac <HAL_TIMEx_ConfigBreakInput>
 8000cdc:	2800      	cmp	r0, #0
 8000cde:	d163      	bne.n	8000da8 <MX_TIM1_Init+0x14c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ce0:	2360      	movs	r3, #96	@ 0x60
 8000ce2:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = ((PWM_PERIOD_TICKS) / 4);
 8000ce4:	23c8      	movs	r3, #200	@ 0xc8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	2100      	movs	r1, #0
  sConfigOC.Pulse = ((PWM_PERIOD_TICKS) / 4);
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cee:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf0:	900c      	str	r0, [sp, #48]	@ 0x30
 8000cf2:	910d      	str	r1, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	0020      	movs	r0, r4
 8000cf8:	a908      	add	r1, sp, #32
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cfa:	930a      	str	r3, [sp, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cfc:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cfe:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d00:	f001 fc54 	bl	80025ac <HAL_TIM_PWM_ConfigChannel>
 8000d04:	2800      	cmp	r0, #0
 8000d06:	d14c      	bne.n	8000da2 <MX_TIM1_Init+0x146>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d08:	2204      	movs	r2, #4
 8000d0a:	0020      	movs	r0, r4
 8000d0c:	a908      	add	r1, sp, #32
 8000d0e:	f001 fc4d 	bl	80025ac <HAL_TIM_PWM_ConfigChannel>
 8000d12:	2800      	cmp	r0, #0
 8000d14:	d142      	bne.n	8000d9c <MX_TIM1_Init+0x140>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d16:	2208      	movs	r2, #8
 8000d18:	0020      	movs	r0, r4
 8000d1a:	a908      	add	r1, sp, #32
 8000d1c:	f001 fc46 	bl	80025ac <HAL_TIM_PWM_ConfigChannel>
 8000d20:	2800      	cmp	r0, #0
 8000d22:	d138      	bne.n	8000d96 <MX_TIM1_Init+0x13a>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000d24:	2270      	movs	r2, #112	@ 0x70
 8000d26:	4b26      	ldr	r3, [pc, #152]	@ (8000dc0 <MX_TIM1_Init+0x164>)
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d28:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000d2a:	9208      	str	r2, [sp, #32]
 8000d2c:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d2e:	a908      	add	r1, sp, #32
 8000d30:	3a64      	subs	r2, #100	@ 0x64
 8000d32:	f001 fc3b 	bl	80025ac <HAL_TIM_PWM_ConfigChannel>
 8000d36:	2800      	cmp	r0, #0
 8000d38:	d12a      	bne.n	8000d90 <MX_TIM1_Init+0x134>
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000d3a:	4a22      	ldr	r2, [pc, #136]	@ (8000dc4 <MX_TIM1_Init+0x168>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d3c:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000d3e:	9212      	str	r2, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000d40:	2280      	movs	r2, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d42:	011b      	lsls	r3, r3, #4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000d44:	0152      	lsls	r2, r2, #5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d46:	930f      	str	r3, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000d48:	9213      	str	r2, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d4a:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d4c:	2280      	movs	r2, #128	@ 0x80
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d4e:	2180      	movs	r1, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d50:	00db      	lsls	r3, r3, #3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d52:	0192      	lsls	r2, r2, #6
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d54:	9310      	str	r3, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d56:	9214      	str	r2, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d58:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakFilter = 3;
 8000d5a:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d5c:	0489      	lsls	r1, r1, #18
 8000d5e:	9118      	str	r1, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d60:	0020      	movs	r0, r4
 8000d62:	a90f      	add	r1, sp, #60	@ 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d64:	9311      	str	r3, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.BreakFilter = 3;
 8000d66:	9215      	str	r2, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d68:	9316      	str	r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d6a:	9317      	str	r3, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.Break2Filter = 3;
 8000d6c:	9219      	str	r2, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d6e:	931a      	str	r3, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d70:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d72:	f001 febb 	bl	8002aec <HAL_TIMEx_ConfigBreakDeadTime>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d107      	bne.n	8000d8a <MX_TIM1_Init+0x12e>
  HAL_TIM_MspPostInit(&htim1);
 8000d7a:	0020      	movs	r0, r4
 8000d7c:	f7ff ff2c 	bl	8000bd8 <HAL_TIM_MspPostInit>
}
 8000d80:	b01c      	add	sp, #112	@ 0x70
 8000d82:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d84:	f7ff fe18 	bl	80009b8 <Error_Handler>
 8000d88:	e790      	b.n	8000cac <MX_TIM1_Init+0x50>
    Error_Handler();
 8000d8a:	f7ff fe15 	bl	80009b8 <Error_Handler>
 8000d8e:	e7f4      	b.n	8000d7a <MX_TIM1_Init+0x11e>
    Error_Handler();
 8000d90:	f7ff fe12 	bl	80009b8 <Error_Handler>
 8000d94:	e7d1      	b.n	8000d3a <MX_TIM1_Init+0xde>
    Error_Handler();
 8000d96:	f7ff fe0f 	bl	80009b8 <Error_Handler>
 8000d9a:	e7c3      	b.n	8000d24 <MX_TIM1_Init+0xc8>
    Error_Handler();
 8000d9c:	f7ff fe0c 	bl	80009b8 <Error_Handler>
 8000da0:	e7b9      	b.n	8000d16 <MX_TIM1_Init+0xba>
    Error_Handler();
 8000da2:	f7ff fe09 	bl	80009b8 <Error_Handler>
 8000da6:	e7af      	b.n	8000d08 <MX_TIM1_Init+0xac>
    Error_Handler();
 8000da8:	f7ff fe06 	bl	80009b8 <Error_Handler>
 8000dac:	e798      	b.n	8000ce0 <MX_TIM1_Init+0x84>
    Error_Handler();
 8000dae:	f7ff fe03 	bl	80009b8 <Error_Handler>
 8000db2:	e788      	b.n	8000cc6 <MX_TIM1_Init+0x6a>
 8000db4:	200001ac 	.word	0x200001ac
 8000db8:	40012c00 	.word	0x40012c00
 8000dbc:	00000c7f 	.word	0x00000c7f
 8000dc0:	0000063f 	.word	0x0000063f
 8000dc4:	00002710 	.word	0x00002710

08000dc8 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000dc8:	b510      	push	{r4, lr}
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000dca:	4b22      	ldr	r3, [pc, #136]	@ (8000e54 <MX_LPUART1_UART_Init+0x8c>)
 8000dcc:	4c22      	ldr	r4, [pc, #136]	@ (8000e58 <MX_LPUART1_UART_Init+0x90>)
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dce:	2000      	movs	r0, #0
  hlpuart1.Instance = LPUART1;
 8000dd0:	6023      	str	r3, [r4, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000dd2:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dd4:	2100      	movs	r1, #0
  hlpuart1.Init.BaudRate = 209700;
 8000dd6:	6063      	str	r3, [r4, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000dd8:	2380      	movs	r3, #128	@ 0x80
 8000dda:	055b      	lsls	r3, r3, #21
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000ddc:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000dde:	60a3      	str	r3, [r4, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000de0:	2300      	movs	r3, #0
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000de2:	6220      	str	r0, [r4, #32]
 8000de4:	6261      	str	r1, [r4, #36]	@ 0x24
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000de6:	0020      	movs	r0, r4
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000de8:	60e3      	str	r3, [r4, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000dea:	6123      	str	r3, [r4, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000dec:	6162      	str	r2, [r4, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dee:	61a3      	str	r3, [r4, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df0:	62a3      	str	r3, [r4, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000df2:	6663      	str	r3, [r4, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000df4:	f002 f8d6 	bl	8002fa4 <HAL_UART_Init>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d111      	bne.n	8000e20 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	0020      	movs	r0, r4
 8000e00:	f002 fa34 	bl	800326c <HAL_UARTEx_SetTxFifoThreshold>
 8000e04:	2800      	cmp	r0, #0
 8000e06:	d113      	bne.n	8000e30 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e08:	2100      	movs	r1, #0
 8000e0a:	0020      	movs	r0, r4
 8000e0c:	f002 fa7e 	bl	800330c <HAL_UARTEx_SetRxFifoThreshold>
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d115      	bne.n	8000e40 <MX_LPUART1_UART_Init+0x78>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000e14:	0020      	movs	r0, r4
 8000e16:	f002 fa0d 	bl	8003234 <HAL_UARTEx_DisableFifoMode>
 8000e1a:	2800      	cmp	r0, #0
 8000e1c:	d117      	bne.n	8000e4e <MX_LPUART1_UART_Init+0x86>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e1e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e20:	f7ff fdca 	bl	80009b8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e24:	2100      	movs	r1, #0
 8000e26:	0020      	movs	r0, r4
 8000e28:	f002 fa20 	bl	800326c <HAL_UARTEx_SetTxFifoThreshold>
 8000e2c:	2800      	cmp	r0, #0
 8000e2e:	d0eb      	beq.n	8000e08 <MX_LPUART1_UART_Init+0x40>
    Error_Handler();
 8000e30:	f7ff fdc2 	bl	80009b8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e34:	2100      	movs	r1, #0
 8000e36:	0020      	movs	r0, r4
 8000e38:	f002 fa68 	bl	800330c <HAL_UARTEx_SetRxFifoThreshold>
 8000e3c:	2800      	cmp	r0, #0
 8000e3e:	d0e9      	beq.n	8000e14 <MX_LPUART1_UART_Init+0x4c>
    Error_Handler();
 8000e40:	f7ff fdba 	bl	80009b8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000e44:	0020      	movs	r0, r4
 8000e46:	f002 f9f5 	bl	8003234 <HAL_UARTEx_DisableFifoMode>
 8000e4a:	2800      	cmp	r0, #0
 8000e4c:	d0e7      	beq.n	8000e1e <MX_LPUART1_UART_Init+0x56>
    Error_Handler();
 8000e4e:	f7ff fdb3 	bl	80009b8 <Error_Handler>
}
 8000e52:	e7e4      	b.n	8000e1e <MX_LPUART1_UART_Init+0x56>
 8000e54:	40008000 	.word	0x40008000
 8000e58:	200002b0 	.word	0x200002b0
 8000e5c:	00033324 	.word	0x00033324

08000e60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e60:	b530      	push	{r4, r5, lr}
 8000e62:	0004      	movs	r4, r0
 8000e64:	b093      	sub	sp, #76	@ 0x4c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e66:	2214      	movs	r2, #20
 8000e68:	2100      	movs	r1, #0
 8000e6a:	a802      	add	r0, sp, #8
 8000e6c:	f002 faa0 	bl	80033b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e70:	2228      	movs	r2, #40	@ 0x28
 8000e72:	2100      	movs	r1, #0
 8000e74:	a808      	add	r0, sp, #32
 8000e76:	f002 fa9b 	bl	80033b0 <memset>
  if(uartHandle->Instance==LPUART1)
 8000e7a:	4b31      	ldr	r3, [pc, #196]	@ (8000f40 <HAL_UART_MspInit+0xe0>)
 8000e7c:	6822      	ldr	r2, [r4, #0]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d001      	beq.n	8000e86 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000e82:	b013      	add	sp, #76	@ 0x4c
 8000e84:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e86:	2310      	movs	r3, #16
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e88:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e8a:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8c:	f001 f96a 	bl	8002164 <HAL_RCCEx_PeriphCLKConfig>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	d14c      	bne.n	8000f2e <HAL_UART_MspInit+0xce>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000e94:	2180      	movs	r1, #128	@ 0x80
 8000e96:	4b2b      	ldr	r3, [pc, #172]	@ (8000f44 <HAL_UART_MspInit+0xe4>)
 8000e98:	0349      	lsls	r1, r1, #13
 8000e9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ea2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000ea6:	400a      	ands	r2, r1
 8000ea8:	9200      	str	r2, [sp, #0]
 8000eaa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eac:	2201      	movs	r2, #1
 8000eae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000eb0:	4311      	orrs	r1, r2
 8000eb2:	6359      	str	r1, [r3, #52]	@ 0x34
 8000eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	401a      	ands	r2, r3
 8000eba:	9201      	str	r2, [sp, #4]
 8000ebc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ebe:	220c      	movs	r2, #12
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	9202      	str	r2, [sp, #8]
 8000ec4:	9303      	str	r3, [sp, #12]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2300      	movs	r3, #0
 8000eca:	9204      	str	r2, [sp, #16]
 8000ecc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000ece:	2306      	movs	r3, #6
 8000ed0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed2:	f000 fbcf 	bl	8001674 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8000ed6:	4d1c      	ldr	r5, [pc, #112]	@ (8000f48 <HAL_UART_MspInit+0xe8>)
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <HAL_UART_MspInit+0xec>)
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000eda:	2280      	movs	r2, #128	@ 0x80
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8000edc:	602b      	str	r3, [r5, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000ede:	230e      	movs	r3, #14
 8000ee0:	606b      	str	r3, [r5, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee2:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000ee4:	0028      	movs	r0, r5
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee6:	60ab      	str	r3, [r5, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee8:	60eb      	str	r3, [r5, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000eea:	612a      	str	r2, [r5, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eec:	616b      	str	r3, [r5, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000eee:	61ab      	str	r3, [r5, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000ef0:	61eb      	str	r3, [r5, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ef2:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000ef4:	f000 fb48 	bl	8001588 <HAL_DMA_Init>
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	d11e      	bne.n	8000f3a <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000efc:	2280      	movs	r2, #128	@ 0x80
    hdma_lpuart1_tx.Instance = DMA1_Channel3;
 8000efe:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_UART_MspInit+0xf0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000f00:	50a5      	str	r5, [r4, r2]
 8000f02:	62ac      	str	r4, [r5, #40]	@ 0x28
    hdma_lpuart1_tx.Instance = DMA1_Channel3;
 8000f04:	4d13      	ldr	r5, [pc, #76]	@ (8000f54 <HAL_UART_MspInit+0xf4>)
 8000f06:	602b      	str	r3, [r5, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8000f08:	230f      	movs	r3, #15
 8000f0a:	606b      	str	r3, [r5, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	60ab      	str	r3, [r5, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f10:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000f12:	0028      	movs	r0, r5
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f14:	60eb      	str	r3, [r5, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f16:	612a      	str	r2, [r5, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f18:	616b      	str	r3, [r5, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f1a:	61ab      	str	r3, [r5, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000f1c:	61eb      	str	r3, [r5, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f1e:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000f20:	f000 fb32 	bl	8001588 <HAL_DMA_Init>
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d105      	bne.n	8000f34 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000f28:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8000f2a:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8000f2c:	e7a9      	b.n	8000e82 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8000f2e:	f7ff fd43 	bl	80009b8 <Error_Handler>
 8000f32:	e7af      	b.n	8000e94 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8000f34:	f7ff fd40 	bl	80009b8 <Error_Handler>
 8000f38:	e7f6      	b.n	8000f28 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8000f3a:	f7ff fd3d 	bl	80009b8 <Error_Handler>
 8000f3e:	e7dd      	b.n	8000efc <HAL_UART_MspInit+0x9c>
 8000f40:	40008000 	.word	0x40008000
 8000f44:	40021000 	.word	0x40021000
 8000f48:	20000254 	.word	0x20000254
 8000f4c:	4002001c 	.word	0x4002001c
 8000f50:	40020030 	.word	0x40020030
 8000f54:	200001f8 	.word	0x200001f8

08000f58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f58:	480d      	ldr	r0, [pc, #52]	@ (8000f90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f5a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f5c:	f7ff fdea 	bl	8000b34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f60:	480c      	ldr	r0, [pc, #48]	@ (8000f94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f62:	490d      	ldr	r1, [pc, #52]	@ (8000f98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f64:	4a0d      	ldr	r2, [pc, #52]	@ (8000f9c <LoopForever+0xe>)
  movs r3, #0
 8000f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f68:	e002      	b.n	8000f70 <LoopCopyDataInit>

08000f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f6e:	3304      	adds	r3, #4

08000f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f74:	d3f9      	bcc.n	8000f6a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f76:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f78:	4c0a      	ldr	r4, [pc, #40]	@ (8000fa4 <LoopForever+0x16>)
  movs r3, #0
 8000f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f7c:	e001      	b.n	8000f82 <LoopFillZerobss>

08000f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f80:	3204      	adds	r2, #4

08000f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f84:	d3fb      	bcc.n	8000f7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f86:	f002 fa1b 	bl	80033c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f8a:	f7ff fcf3 	bl	8000974 <main>

08000f8e <LoopForever>:

LoopForever:
  b LoopForever
 8000f8e:	e7fe      	b.n	8000f8e <LoopForever>
  ldr   r0, =_estack
 8000f90:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f98:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f9c:	0800350c 	.word	0x0800350c
  ldr r2, =_sbss
 8000fa0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000fa4:	20000348 	.word	0x20000348

08000fa8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa8:	e7fe      	b.n	8000fa8 <ADC1_IRQHandler>
	...

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000fae:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <HAL_InitTick+0x40>)
{
 8000fb0:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8000fb2:	7819      	ldrb	r1, [r3, #0]
 8000fb4:	2900      	cmp	r1, #0
 8000fb6:	d101      	bne.n	8000fbc <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fb8:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8000fba:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000fbc:	20fa      	movs	r0, #250	@ 0xfa
 8000fbe:	0080      	lsls	r0, r0, #2
 8000fc0:	f7ff f8a0 	bl	8000104 <__udivsi3>
 8000fc4:	4d0a      	ldr	r5, [pc, #40]	@ (8000ff0 <HAL_InitTick+0x44>)
 8000fc6:	0001      	movs	r1, r0
 8000fc8:	6828      	ldr	r0, [r5, #0]
 8000fca:	f7ff f89b 	bl	8000104 <__udivsi3>
 8000fce:	f000 fac1 	bl	8001554 <HAL_SYSTICK_Config>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d1f0      	bne.n	8000fb8 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd6:	2c03      	cmp	r4, #3
 8000fd8:	d8ee      	bhi.n	8000fb8 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fda:	3801      	subs	r0, #1
 8000fdc:	2200      	movs	r2, #0
 8000fde:	0021      	movs	r1, r4
 8000fe0:	f000 fa82 	bl	80014e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	@ (8000ff4 <HAL_InitTick+0x48>)
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	601c      	str	r4, [r3, #0]
  return status;
 8000fea:	e7e6      	b.n	8000fba <HAL_InitTick+0xe>
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	20000008 	.word	0x20000008

08000ff8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	4a08      	ldr	r2, [pc, #32]	@ (800101c <HAL_Init+0x24>)
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	6811      	ldr	r1, [r2, #0]
{
 8001000:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001002:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001004:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001006:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001008:	f7ff ffd0 	bl	8000fac <HAL_InitTick>
 800100c:	1e04      	subs	r4, r0, #0
 800100e:	d002      	beq.n	8001016 <HAL_Init+0x1e>
    status = HAL_ERROR;
 8001010:	2401      	movs	r4, #1
}
 8001012:	0020      	movs	r0, r4
 8001014:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8001016:	f7ff fd67 	bl	8000ae8 <HAL_MspInit>
 800101a:	e7fa      	b.n	8001012 <HAL_Init+0x1a>
 800101c:	40022000 	.word	0x40022000

08001020 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001020:	4b01      	ldr	r3, [pc, #4]	@ (8001028 <HAL_GetTick+0x8>)
 8001022:	6818      	ldr	r0, [r3, #0]
}
 8001024:	4770      	bx	lr
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	20000344 	.word	0x20000344

0800102c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800102c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800102e:	46d6      	mov	lr, sl
 8001030:	464f      	mov	r7, r9
 8001032:	4646      	mov	r6, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001034:	2300      	movs	r3, #0
{
 8001036:	b5c0      	push	{r6, r7, lr}
 8001038:	b082      	sub	sp, #8
 800103a:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 800103c:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800103e:	d02c      	beq.n	800109a <HAL_ADC_Init+0x6e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001040:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001042:	2d00      	cmp	r5, #0
 8001044:	d100      	bne.n	8001048 <HAL_ADC_Init+0x1c>
 8001046:	e0cc      	b.n	80011e2 <HAL_ADC_Init+0x1b6>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001048:	2380      	movs	r3, #128	@ 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800104a:	6825      	ldr	r5, [r4, #0]
 800104c:	055b      	lsls	r3, r3, #21
 800104e:	68aa      	ldr	r2, [r5, #8]
 8001050:	421a      	tst	r2, r3
 8001052:	d115      	bne.n	8001080 <HAL_ADC_Init+0x54>
  MODIFY_REG(ADCx->CR,
 8001054:	68aa      	ldr	r2, [r5, #8]
 8001056:	497b      	ldr	r1, [pc, #492]	@ (8001244 <HAL_ADC_Init+0x218>)
 8001058:	400a      	ands	r2, r1
 800105a:	4313      	orrs	r3, r2
 800105c:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800105e:	4b7a      	ldr	r3, [pc, #488]	@ (8001248 <HAL_ADC_Init+0x21c>)
 8001060:	497a      	ldr	r1, [pc, #488]	@ (800124c <HAL_ADC_Init+0x220>)
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	f7ff f84e 	bl	8000104 <__udivsi3>
 8001068:	3001      	adds	r0, #1
 800106a:	0040      	lsls	r0, r0, #1
 800106c:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800106e:	9b01      	ldr	r3, [sp, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d005      	beq.n	8001080 <HAL_ADC_Init+0x54>
    {
      wait_loop_index--;
 8001074:	9b01      	ldr	r3, [sp, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800107a:	9b01      	ldr	r3, [sp, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1f9      	bne.n	8001074 <HAL_ADC_Init+0x48>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001080:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001082:	2000      	movs	r0, #0
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	d400      	bmi.n	800108a <HAL_ADC_Init+0x5e>
 8001088:	e09d      	b.n	80011c6 <HAL_ADC_Init+0x19a>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800108a:	68ab      	ldr	r3, [r5, #8]
 800108c:	075b      	lsls	r3, r3, #29
 800108e:	d50b      	bpl.n	80010a8 <HAL_ADC_Init+0x7c>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001090:	6da3      	ldr	r3, [r4, #88]	@ 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001092:	2210      	movs	r2, #16
 8001094:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001096:	4313      	orrs	r3, r2
 8001098:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 800109a:	2001      	movs	r0, #1

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 800109c:	b002      	add	sp, #8
 800109e:	bce0      	pop	{r5, r6, r7}
 80010a0:	46ba      	mov	sl, r7
 80010a2:	46b1      	mov	r9, r6
 80010a4:	46a8      	mov	r8, r5
 80010a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80010a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80010aa:	06db      	lsls	r3, r3, #27
 80010ac:	d4f1      	bmi.n	8001092 <HAL_ADC_Init+0x66>
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80010b0:	4a67      	ldr	r2, [pc, #412]	@ (8001250 <HAL_ADC_Init+0x224>)
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010b2:	6921      	ldr	r1, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 80010b4:	4013      	ands	r3, r2
 80010b6:	3206      	adds	r2, #6
 80010b8:	32ff      	adds	r2, #255	@ 0xff
 80010ba:	4313      	orrs	r3, r2
 80010bc:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010be:	68ab      	ldr	r3, [r5, #8]
 80010c0:	07db      	lsls	r3, r3, #31
 80010c2:	d45c      	bmi.n	800117e <HAL_ADC_Init+0x152>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010c4:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80010c6:	68a2      	ldr	r2, [r4, #8]
 80010c8:	1e7b      	subs	r3, r7, #1
 80010ca:	419f      	sbcs	r7, r3
 80010cc:	68e3      	ldr	r3, [r4, #12]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010ce:	7ea6      	ldrb	r6, [r4, #26]
 80010d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010d2:	7e23      	ldrb	r3, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010d4:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010d6:	039b      	lsls	r3, r3, #14
 80010d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010da:	7e63      	ldrb	r3, [r4, #25]
 80010dc:	03db      	lsls	r3, r3, #15
 80010de:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010e0:	0373      	lsls	r3, r6, #13
 80010e2:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010e4:	2900      	cmp	r1, #0
 80010e6:	da00      	bge.n	80010ea <HAL_ADC_Init+0xbe>
 80010e8:	e09b      	b.n	8001222 <HAL_ADC_Init+0x1f6>
 80010ea:	2380      	movs	r3, #128	@ 0x80
 80010ec:	039b      	lsls	r3, r3, #14
 80010ee:	469c      	mov	ip, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80010f0:	232c      	movs	r3, #44	@ 0x2c
 80010f2:	5ce3      	ldrb	r3, [r4, r3]
 80010f4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010f6:	4313      	orrs	r3, r2
 80010f8:	433b      	orrs	r3, r7
 80010fa:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010fc:	2720      	movs	r7, #32
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010fe:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001100:	5de2      	ldrb	r2, [r4, r7]
 8001102:	2a01      	cmp	r2, #1
 8001104:	d100      	bne.n	8001108 <HAL_ADC_Init+0xdc>
 8001106:	e090      	b.n	800122a <HAL_ADC_Init+0x1fe>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001108:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800110a:	2a00      	cmp	r2, #0
 800110c:	d005      	beq.n	800111a <HAL_ADC_Init+0xee>
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800110e:	26e0      	movs	r6, #224	@ 0xe0
 8001110:	0076      	lsls	r6, r6, #1
 8001112:	4032      	ands	r2, r6
 8001114:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001116:	4332      	orrs	r2, r6
 8001118:	4313      	orrs	r3, r2
      if (hadc->Init.OversamplingMode == ENABLE)
 800111a:	273c      	movs	r7, #60	@ 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 800111c:	68ea      	ldr	r2, [r5, #12]
 800111e:	4e4d      	ldr	r6, [pc, #308]	@ (8001254 <HAL_ADC_Init+0x228>)
 8001120:	4032      	ands	r2, r6
 8001122:	4313      	orrs	r3, r2
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001124:	6866      	ldr	r6, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 8001126:	60eb      	str	r3, [r5, #12]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001128:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 800112a:	5de7      	ldrb	r7, [r4, r7]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800112c:	0fb3      	lsrs	r3, r6, #30
 800112e:	079b      	lsls	r3, r3, #30
 8001130:	469a      	mov	sl, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 8001132:	46bc      	mov	ip, r7
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001134:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 8001136:	2f01      	cmp	r7, #1
 8001138:	d109      	bne.n	800114e <HAL_ADC_Init+0x122>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800113a:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 800113c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800113e:	433b      	orrs	r3, r7
 8001140:	431a      	orrs	r2, r3
 8001142:	4653      	mov	r3, sl
 8001144:	6ca7      	ldr	r7, [r4, #72]	@ 0x48
 8001146:	433a      	orrs	r2, r7
 8001148:	431a      	orrs	r2, r3
 800114a:	4663      	mov	r3, ip
 800114c:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 800114e:	692b      	ldr	r3, [r5, #16]
 8001150:	4f41      	ldr	r7, [pc, #260]	@ (8001258 <HAL_ADC_Init+0x22c>)
 8001152:	403b      	ands	r3, r7
 8001154:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001156:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8001158:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800115a:	0073      	lsls	r3, r6, #1
 800115c:	085b      	lsrs	r3, r3, #1
 800115e:	05d2      	lsls	r2, r2, #23
 8001160:	4293      	cmp	r3, r2
 8001162:	d00c      	beq.n	800117e <HAL_ADC_Init+0x152>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	061b      	lsls	r3, r3, #24
 8001168:	429e      	cmp	r6, r3
 800116a:	d008      	beq.n	800117e <HAL_ADC_Init+0x152>
        MODIFY_REG(ADC1_COMMON->CCR,
 800116c:	4a3b      	ldr	r2, [pc, #236]	@ (800125c <HAL_ADC_Init+0x230>)
 800116e:	4f3c      	ldr	r7, [pc, #240]	@ (8001260 <HAL_ADC_Init+0x234>)
 8001170:	6813      	ldr	r3, [r2, #0]
 8001172:	403b      	ands	r3, r7
 8001174:	27f0      	movs	r7, #240	@ 0xf0
 8001176:	03bf      	lsls	r7, r7, #14
 8001178:	403e      	ands	r6, r7
 800117a:	4333      	orrs	r3, r6
 800117c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->SMPR,
 800117e:	2607      	movs	r6, #7
 8001180:	2770      	movs	r7, #112	@ 0x70
 8001182:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001184:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001186:	43b3      	bics	r3, r6
 8001188:	4313      	orrs	r3, r2
 800118a:	616b      	str	r3, [r5, #20]
 800118c:	696e      	ldr	r6, [r5, #20]
 800118e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001190:	43be      	bics	r6, r7
 8001192:	011b      	lsls	r3, r3, #4
 8001194:	4333      	orrs	r3, r6
 8001196:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001198:	2900      	cmp	r1, #0
 800119a:	d128      	bne.n	80011ee <HAL_ADC_Init+0x1c2>
      SET_BIT(hadc->Instance->CHSELR,
 800119c:	2310      	movs	r3, #16
 800119e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80011a0:	425b      	negs	r3, r3
 80011a2:	430b      	orrs	r3, r1
 80011a4:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80011a6:	2307      	movs	r3, #7
 80011a8:	6969      	ldr	r1, [r5, #20]
 80011aa:	400b      	ands	r3, r1
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d02f      	beq.n	8001210 <HAL_ADC_Init+0x1e4>
      ADC_STATE_CLR_SET(hadc->State,
 80011b0:	2212      	movs	r2, #18
 80011b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80011b4:	4393      	bics	r3, r2
 80011b6:	3a02      	subs	r2, #2
 80011b8:	4313      	orrs	r3, r2
 80011ba:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011bc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80011be:	3a0f      	subs	r2, #15
 80011c0:	4313      	orrs	r3, r2
 80011c2:	65e3      	str	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 80011c4:	e769      	b.n	800109a <HAL_ADC_Init+0x6e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011c6:	2210      	movs	r2, #16
 80011c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80011ca:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011cc:	4313      	orrs	r3, r2
 80011ce:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80011d2:	3a0f      	subs	r2, #15
 80011d4:	4313      	orrs	r3, r2
 80011d6:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011d8:	68ab      	ldr	r3, [r5, #8]
 80011da:	075b      	lsls	r3, r3, #29
 80011dc:	d400      	bmi.n	80011e0 <HAL_ADC_Init+0x1b4>
 80011de:	e763      	b.n	80010a8 <HAL_ADC_Init+0x7c>
 80011e0:	e756      	b.n	8001090 <HAL_ADC_Init+0x64>
    HAL_ADC_MspInit(hadc);
 80011e2:	f7ff fa89 	bl	80006f8 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 80011e6:	2354      	movs	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80011e8:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80011ea:	54e5      	strb	r5, [r4, r3]
 80011ec:	e72c      	b.n	8001048 <HAL_ADC_Init+0x1c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	039b      	lsls	r3, r3, #14
 80011f2:	4299      	cmp	r1, r3
 80011f4:	d1d7      	bne.n	80011a6 <HAL_ADC_Init+0x17a>
      MODIFY_REG(hadc->Instance->CHSELR,
 80011f6:	211c      	movs	r1, #28
 80011f8:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80011fa:	69e3      	ldr	r3, [r4, #28]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4019      	ands	r1, r3
 8001202:	2310      	movs	r3, #16
 8001204:	425b      	negs	r3, r3
 8001206:	408b      	lsls	r3, r1
 8001208:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800120a:	430b      	orrs	r3, r1
 800120c:	62ab      	str	r3, [r5, #40]	@ 0x28
 800120e:	e7ca      	b.n	80011a6 <HAL_ADC_Init+0x17a>
      ADC_CLEAR_ERRORCODE(hadc);
 8001210:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001212:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001214:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8001216:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001218:	4393      	bics	r3, r2
 800121a:	3a02      	subs	r2, #2
 800121c:	4313      	orrs	r3, r2
 800121e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001220:	e73c      	b.n	800109c <HAL_ADC_Init+0x70>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001222:	004b      	lsls	r3, r1, #1
 8001224:	085b      	lsrs	r3, r3, #1
 8001226:	469c      	mov	ip, r3
 8001228:	e762      	b.n	80010f0 <HAL_ADC_Init+0xc4>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800122a:	2e00      	cmp	r6, #0
 800122c:	d103      	bne.n	8001236 <HAL_ADC_Init+0x20a>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800122e:	2280      	movs	r2, #128	@ 0x80
 8001230:	0252      	lsls	r2, r2, #9
 8001232:	4313      	orrs	r3, r2
 8001234:	e768      	b.n	8001108 <HAL_ADC_Init+0xdc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001236:	6da6      	ldr	r6, [r4, #88]	@ 0x58
 8001238:	433e      	orrs	r6, r7
 800123a:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123c:	6de6      	ldr	r6, [r4, #92]	@ 0x5c
 800123e:	4332      	orrs	r2, r6
 8001240:	65e2      	str	r2, [r4, #92]	@ 0x5c
 8001242:	e761      	b.n	8001108 <HAL_ADC_Init+0xdc>
 8001244:	6fffffe8 	.word	0x6fffffe8
 8001248:	20000000 	.word	0x20000000
 800124c:	00030d40 	.word	0x00030d40
 8001250:	fffffefd 	.word	0xfffffefd
 8001254:	ffde0201 	.word	0xffde0201
 8001258:	1ffffc02 	.word	0x1ffffc02
 800125c:	40012708 	.word	0x40012708
 8001260:	ffc3ffff 	.word	0xffc3ffff

08001264 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001266:	46de      	mov	lr, fp
 8001268:	4657      	mov	r7, sl
 800126a:	464e      	mov	r6, r9
 800126c:	4645      	mov	r5, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800126e:	2300      	movs	r3, #0
{
 8001270:	0004      	movs	r4, r0
 8001272:	b5e0      	push	{r5, r6, r7, lr}
 8001274:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8001276:	9303      	str	r3, [sp, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001278:	3354      	adds	r3, #84	@ 0x54
 800127a:	5ce2      	ldrb	r2, [r4, r3]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800127c:	6900      	ldr	r0, [r0, #16]
  __HAL_LOCK(hadc);
 800127e:	2a01      	cmp	r2, #1
 8001280:	d100      	bne.n	8001284 <HAL_ADC_ConfigChannel+0x20>
 8001282:	e09a      	b.n	80013ba <HAL_ADC_ConfigChannel+0x156>
 8001284:	2201      	movs	r2, #1
 8001286:	54e2      	strb	r2, [r4, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	3203      	adds	r2, #3
 800128c:	689e      	ldr	r6, [r3, #8]
 800128e:	4232      	tst	r2, r6
 8001290:	d00e      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x4c>
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

    tmp_hal_status = HAL_ERROR;
 8001292:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001294:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001296:	321c      	adds	r2, #28
 8001298:	4313      	orrs	r3, r2
 800129a:	65a3      	str	r3, [r4, #88]	@ 0x58
  }

  __HAL_UNLOCK(hadc);
 800129c:	2354      	movs	r3, #84	@ 0x54
 800129e:	2200      	movs	r2, #0
 80012a0:	54e2      	strb	r2, [r4, r3]

  return tmp_hal_status;
}
 80012a2:	b005      	add	sp, #20
 80012a4:	bcf0      	pop	{r4, r5, r6, r7}
 80012a6:	46bb      	mov	fp, r7
 80012a8:	46b2      	mov	sl, r6
 80012aa:	46a9      	mov	r9, r5
 80012ac:	46a0      	mov	r8, r4
 80012ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 80012b0:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80012b2:	4390      	bics	r0, r2
 80012b4:	4684      	mov	ip, r0
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80012b6:	6808      	ldr	r0, [r1, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 80012b8:	2e02      	cmp	r6, #2
 80012ba:	d05e      	beq.n	800137a <HAL_ADC_ConfigChannel+0x116>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012bc:	0347      	lsls	r7, r0, #13
 80012be:	0b7d      	lsrs	r5, r7, #13
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80012c0:	2780      	movs	r7, #128	@ 0x80
 80012c2:	9500      	str	r5, [sp, #0]
 80012c4:	063f      	lsls	r7, r7, #24
 80012c6:	45bc      	cmp	ip, r7
 80012c8:	d053      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x10e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80012ca:	6e27      	ldr	r7, [r4, #96]	@ 0x60
 80012cc:	46bb      	mov	fp, r7
 80012ce:	271f      	movs	r7, #31
 80012d0:	46b8      	mov	r8, r7
 80012d2:	4037      	ands	r7, r6
 80012d4:	46ba      	mov	sl, r7
 80012d6:	270f      	movs	r7, #15
 80012d8:	4655      	mov	r5, sl
 80012da:	40af      	lsls	r7, r5
 80012dc:	43fd      	mvns	r5, r7
 80012de:	46bc      	mov	ip, r7
 80012e0:	9501      	str	r5, [sp, #4]
 80012e2:	465f      	mov	r7, fp
 80012e4:	4665      	mov	r5, ip
 80012e6:	43af      	bics	r7, r5
 80012e8:	9d00      	ldr	r5, [sp, #0]
 80012ea:	46b9      	mov	r9, r7
 80012ec:	2d00      	cmp	r5, #0
 80012ee:	d166      	bne.n	80013be <HAL_ADC_ConfigChannel+0x15a>
 80012f0:	4645      	mov	r5, r8
 80012f2:	0e82      	lsrs	r2, r0, #26
 80012f4:	4015      	ands	r5, r2
 80012f6:	002a      	movs	r2, r5
 80012f8:	4655      	mov	r5, sl
 80012fa:	40aa      	lsls	r2, r5
 80012fc:	464d      	mov	r5, r9
 80012fe:	4315      	orrs	r5, r2
 8001300:	46a9      	mov	r9, r5
 8001302:	464a      	mov	r2, r9
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001304:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001306:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001308:	69e2      	ldr	r2, [r4, #28]
 800130a:	3601      	adds	r6, #1
 800130c:	4296      	cmp	r6, r2
 800130e:	d808      	bhi.n	8001322 <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCx->CHSELR,
 8001310:	4656      	mov	r6, sl
 8001312:	0082      	lsls	r2, r0, #2
 8001314:	0f12      	lsrs	r2, r2, #28
 8001316:	40b2      	lsls	r2, r6
 8001318:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
 800131a:	9e01      	ldr	r6, [sp, #4]
 800131c:	4035      	ands	r5, r6
 800131e:	432a      	orrs	r2, r5
 8001320:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8001322:	0205      	lsls	r5, r0, #8
 8001324:	688a      	ldr	r2, [r1, #8]
 8001326:	0029      	movs	r1, r5
 8001328:	695e      	ldr	r6, [r3, #20]
 800132a:	402a      	ands	r2, r5
 800132c:	4d66      	ldr	r5, [pc, #408]	@ (80014c8 <HAL_ADC_ConfigChannel+0x264>)
 800132e:	438e      	bics	r6, r1
 8001330:	402a      	ands	r2, r5
 8001332:	4332      	orrs	r2, r6
 8001334:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001336:	2800      	cmp	r0, #0
 8001338:	db01      	blt.n	800133e <HAL_ADC_ConfigChannel+0xda>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800133a:	2000      	movs	r0, #0
 800133c:	e7ae      	b.n	800129c <HAL_ADC_ConfigChannel+0x38>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800133e:	21e0      	movs	r1, #224	@ 0xe0
 8001340:	4d62      	ldr	r5, [pc, #392]	@ (80014cc <HAL_ADC_ConfigChannel+0x268>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001342:	4a63      	ldr	r2, [pc, #396]	@ (80014d0 <HAL_ADC_ConfigChannel+0x26c>)
 8001344:	682b      	ldr	r3, [r5, #0]
 8001346:	0449      	lsls	r1, r1, #17
 8001348:	4019      	ands	r1, r3
 800134a:	4290      	cmp	r0, r2
 800134c:	d04c      	beq.n	80013e8 <HAL_ADC_ConfigChannel+0x184>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800134e:	4a61      	ldr	r2, [pc, #388]	@ (80014d4 <HAL_ADC_ConfigChannel+0x270>)
 8001350:	4290      	cmp	r0, r2
 8001352:	d040      	beq.n	80013d6 <HAL_ADC_ConfigChannel+0x172>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001354:	4a60      	ldr	r2, [pc, #384]	@ (80014d8 <HAL_ADC_ConfigChannel+0x274>)
 8001356:	4290      	cmp	r0, r2
 8001358:	d1ef      	bne.n	800133a <HAL_ADC_ConfigChannel+0xd6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800135a:	2280      	movs	r2, #128	@ 0x80
 800135c:	03d2      	lsls	r2, r2, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800135e:	4213      	tst	r3, r2
 8001360:	d1eb      	bne.n	800133a <HAL_ADC_ConfigChannel+0xd6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001362:	682b      	ldr	r3, [r5, #0]
 8001364:	485d      	ldr	r0, [pc, #372]	@ (80014dc <HAL_ADC_ConfigChannel+0x278>)
 8001366:	4003      	ands	r3, r0
 8001368:	430b      	orrs	r3, r1
 800136a:	431a      	orrs	r2, r3
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800136c:	2000      	movs	r0, #0
 800136e:	602a      	str	r2, [r5, #0]
 8001370:	e794      	b.n	800129c <HAL_ADC_ConfigChannel+0x38>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001372:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001374:	432a      	orrs	r2, r5
 8001376:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001378:	e7d3      	b.n	8001322 <HAL_ADC_ConfigChannel+0xbe>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800137a:	2280      	movs	r2, #128	@ 0x80
 800137c:	0612      	lsls	r2, r2, #24
 800137e:	4594      	cmp	ip, r2
 8001380:	d104      	bne.n	800138c <HAL_ADC_ConfigChannel+0x128>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001382:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001384:	0341      	lsls	r1, r0, #13
 8001386:	0b49      	lsrs	r1, r1, #13
 8001388:	438a      	bics	r2, r1
 800138a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800138c:	2800      	cmp	r0, #0
 800138e:	dad4      	bge.n	800133a <HAL_ADC_ConfigChannel+0xd6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001390:	4a4e      	ldr	r2, [pc, #312]	@ (80014cc <HAL_ADC_ConfigChannel+0x268>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001392:	494f      	ldr	r1, [pc, #316]	@ (80014d0 <HAL_ADC_ConfigChannel+0x26c>)
 8001394:	6813      	ldr	r3, [r2, #0]
 8001396:	4288      	cmp	r0, r1
 8001398:	d023      	beq.n	80013e2 <HAL_ADC_ConfigChannel+0x17e>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800139a:	494e      	ldr	r1, [pc, #312]	@ (80014d4 <HAL_ADC_ConfigChannel+0x270>)
 800139c:	4288      	cmp	r0, r1
 800139e:	d04a      	beq.n	8001436 <HAL_ADC_ConfigChannel+0x1d2>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80013a0:	494d      	ldr	r1, [pc, #308]	@ (80014d8 <HAL_ADC_ConfigChannel+0x274>)
 80013a2:	4288      	cmp	r0, r1
 80013a4:	d1c9      	bne.n	800133a <HAL_ADC_ConfigChannel+0xd6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013a6:	20c0      	movs	r0, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013a8:	6811      	ldr	r1, [r2, #0]
 80013aa:	0440      	lsls	r0, r0, #17
 80013ac:	4003      	ands	r3, r0
 80013ae:	484b      	ldr	r0, [pc, #300]	@ (80014dc <HAL_ADC_ConfigChannel+0x278>)
 80013b0:	4001      	ands	r1, r0
 80013b2:	430b      	orrs	r3, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013b4:	2000      	movs	r0, #0
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	e770      	b.n	800129c <HAL_ADC_ConfigChannel+0x38>
  __HAL_LOCK(hadc);
 80013ba:	2002      	movs	r0, #2
 80013bc:	e771      	b.n	80012a2 <HAL_ADC_ConfigChannel+0x3e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80013be:	2501      	movs	r5, #1
 80013c0:	4205      	tst	r5, r0
 80013c2:	d19e      	bne.n	8001302 <HAL_ADC_ConfigChannel+0x9e>
 80013c4:	2702      	movs	r7, #2
 80013c6:	4207      	tst	r7, r0
 80013c8:	d02d      	beq.n	8001426 <HAL_ADC_ConfigChannel+0x1c2>
 80013ca:	4652      	mov	r2, sl
 80013cc:	4095      	lsls	r5, r2
 80013ce:	464a      	mov	r2, r9
 80013d0:	432a      	orrs	r2, r5
 80013d2:	4691      	mov	r9, r2
 80013d4:	e795      	b.n	8001302 <HAL_ADC_ConfigChannel+0x9e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80013d6:	2280      	movs	r2, #128	@ 0x80
 80013d8:	0452      	lsls	r2, r2, #17
 80013da:	4213      	tst	r3, r2
 80013dc:	d0c1      	beq.n	8001362 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013de:	2000      	movs	r0, #0
 80013e0:	e75c      	b.n	800129c <HAL_ADC_ConfigChannel+0x38>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013e2:	20a0      	movs	r0, #160	@ 0xa0
 80013e4:	6811      	ldr	r1, [r2, #0]
 80013e6:	e7e0      	b.n	80013aa <HAL_ADC_ConfigChannel+0x146>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80013e8:	2280      	movs	r2, #128	@ 0x80
 80013ea:	0412      	lsls	r2, r2, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80013ec:	4213      	tst	r3, r2
 80013ee:	d1a4      	bne.n	800133a <HAL_ADC_ConfigChannel+0xd6>
 80013f0:	682b      	ldr	r3, [r5, #0]
 80013f2:	483a      	ldr	r0, [pc, #232]	@ (80014dc <HAL_ADC_ConfigChannel+0x278>)
 80013f4:	4003      	ands	r3, r0
 80013f6:	430b      	orrs	r3, r1
 80013f8:	431a      	orrs	r2, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013fa:	4b39      	ldr	r3, [pc, #228]	@ (80014e0 <HAL_ADC_ConfigChannel+0x27c>)
 80013fc:	602a      	str	r2, [r5, #0]
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	4938      	ldr	r1, [pc, #224]	@ (80014e4 <HAL_ADC_ConfigChannel+0x280>)
 8001402:	f7fe fe7f 	bl	8000104 <__udivsi3>
 8001406:	3001      	adds	r0, #1
 8001408:	0043      	lsls	r3, r0, #1
 800140a:	181b      	adds	r3, r3, r0
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8001410:	9b03      	ldr	r3, [sp, #12]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d091      	beq.n	800133a <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8001416:	9b03      	ldr	r3, [sp, #12]
 8001418:	3b01      	subs	r3, #1
 800141a:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 800141c:	9b03      	ldr	r3, [sp, #12]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f9      	bne.n	8001416 <HAL_ADC_ConfigChannel+0x1b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001422:	2000      	movs	r0, #0
 8001424:	e73a      	b.n	800129c <HAL_ADC_ConfigChannel+0x38>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001426:	4202      	tst	r2, r0
 8001428:	d009      	beq.n	800143e <HAL_ADC_ConfigChannel+0x1da>
 800142a:	4652      	mov	r2, sl
 800142c:	4097      	lsls	r7, r2
 800142e:	464a      	mov	r2, r9
 8001430:	433a      	orrs	r2, r7
 8001432:	4691      	mov	r9, r2
 8001434:	e765      	b.n	8001302 <HAL_ADC_ConfigChannel+0x9e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001436:	20c0      	movs	r0, #192	@ 0xc0
 8001438:	6811      	ldr	r1, [r2, #0]
 800143a:	0400      	lsls	r0, r0, #16
 800143c:	e7b6      	b.n	80013ac <HAL_ADC_ConfigChannel+0x148>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800143e:	0702      	lsls	r2, r0, #28
 8001440:	d501      	bpl.n	8001446 <HAL_ADC_ConfigChannel+0x1e2>
 8001442:	2203      	movs	r2, #3
 8001444:	e758      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001446:	06c2      	lsls	r2, r0, #27
 8001448:	d501      	bpl.n	800144e <HAL_ADC_ConfigChannel+0x1ea>
 800144a:	2204      	movs	r2, #4
 800144c:	e754      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800144e:	0682      	lsls	r2, r0, #26
 8001450:	d501      	bpl.n	8001456 <HAL_ADC_ConfigChannel+0x1f2>
 8001452:	2205      	movs	r2, #5
 8001454:	e750      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001456:	0642      	lsls	r2, r0, #25
 8001458:	d501      	bpl.n	800145e <HAL_ADC_ConfigChannel+0x1fa>
 800145a:	2206      	movs	r2, #6
 800145c:	e74c      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800145e:	0602      	lsls	r2, r0, #24
 8001460:	d501      	bpl.n	8001466 <HAL_ADC_ConfigChannel+0x202>
 8001462:	2207      	movs	r2, #7
 8001464:	e748      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001466:	05c2      	lsls	r2, r0, #23
 8001468:	d501      	bpl.n	800146e <HAL_ADC_ConfigChannel+0x20a>
 800146a:	2208      	movs	r2, #8
 800146c:	e744      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800146e:	0582      	lsls	r2, r0, #22
 8001470:	d501      	bpl.n	8001476 <HAL_ADC_ConfigChannel+0x212>
 8001472:	2209      	movs	r2, #9
 8001474:	e740      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001476:	0542      	lsls	r2, r0, #21
 8001478:	d501      	bpl.n	800147e <HAL_ADC_ConfigChannel+0x21a>
 800147a:	220a      	movs	r2, #10
 800147c:	e73c      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800147e:	0502      	lsls	r2, r0, #20
 8001480:	d501      	bpl.n	8001486 <HAL_ADC_ConfigChannel+0x222>
 8001482:	220b      	movs	r2, #11
 8001484:	e738      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001486:	04c2      	lsls	r2, r0, #19
 8001488:	d501      	bpl.n	800148e <HAL_ADC_ConfigChannel+0x22a>
 800148a:	220c      	movs	r2, #12
 800148c:	e734      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800148e:	0482      	lsls	r2, r0, #18
 8001490:	d501      	bpl.n	8001496 <HAL_ADC_ConfigChannel+0x232>
 8001492:	220d      	movs	r2, #13
 8001494:	e730      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 8001496:	0442      	lsls	r2, r0, #17
 8001498:	d501      	bpl.n	800149e <HAL_ADC_ConfigChannel+0x23a>
 800149a:	220e      	movs	r2, #14
 800149c:	e72c      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 800149e:	0402      	lsls	r2, r0, #16
 80014a0:	d504      	bpl.n	80014ac <HAL_ADC_ConfigChannel+0x248>
 80014a2:	465a      	mov	r2, fp
 80014a4:	4665      	mov	r5, ip
 80014a6:	432a      	orrs	r2, r5
 80014a8:	4691      	mov	r9, r2
 80014aa:	e72a      	b.n	8001302 <HAL_ADC_ConfigChannel+0x9e>
 80014ac:	03c2      	lsls	r2, r0, #15
 80014ae:	d501      	bpl.n	80014b4 <HAL_ADC_ConfigChannel+0x250>
 80014b0:	2210      	movs	r2, #16
 80014b2:	e721      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 80014b4:	0382      	lsls	r2, r0, #14
 80014b6:	d501      	bpl.n	80014bc <HAL_ADC_ConfigChannel+0x258>
 80014b8:	2211      	movs	r2, #17
 80014ba:	e71d      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 80014bc:	0342      	lsls	r2, r0, #13
 80014be:	d400      	bmi.n	80014c2 <HAL_ADC_ConfigChannel+0x25e>
 80014c0:	e71f      	b.n	8001302 <HAL_ADC_ConfigChannel+0x9e>
 80014c2:	2212      	movs	r2, #18
 80014c4:	e718      	b.n	80012f8 <HAL_ADC_ConfigChannel+0x94>
 80014c6:	46c0      	nop			@ (mov r8, r8)
 80014c8:	07ffff00 	.word	0x07ffff00
 80014cc:	40012708 	.word	0x40012708
 80014d0:	b0001000 	.word	0xb0001000
 80014d4:	b8004000 	.word	0xb8004000
 80014d8:	b4002000 	.word	0xb4002000
 80014dc:	fe3fffff 	.word	0xfe3fffff
 80014e0:	20000000 	.word	0x20000000
 80014e4:	00030d40 	.word	0x00030d40

080014e8 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014e8:	22ff      	movs	r2, #255	@ 0xff
 80014ea:	2303      	movs	r3, #3
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b510      	push	{r4, lr}
 80014ee:	0014      	movs	r4, r2
 80014f0:	4003      	ands	r3, r0
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014f6:	0189      	lsls	r1, r1, #6
 80014f8:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014fa:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014fc:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 80014fe:	2800      	cmp	r0, #0
 8001500:	db0b      	blt.n	800151a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001502:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <HAL_NVIC_SetPriority+0x4c>)
 8001504:	21c0      	movs	r1, #192	@ 0xc0
 8001506:	469c      	mov	ip, r3
 8001508:	0880      	lsrs	r0, r0, #2
 800150a:	0080      	lsls	r0, r0, #2
 800150c:	4460      	add	r0, ip
 800150e:	0089      	lsls	r1, r1, #2
 8001510:	5843      	ldr	r3, [r0, r1]
 8001512:	4023      	ands	r3, r4
 8001514:	4313      	orrs	r3, r2
 8001516:	5043      	str	r3, [r0, r1]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001518:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800151a:	230f      	movs	r3, #15
 800151c:	4906      	ldr	r1, [pc, #24]	@ (8001538 <HAL_NVIC_SetPriority+0x50>)
 800151e:	4003      	ands	r3, r0
 8001520:	468c      	mov	ip, r1
 8001522:	3b08      	subs	r3, #8
 8001524:	089b      	lsrs	r3, r3, #2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4463      	add	r3, ip
 800152a:	69d9      	ldr	r1, [r3, #28]
 800152c:	400c      	ands	r4, r1
 800152e:	4314      	orrs	r4, r2
 8001530:	61dc      	str	r4, [r3, #28]
 8001532:	e7f1      	b.n	8001518 <HAL_NVIC_SetPriority+0x30>
 8001534:	e000e100 	.word	0xe000e100
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800153c:	2800      	cmp	r0, #0
 800153e:	db05      	blt.n	800154c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001540:	221f      	movs	r2, #31
 8001542:	2301      	movs	r3, #1
 8001544:	4002      	ands	r2, r0
 8001546:	4093      	lsls	r3, r2
 8001548:	4a01      	ldr	r2, [pc, #4]	@ (8001550 <HAL_NVIC_EnableIRQ+0x14>)
 800154a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800154c:	4770      	bx	lr
 800154e:	46c0      	nop			@ (mov r8, r8)
 8001550:	e000e100 	.word	0xe000e100

08001554 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	2280      	movs	r2, #128	@ 0x80
 8001556:	1e43      	subs	r3, r0, #1
 8001558:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	4293      	cmp	r3, r2
 800155e:	d20e      	bcs.n	800157e <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001560:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a07      	ldr	r2, [pc, #28]	@ (8001580 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001564:	4807      	ldr	r0, [pc, #28]	@ (8001584 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001566:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001568:	6a03      	ldr	r3, [r0, #32]
 800156a:	0609      	lsls	r1, r1, #24
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	0a1b      	lsrs	r3, r3, #8
 8001570:	430b      	orrs	r3, r1
 8001572:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001576:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001578:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	3307      	adds	r3, #7
 800157c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800157e:	4770      	bx	lr
 8001580:	e000e010 	.word	0xe000e010
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800158a:	46c6      	mov	lr, r8
 800158c:	0004      	movs	r4, r0
 800158e:	b500      	push	{lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001590:	2800      	cmp	r0, #0
 8001592:	d060      	beq.n	8001656 <HAL_DMA_Init+0xce>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001594:	6805      	ldr	r5, [r0, #0]
 8001596:	4b31      	ldr	r3, [pc, #196]	@ (800165c <HAL_DMA_Init+0xd4>)
 8001598:	2114      	movs	r1, #20
 800159a:	18e8      	adds	r0, r5, r3
 800159c:	f7fe fdb2 	bl	8000104 <__udivsi3>
 80015a0:	0083      	lsls	r3, r0, #2
 80015a2:	6423      	str	r3, [r4, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015a4:	2202      	movs	r2, #2
 80015a6:	2325      	movs	r3, #37	@ 0x25
 80015a8:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015aa:	682b      	ldr	r3, [r5, #0]
 80015ac:	4a2c      	ldr	r2, [pc, #176]	@ (8001660 <HAL_DMA_Init+0xd8>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80015ae:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015b0:	4013      	ands	r3, r2
 80015b2:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80015b4:	68e3      	ldr	r3, [r4, #12]
 80015b6:	6921      	ldr	r1, [r4, #16]
 80015b8:	4333      	orrs	r3, r6
 80015ba:	430b      	orrs	r3, r1
 80015bc:	6961      	ldr	r1, [r4, #20]
 80015be:	682a      	ldr	r2, [r5, #0]
 80015c0:	430b      	orrs	r3, r1
 80015c2:	69a1      	ldr	r1, [r4, #24]
 80015c4:	430b      	orrs	r3, r1
 80015c6:	69e1      	ldr	r1, [r4, #28]
 80015c8:	430b      	orrs	r3, r1
 80015ca:	6a21      	ldr	r1, [r4, #32]
 80015cc:	430b      	orrs	r3, r1
 80015ce:	4313      	orrs	r3, r2
 80015d0:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80015d2:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <HAL_DMA_Init+0xdc>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015d4:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80015d6:	469c      	mov	ip, r3
 80015d8:	4460      	add	r0, ip
 80015da:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015dc:	20ff      	movs	r0, #255	@ 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80015de:	4b22      	ldr	r3, [pc, #136]	@ (8001668 <HAL_DMA_Init+0xe0>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015e0:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80015e2:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80015e4:	6467      	str	r7, [r4, #68]	@ 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015e6:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80015e8:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015ea:	f7fe fd8b 	bl	8000104 <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80015ee:	231f      	movs	r3, #31
 80015f0:	2201      	movs	r2, #1
 80015f2:	4003      	ands	r3, r0
 80015f4:	0010      	movs	r0, r2
 80015f6:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015f8:	2380      	movs	r3, #128	@ 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80015fa:	64e0      	str	r0, [r4, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80015fc:	01db      	lsls	r3, r3, #7
 80015fe:	429e      	cmp	r6, r3
 8001600:	d01f      	beq.n	8001642 <HAL_DMA_Init+0xba>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001602:	233f      	movs	r3, #63	@ 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001604:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001606:	6861      	ldr	r1, [r4, #4]
 8001608:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800160a:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800160c:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800160e:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001610:	2903      	cmp	r1, #3
 8001612:	d81b      	bhi.n	800164c <HAL_DMA_Init+0xc4>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001614:	4915      	ldr	r1, [pc, #84]	@ (800166c <HAL_DMA_Init+0xe4>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001616:	4816      	ldr	r0, [pc, #88]	@ (8001670 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001618:	1859      	adds	r1, r3, r1

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800161a:	3b01      	subs	r3, #1
 800161c:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800161e:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001620:	0089      	lsls	r1, r1, #2
 8001622:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001624:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001626:	65a2      	str	r2, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001628:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800162a:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800162c:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 800162e:	2225      	movs	r2, #37	@ 0x25
 8001630:	2101      	movs	r1, #1
  return HAL_OK;
 8001632:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001634:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8001636:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8001638:	3a01      	subs	r2, #1
 800163a:	54a3      	strb	r3, [r4, r2]
}
 800163c:	bc80      	pop	{r7}
 800163e:	46b8      	mov	r8, r7
 8001640:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001642:	2300      	movs	r3, #0
 8001644:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001646:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001648:	4643      	mov	r3, r8
 800164a:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 800164c:	2300      	movs	r3, #0
 800164e:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001650:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001652:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001654:	e7ea      	b.n	800162c <HAL_DMA_Init+0xa4>
    return HAL_ERROR;
 8001656:	2001      	movs	r0, #1
 8001658:	e7f0      	b.n	800163c <HAL_DMA_Init+0xb4>
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	bffdfff8 	.word	0xbffdfff8
 8001660:	ffff800f 	.word	0xffff800f
 8001664:	10008200 	.word	0x10008200
 8001668:	40020880 	.word	0x40020880
 800166c:	1000823f 	.word	0x1000823f
 8001670:	40020940 	.word	0x40020940

08001674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001676:	46de      	mov	lr, fp
 8001678:	4657      	mov	r7, sl
 800167a:	464e      	mov	r6, r9
 800167c:	4645      	mov	r5, r8
 800167e:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001680:	680a      	ldr	r2, [r1, #0]
{
 8001682:	468b      	mov	fp, r1
 8001684:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001686:	2a00      	cmp	r2, #0
 8001688:	d06a      	beq.n	8001760 <HAL_GPIO_Init+0xec>
 800168a:	21a0      	movs	r1, #160	@ 0xa0
  uint32_t position = 0x00u;
 800168c:	2300      	movs	r3, #0
 800168e:	05c9      	lsls	r1, r1, #23
 8001690:	4288      	cmp	r0, r1
 8001692:	d100      	bne.n	8001696 <HAL_GPIO_Init+0x22>
 8001694:	e0c5      	b.n	8001822 <HAL_GPIO_Init+0x1ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001696:	2101      	movs	r1, #1
 8001698:	4099      	lsls	r1, r3
 800169a:	468c      	mov	ip, r1
 800169c:	4011      	ands	r1, r2
 800169e:	468a      	mov	sl, r1

    if (iocurrent != 0x00u)
 80016a0:	4661      	mov	r1, ip
 80016a2:	420a      	tst	r2, r1
 80016a4:	d058      	beq.n	8001758 <HAL_GPIO_Init+0xe4>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016a6:	2503      	movs	r5, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a8:	4659      	mov	r1, fp
 80016aa:	005e      	lsls	r6, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ac:	40b5      	lsls	r5, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016ae:	684c      	ldr	r4, [r1, #4]
 80016b0:	2103      	movs	r1, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016b2:	43ed      	mvns	r5, r5
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b4:	4021      	ands	r1, r4
 80016b6:	1e4f      	subs	r7, r1, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016b8:	9501      	str	r5, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016ba:	2f01      	cmp	r7, #1
 80016bc:	d957      	bls.n	800176e <HAL_GPIO_Init+0xfa>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016be:	2903      	cmp	r1, #3
 80016c0:	d000      	beq.n	80016c4 <HAL_GPIO_Init+0x50>
 80016c2:	e15f      	b.n	8001984 <HAL_GPIO_Init+0x310>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016c4:	40b1      	lsls	r1, r6
      temp = GPIOx->MODER;
 80016c6:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016c8:	9d01      	ldr	r5, [sp, #4]
 80016ca:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016cc:	4329      	orrs	r1, r5
      GPIOx->MODER = temp;
 80016ce:	6001      	str	r1, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016d0:	21c0      	movs	r1, #192	@ 0xc0
 80016d2:	0289      	lsls	r1, r1, #10
 80016d4:	420c      	tst	r4, r1
 80016d6:	d03f      	beq.n	8001758 <HAL_GPIO_Init+0xe4>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016d8:	2603      	movs	r6, #3
 80016da:	270f      	movs	r7, #15
 80016dc:	4db9      	ldr	r5, [pc, #740]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 80016de:	401e      	ands	r6, r3
 80016e0:	46ac      	mov	ip, r5
 80016e2:	00f6      	lsls	r6, r6, #3
 80016e4:	40b7      	lsls	r7, r6
        temp = EXTI->EXTICR[position >> 2u];
 80016e6:	0899      	lsrs	r1, r3, #2
 80016e8:	0089      	lsls	r1, r1, #2
 80016ea:	4461      	add	r1, ip
 80016ec:	6e0d      	ldr	r5, [r1, #96]	@ 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016ee:	43bd      	bics	r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80016f0:	4fb5      	ldr	r7, [pc, #724]	@ (80019c8 <HAL_GPIO_Init+0x354>)
 80016f2:	42b8      	cmp	r0, r7
 80016f4:	d100      	bne.n	80016f8 <HAL_GPIO_Init+0x84>
 80016f6:	e090      	b.n	800181a <HAL_GPIO_Init+0x1a6>
 80016f8:	4fb4      	ldr	r7, [pc, #720]	@ (80019cc <HAL_GPIO_Init+0x358>)
 80016fa:	42b8      	cmp	r0, r7
 80016fc:	d100      	bne.n	8001700 <HAL_GPIO_Init+0x8c>
 80016fe:	e07b      	b.n	80017f8 <HAL_GPIO_Init+0x184>
 8001700:	4fb3      	ldr	r7, [pc, #716]	@ (80019d0 <HAL_GPIO_Init+0x35c>)
 8001702:	42b8      	cmp	r0, r7
 8001704:	d100      	bne.n	8001708 <HAL_GPIO_Init+0x94>
 8001706:	e139      	b.n	800197c <HAL_GPIO_Init+0x308>
 8001708:	2705      	movs	r7, #5
 800170a:	40b7      	lsls	r7, r6
 800170c:	433d      	orrs	r5, r7
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800170e:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 8001710:	660d      	str	r5, [r1, #96]	@ 0x60
        temp &= ~(iocurrent);
 8001712:	4655      	mov	r5, sl
        temp = EXTI->RTSR1;
 8001714:	49ab      	ldr	r1, [pc, #684]	@ (80019c4 <HAL_GPIO_Init+0x350>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001716:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8001718:	43ed      	mvns	r5, r5
        temp = EXTI->RTSR1;
 800171a:	6809      	ldr	r1, [r1, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800171c:	4234      	tst	r4, r6
 800171e:	d000      	beq.n	8001722 <HAL_GPIO_Init+0xae>
 8001720:	e078      	b.n	8001814 <HAL_GPIO_Init+0x1a0>
        temp &= ~(iocurrent);
 8001722:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8001724:	4ea7      	ldr	r6, [pc, #668]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001726:	6031      	str	r1, [r6, #0]

        temp = EXTI->FTSR1;
 8001728:	6871      	ldr	r1, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800172a:	2680      	movs	r6, #128	@ 0x80
 800172c:	03b6      	lsls	r6, r6, #14
 800172e:	4234      	tst	r4, r6
 8001730:	d16d      	bne.n	800180e <HAL_GPIO_Init+0x19a>
        temp &= ~(iocurrent);
 8001732:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8001734:	4ea3      	ldr	r6, [pc, #652]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001736:	6071      	str	r1, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001738:	2184      	movs	r1, #132	@ 0x84
 800173a:	5871      	ldr	r1, [r6, r1]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800173c:	03a6      	lsls	r6, r4, #14
 800173e:	d463      	bmi.n	8001808 <HAL_GPIO_Init+0x194>
        temp &= ~(iocurrent);
 8001740:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8001742:	2684      	movs	r6, #132	@ 0x84
 8001744:	4f9f      	ldr	r7, [pc, #636]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001746:	51b9      	str	r1, [r7, r6]

        temp = EXTI->IMR1;
 8001748:	2180      	movs	r1, #128	@ 0x80
 800174a:	5879      	ldr	r1, [r7, r1]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800174c:	03e4      	lsls	r4, r4, #15
 800174e:	d457      	bmi.n	8001800 <HAL_GPIO_Init+0x18c>
        temp &= ~(iocurrent);
 8001750:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8001752:	2480      	movs	r4, #128	@ 0x80
 8001754:	4d9b      	ldr	r5, [pc, #620]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001756:	5129      	str	r1, [r5, r4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001758:	0011      	movs	r1, r2
      }
    }

    position++;
 800175a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175c:	40d9      	lsrs	r1, r3
 800175e:	d19a      	bne.n	8001696 <HAL_GPIO_Init+0x22>
  }
}
 8001760:	b005      	add	sp, #20
 8001762:	bcf0      	pop	{r4, r5, r6, r7}
 8001764:	46bb      	mov	fp, r7
 8001766:	46b2      	mov	sl, r6
 8001768:	46a9      	mov	r9, r5
 800176a:	46a0      	mov	r8, r4
 800176c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 800176e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001770:	402f      	ands	r7, r5
 8001772:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001774:	465f      	mov	r7, fp
 8001776:	68ff      	ldr	r7, [r7, #12]
 8001778:	40b7      	lsls	r7, r6
 800177a:	46b8      	mov	r8, r7
 800177c:	464f      	mov	r7, r9
 800177e:	4645      	mov	r5, r8
 8001780:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8001782:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001784:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001786:	002f      	movs	r7, r5
 8001788:	4665      	mov	r5, ip
 800178a:	43af      	bics	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800178c:	0925      	lsrs	r5, r4, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800178e:	46b8      	mov	r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001790:	002f      	movs	r7, r5
 8001792:	2501      	movs	r5, #1
 8001794:	402f      	ands	r7, r5
 8001796:	409f      	lsls	r7, r3
 8001798:	46bc      	mov	ip, r7
 800179a:	4647      	mov	r7, r8
 800179c:	4665      	mov	r5, ip
 800179e:	432f      	orrs	r7, r5
        GPIOx->OTYPER = temp;
 80017a0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80017a2:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017a4:	002f      	movs	r7, r5
 80017a6:	9d01      	ldr	r5, [sp, #4]
 80017a8:	402f      	ands	r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017aa:	465d      	mov	r5, fp
 80017ac:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017ae:	46b8      	mov	r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017b0:	002f      	movs	r7, r5
 80017b2:	40b7      	lsls	r7, r6
 80017b4:	46bc      	mov	ip, r7
 80017b6:	4647      	mov	r7, r8
 80017b8:	4665      	mov	r5, ip
 80017ba:	432f      	orrs	r7, r5
        GPIOx->PUPDR = temp;
 80017bc:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017be:	2902      	cmp	r1, #2
 80017c0:	d000      	beq.n	80017c4 <HAL_GPIO_Init+0x150>
 80017c2:	e77f      	b.n	80016c4 <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3u];
 80017c4:	08dd      	lsrs	r5, r3, #3
 80017c6:	00ad      	lsls	r5, r5, #2
 80017c8:	46ac      	mov	ip, r5
 80017ca:	4484      	add	ip, r0
 80017cc:	4665      	mov	r5, ip
 80017ce:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017d0:	2507      	movs	r5, #7
 80017d2:	401d      	ands	r5, r3
 80017d4:	00ad      	lsls	r5, r5, #2
 80017d6:	46a8      	mov	r8, r5
        temp = GPIOx->AFR[position >> 3u];
 80017d8:	9702      	str	r7, [sp, #8]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017da:	250f      	movs	r5, #15
 80017dc:	4647      	mov	r7, r8
 80017de:	40bd      	lsls	r5, r7
 80017e0:	9f02      	ldr	r7, [sp, #8]
 80017e2:	43af      	bics	r7, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017e4:	465d      	mov	r5, fp
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017e6:	9702      	str	r7, [sp, #8]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017e8:	4647      	mov	r7, r8
 80017ea:	692d      	ldr	r5, [r5, #16]
 80017ec:	40bd      	lsls	r5, r7
 80017ee:	9f02      	ldr	r7, [sp, #8]
 80017f0:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 80017f2:	4665      	mov	r5, ip
 80017f4:	622f      	str	r7, [r5, #32]
 80017f6:	e765      	b.n	80016c4 <HAL_GPIO_Init+0x50>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80017f8:	2702      	movs	r7, #2
 80017fa:	40b7      	lsls	r7, r6
 80017fc:	433d      	orrs	r5, r7
 80017fe:	e786      	b.n	800170e <HAL_GPIO_Init+0x9a>
          temp |= iocurrent;
 8001800:	4654      	mov	r4, sl
 8001802:	430c      	orrs	r4, r1
 8001804:	0021      	movs	r1, r4
 8001806:	e7a4      	b.n	8001752 <HAL_GPIO_Init+0xde>
          temp |= iocurrent;
 8001808:	4656      	mov	r6, sl
 800180a:	4331      	orrs	r1, r6
 800180c:	e799      	b.n	8001742 <HAL_GPIO_Init+0xce>
          temp |= iocurrent;
 800180e:	4656      	mov	r6, sl
 8001810:	4331      	orrs	r1, r6
 8001812:	e78f      	b.n	8001734 <HAL_GPIO_Init+0xc0>
          temp |= iocurrent;
 8001814:	4656      	mov	r6, sl
 8001816:	4331      	orrs	r1, r6
 8001818:	e784      	b.n	8001724 <HAL_GPIO_Init+0xb0>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800181a:	2701      	movs	r7, #1
 800181c:	40b7      	lsls	r7, r6
 800181e:	433d      	orrs	r5, r7
 8001820:	e775      	b.n	800170e <HAL_GPIO_Init+0x9a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001822:	2101      	movs	r1, #1
 8001824:	468a      	mov	sl, r1
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001826:	4659      	mov	r1, fp
 8001828:	9102      	str	r1, [sp, #8]
 800182a:	e040      	b.n	80018ae <HAL_GPIO_Init+0x23a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800182c:	2903      	cmp	r1, #3
 800182e:	d000      	beq.n	8001832 <HAL_GPIO_Init+0x1be>
 8001830:	e0b5      	b.n	800199e <HAL_GPIO_Init+0x32a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001832:	40b1      	lsls	r1, r6
      temp = GPIOx->MODER;
 8001834:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001836:	9d01      	ldr	r5, [sp, #4]
 8001838:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800183a:	4329      	orrs	r1, r5
      GPIOx->MODER = temp;
 800183c:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800183e:	21c0      	movs	r1, #192	@ 0xc0
 8001840:	0289      	lsls	r1, r1, #10
 8001842:	420c      	tst	r4, r1
 8001844:	d02e      	beq.n	80018a4 <HAL_GPIO_Init+0x230>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001846:	2603      	movs	r6, #3
 8001848:	270f      	movs	r7, #15
 800184a:	4d5e      	ldr	r5, [pc, #376]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 800184c:	401e      	ands	r6, r3
 800184e:	46ac      	mov	ip, r5
 8001850:	00f6      	lsls	r6, r6, #3
 8001852:	40b7      	lsls	r7, r6
        temp = EXTI->EXTICR[position >> 2u];
 8001854:	0899      	lsrs	r1, r3, #2
 8001856:	0089      	lsls	r1, r1, #2
 8001858:	4461      	add	r1, ip
 800185a:	6e0d      	ldr	r5, [r1, #96]	@ 0x60
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800185c:	2680      	movs	r6, #128	@ 0x80
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800185e:	43bd      	bics	r5, r7
        EXTI->EXTICR[position >> 2u] = temp;
 8001860:	660d      	str	r5, [r1, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8001862:	4661      	mov	r1, ip
        temp &= ~(iocurrent);
 8001864:	465d      	mov	r5, fp
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001866:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8001868:	43ed      	mvns	r5, r5
        temp = EXTI->RTSR1;
 800186a:	6809      	ldr	r1, [r1, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800186c:	4234      	tst	r4, r6
 800186e:	d000      	beq.n	8001872 <HAL_GPIO_Init+0x1fe>
 8001870:	e081      	b.n	8001976 <HAL_GPIO_Init+0x302>
        temp &= ~(iocurrent);
 8001872:	4029      	ands	r1, r5
        EXTI->RTSR1 = temp;
 8001874:	4e53      	ldr	r6, [pc, #332]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001876:	6031      	str	r1, [r6, #0]
        temp = EXTI->FTSR1;
 8001878:	6871      	ldr	r1, [r6, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800187a:	02a6      	lsls	r6, r4, #10
 800187c:	d478      	bmi.n	8001970 <HAL_GPIO_Init+0x2fc>
        temp &= ~(iocurrent);
 800187e:	4029      	ands	r1, r5
        EXTI->FTSR1 = temp;
 8001880:	4e50      	ldr	r6, [pc, #320]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001882:	6071      	str	r1, [r6, #4]
        temp = EXTI->EMR1;
 8001884:	2184      	movs	r1, #132	@ 0x84
 8001886:	5871      	ldr	r1, [r6, r1]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001888:	03a6      	lsls	r6, r4, #14
 800188a:	d46e      	bmi.n	800196a <HAL_GPIO_Init+0x2f6>
        temp &= ~(iocurrent);
 800188c:	4029      	ands	r1, r5
        EXTI->EMR1 = temp;
 800188e:	2684      	movs	r6, #132	@ 0x84
 8001890:	4f4c      	ldr	r7, [pc, #304]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 8001892:	51b9      	str	r1, [r7, r6]
        temp = EXTI->IMR1;
 8001894:	2180      	movs	r1, #128	@ 0x80
 8001896:	5879      	ldr	r1, [r7, r1]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001898:	03e4      	lsls	r4, r4, #15
 800189a:	d463      	bmi.n	8001964 <HAL_GPIO_Init+0x2f0>
        temp &= ~(iocurrent);
 800189c:	4029      	ands	r1, r5
        EXTI->IMR1 = temp;
 800189e:	2480      	movs	r4, #128	@ 0x80
 80018a0:	4d48      	ldr	r5, [pc, #288]	@ (80019c4 <HAL_GPIO_Init+0x350>)
 80018a2:	5129      	str	r1, [r5, r4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a4:	0011      	movs	r1, r2
    position++;
 80018a6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a8:	40d9      	lsrs	r1, r3
 80018aa:	d100      	bne.n	80018ae <HAL_GPIO_Init+0x23a>
 80018ac:	e758      	b.n	8001760 <HAL_GPIO_Init+0xec>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018ae:	4651      	mov	r1, sl
 80018b0:	4099      	lsls	r1, r3
 80018b2:	468c      	mov	ip, r1
 80018b4:	4011      	ands	r1, r2
 80018b6:	468b      	mov	fp, r1
    if (iocurrent != 0x00u)
 80018b8:	4661      	mov	r1, ip
 80018ba:	4211      	tst	r1, r2
 80018bc:	d0f2      	beq.n	80018a4 <HAL_GPIO_Init+0x230>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018be:	2503      	movs	r5, #3
 80018c0:	005e      	lsls	r6, r3, #1
 80018c2:	40b5      	lsls	r5, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c4:	9902      	ldr	r1, [sp, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018c6:	43ed      	mvns	r5, r5
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c8:	684c      	ldr	r4, [r1, #4]
 80018ca:	2103      	movs	r1, #3
 80018cc:	4021      	ands	r1, r4
 80018ce:	1e4f      	subs	r7, r1, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018d0:	9501      	str	r5, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d2:	2f01      	cmp	r7, #1
 80018d4:	d8aa      	bhi.n	800182c <HAL_GPIO_Init+0x1b8>
        temp = GPIOx->OSPEEDR;
 80018d6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018d8:	402f      	ands	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018da:	9d02      	ldr	r5, [sp, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018dc:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018de:	68ef      	ldr	r7, [r5, #12]
 80018e0:	40b7      	lsls	r7, r6
 80018e2:	46b8      	mov	r8, r7
 80018e4:	464f      	mov	r7, r9
 80018e6:	4645      	mov	r5, r8
 80018e8:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 80018ea:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80018ec:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ee:	002f      	movs	r7, r5
 80018f0:	4665      	mov	r5, ip
 80018f2:	43af      	bics	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f4:	0925      	lsrs	r5, r4, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018f6:	46b8      	mov	r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f8:	002f      	movs	r7, r5
 80018fa:	4655      	mov	r5, sl
 80018fc:	402f      	ands	r7, r5
 80018fe:	409f      	lsls	r7, r3
 8001900:	46bc      	mov	ip, r7
 8001902:	4647      	mov	r7, r8
 8001904:	4665      	mov	r5, ip
 8001906:	432f      	orrs	r7, r5
        GPIOx->OTYPER = temp;
 8001908:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800190a:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800190c:	002f      	movs	r7, r5
 800190e:	9d01      	ldr	r5, [sp, #4]
 8001910:	402f      	ands	r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001912:	9d02      	ldr	r5, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001914:	46b8      	mov	r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001916:	68ad      	ldr	r5, [r5, #8]
 8001918:	002f      	movs	r7, r5
 800191a:	40b7      	lsls	r7, r6
 800191c:	46bc      	mov	ip, r7
 800191e:	4647      	mov	r7, r8
 8001920:	4665      	mov	r5, ip
 8001922:	432f      	orrs	r7, r5
        GPIOx->PUPDR = temp;
 8001924:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001926:	2902      	cmp	r1, #2
 8001928:	d183      	bne.n	8001832 <HAL_GPIO_Init+0x1be>
        temp = GPIOx->AFR[position >> 3u];
 800192a:	08dd      	lsrs	r5, r3, #3
 800192c:	00ad      	lsls	r5, r5, #2
 800192e:	46ac      	mov	ip, r5
 8001930:	25a0      	movs	r5, #160	@ 0xa0
 8001932:	05ed      	lsls	r5, r5, #23
 8001934:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001936:	44c4      	add	ip, r8
        temp = GPIOx->AFR[position >> 3u];
 8001938:	4665      	mov	r5, ip
 800193a:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800193c:	2507      	movs	r5, #7
 800193e:	401d      	ands	r5, r3
 8001940:	00ad      	lsls	r5, r5, #2
 8001942:	46a9      	mov	r9, r5
        temp = GPIOx->AFR[position >> 3u];
 8001944:	9703      	str	r7, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001946:	250f      	movs	r5, #15
 8001948:	464f      	mov	r7, r9
 800194a:	40bd      	lsls	r5, r7
 800194c:	9f03      	ldr	r7, [sp, #12]
 800194e:	43af      	bics	r7, r5
 8001950:	9703      	str	r7, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001952:	464f      	mov	r7, r9
 8001954:	9d02      	ldr	r5, [sp, #8]
 8001956:	692d      	ldr	r5, [r5, #16]
 8001958:	40bd      	lsls	r5, r7
 800195a:	9f03      	ldr	r7, [sp, #12]
 800195c:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 800195e:	4665      	mov	r5, ip
 8001960:	622f      	str	r7, [r5, #32]
 8001962:	e766      	b.n	8001832 <HAL_GPIO_Init+0x1be>
          temp |= iocurrent;
 8001964:	465c      	mov	r4, fp
 8001966:	4321      	orrs	r1, r4
 8001968:	e799      	b.n	800189e <HAL_GPIO_Init+0x22a>
          temp |= iocurrent;
 800196a:	465e      	mov	r6, fp
 800196c:	4331      	orrs	r1, r6
 800196e:	e78e      	b.n	800188e <HAL_GPIO_Init+0x21a>
          temp |= iocurrent;
 8001970:	465e      	mov	r6, fp
 8001972:	4331      	orrs	r1, r6
 8001974:	e784      	b.n	8001880 <HAL_GPIO_Init+0x20c>
          temp |= iocurrent;
 8001976:	465e      	mov	r6, fp
 8001978:	4331      	orrs	r1, r6
 800197a:	e77b      	b.n	8001874 <HAL_GPIO_Init+0x200>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800197c:	2703      	movs	r7, #3
 800197e:	40b7      	lsls	r7, r6
 8001980:	433d      	orrs	r5, r7
 8001982:	e6c4      	b.n	800170e <HAL_GPIO_Init+0x9a>
 8001984:	002f      	movs	r7, r5
        temp = GPIOx->PUPDR;
 8001986:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001988:	403d      	ands	r5, r7
 800198a:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800198c:	465d      	mov	r5, fp
 800198e:	68ad      	ldr	r5, [r5, #8]
 8001990:	40b5      	lsls	r5, r6
 8001992:	46ac      	mov	ip, r5
 8001994:	4645      	mov	r5, r8
 8001996:	4667      	mov	r7, ip
 8001998:	433d      	orrs	r5, r7
        GPIOx->PUPDR = temp;
 800199a:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199c:	e692      	b.n	80016c4 <HAL_GPIO_Init+0x50>
 800199e:	002f      	movs	r7, r5
        temp = GPIOx->PUPDR;
 80019a0:	25a0      	movs	r5, #160	@ 0xa0
 80019a2:	05ed      	lsls	r5, r5, #23
 80019a4:	46a8      	mov	r8, r5
 80019a6:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019a8:	403d      	ands	r5, r7
 80019aa:	46a9      	mov	r9, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019ac:	9d02      	ldr	r5, [sp, #8]
 80019ae:	68ad      	ldr	r5, [r5, #8]
 80019b0:	40b5      	lsls	r5, r6
 80019b2:	46ac      	mov	ip, r5
 80019b4:	464d      	mov	r5, r9
 80019b6:	4667      	mov	r7, ip
 80019b8:	433d      	orrs	r5, r7
 80019ba:	46ac      	mov	ip, r5
        GPIOx->PUPDR = temp;
 80019bc:	4645      	mov	r5, r8
 80019be:	4667      	mov	r7, ip
 80019c0:	60ef      	str	r7, [r5, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c2:	e736      	b.n	8001832 <HAL_GPIO_Init+0x1be>
 80019c4:	40021800 	.word	0x40021800
 80019c8:	50000400 	.word	0x50000400
 80019cc:	50000800 	.word	0x50000800
 80019d0:	50000c00 	.word	0x50000c00

080019d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019d4:	2a00      	cmp	r2, #0
 80019d6:	d001      	beq.n	80019dc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019d8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019da:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019dc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80019de:	e7fc      	b.n	80019da <HAL_GPIO_WritePin+0x6>

080019e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019e0:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80019e2:	4c13      	ldr	r4, [pc, #76]	@ (8001a30 <HAL_PWREx_ControlVoltageScaling+0x50>)
 80019e4:	4a13      	ldr	r2, [pc, #76]	@ (8001a34 <HAL_PWREx_ControlVoltageScaling+0x54>)
 80019e6:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80019e8:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80019ea:	4013      	ands	r3, r2
 80019ec:	4303      	orrs	r3, r0
 80019ee:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4298      	cmp	r0, r3
 80019f6:	d001      	beq.n	80019fc <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 80019f8:	0028      	movs	r0, r5
 80019fa:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80019fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <HAL_PWREx_ControlVoltageScaling+0x58>)
 80019fe:	490f      	ldr	r1, [pc, #60]	@ (8001a3c <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	0058      	lsls	r0, r3, #1
 8001a04:	18c0      	adds	r0, r0, r3
 8001a06:	0040      	lsls	r0, r0, #1
 8001a08:	f7fe fb7c 	bl	8000104 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a0c:	2280      	movs	r2, #128	@ 0x80
 8001a0e:	6963      	ldr	r3, [r4, #20]
 8001a10:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001a12:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a14:	4213      	tst	r3, r2
 8001a16:	d102      	bne.n	8001a1e <HAL_PWREx_ControlVoltageScaling+0x3e>
 8001a18:	e7ee      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8001a1a:	2800      	cmp	r0, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a1e:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8001a20:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a22:	4213      	tst	r3, r2
 8001a24:	d1f9      	bne.n	8001a1a <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8001a26:	2500      	movs	r5, #0
 8001a28:	e7e6      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8001a2a:	2503      	movs	r5, #3
 8001a2c:	e7e4      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0x18>
 8001a2e:	46c0      	nop			@ (mov r8, r8)
 8001a30:	40007000 	.word	0x40007000
 8001a34:	fffff9ff 	.word	0xfffff9ff
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	000f4240 	.word	0x000f4240

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a42:	46ce      	mov	lr, r9
 8001a44:	4647      	mov	r7, r8
 8001a46:	b580      	push	{r7, lr}
 8001a48:	0004      	movs	r4, r0
 8001a4a:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	d027      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x60>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a50:	6803      	ldr	r3, [r0, #0]
 8001a52:	07da      	lsls	r2, r3, #31
 8001a54:	d511      	bpl.n	8001a7a <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a56:	2238      	movs	r2, #56	@ 0x38
 8001a58:	49c0      	ldr	r1, [pc, #768]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001a5a:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a5c:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a5e:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001a60:	2a10      	cmp	r2, #16
 8001a62:	d100      	bne.n	8001a66 <HAL_RCC_OscConfig+0x26>
 8001a64:	e0cc      	b.n	8001c00 <HAL_RCC_OscConfig+0x1c0>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001a66:	2a08      	cmp	r2, #8
 8001a68:	d000      	beq.n	8001a6c <HAL_RCC_OscConfig+0x2c>
 8001a6a:	e0cd      	b.n	8001c08 <HAL_RCC_OscConfig+0x1c8>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6c:	4abb      	ldr	r2, [pc, #748]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	0392      	lsls	r2, r2, #14
 8001a72:	d502      	bpl.n	8001a7a <HAL_RCC_OscConfig+0x3a>
 8001a74:	6862      	ldr	r2, [r4, #4]
 8001a76:	2a00      	cmp	r2, #0
 8001a78:	d012      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a7a:	079a      	lsls	r2, r3, #30
 8001a7c:	d532      	bpl.n	8001ae4 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a7e:	2338      	movs	r3, #56	@ 0x38
 8001a80:	4ab6      	ldr	r2, [pc, #728]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001a82:	6891      	ldr	r1, [r2, #8]
 8001a84:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a86:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001a88:	2b10      	cmp	r3, #16
 8001a8a:	d100      	bne.n	8001a8e <HAL_RCC_OscConfig+0x4e>
 8001a8c:	e10b      	b.n	8001ca6 <HAL_RCC_OscConfig+0x266>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d000      	beq.n	8001a94 <HAL_RCC_OscConfig+0x54>
 8001a92:	e10d      	b.n	8001cb0 <HAL_RCC_OscConfig+0x270>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a94:	6813      	ldr	r3, [r2, #0]
 8001a96:	055b      	lsls	r3, r3, #21
 8001a98:	d508      	bpl.n	8001aac <HAL_RCC_OscConfig+0x6c>
 8001a9a:	68e3      	ldr	r3, [r4, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d105      	bne.n	8001aac <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 8001aa0:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8001aa2:	b003      	add	sp, #12
 8001aa4:	bcc0      	pop	{r6, r7}
 8001aa6:	46b9      	mov	r9, r7
 8001aa8:	46b0      	mov	r8, r6
 8001aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aac:	6851      	ldr	r1, [r2, #4]
 8001aae:	6963      	ldr	r3, [r4, #20]
 8001ab0:	48ab      	ldr	r0, [pc, #684]	@ (8001d60 <HAL_RCC_OscConfig+0x320>)
 8001ab2:	021b      	lsls	r3, r3, #8
 8001ab4:	4001      	ands	r1, r0
 8001ab6:	430b      	orrs	r3, r1
 8001ab8:	6053      	str	r3, [r2, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001aba:	4aa8      	ldr	r2, [pc, #672]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001abc:	49a9      	ldr	r1, [pc, #676]	@ (8001d64 <HAL_RCC_OscConfig+0x324>)
 8001abe:	6813      	ldr	r3, [r2, #0]
 8001ac0:	400b      	ands	r3, r1
 8001ac2:	6921      	ldr	r1, [r4, #16]
 8001ac4:	430b      	orrs	r3, r1
 8001ac6:	6013      	str	r3, [r2, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ac8:	6813      	ldr	r3, [r2, #0]
 8001aca:	4aa7      	ldr	r2, [pc, #668]	@ (8001d68 <HAL_RCC_OscConfig+0x328>)
 8001acc:	049b      	lsls	r3, r3, #18
 8001ace:	0f5b      	lsrs	r3, r3, #29
 8001ad0:	40da      	lsrs	r2, r3
 8001ad2:	49a6      	ldr	r1, [pc, #664]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ad4:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ad6:	4ba6      	ldr	r3, [pc, #664]	@ (8001d70 <HAL_RCC_OscConfig+0x330>)
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	f7ff fa67 	bl	8000fac <HAL_InitTick>
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d1de      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x60>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	071a      	lsls	r2, r3, #28
 8001ae6:	d46d      	bmi.n	8001bc4 <HAL_RCC_OscConfig+0x184>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae8:	075b      	lsls	r3, r3, #29
 8001aea:	d545      	bpl.n	8001b78 <HAL_RCC_OscConfig+0x138>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001aec:	2338      	movs	r3, #56	@ 0x38
 8001aee:	4a9b      	ldr	r2, [pc, #620]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001af0:	6891      	ldr	r1, [r2, #8]
 8001af2:	400b      	ands	r3, r1
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d100      	bne.n	8001afa <HAL_RCC_OscConfig+0xba>
 8001af8:	e0cc      	b.n	8001c94 <HAL_RCC_OscConfig+0x254>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001afa:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001afc:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001afe:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b00:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001b02:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b04:	4219      	tst	r1, r3
 8001b06:	d108      	bne.n	8001b1a <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b0a:	4319      	orrs	r1, r3
 8001b0c:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8001b0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001b10:	4013      	ands	r3, r2
 8001b12:	9301      	str	r3, [sp, #4]
 8001b14:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8001b16:	2301      	movs	r3, #1
 8001b18:	4699      	mov	r9, r3
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b1a:	2780      	movs	r7, #128	@ 0x80
 8001b1c:	4e95      	ldr	r6, [pc, #596]	@ (8001d74 <HAL_RCC_OscConfig+0x334>)
 8001b1e:	007f      	lsls	r7, r7, #1
 8001b20:	6833      	ldr	r3, [r6, #0]
 8001b22:	423b      	tst	r3, r7
 8001b24:	d100      	bne.n	8001b28 <HAL_RCC_OscConfig+0xe8>
 8001b26:	e0ff      	b.n	8001d28 <HAL_RCC_OscConfig+0x2e8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b28:	68a3      	ldr	r3, [r4, #8]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d100      	bne.n	8001b30 <HAL_RCC_OscConfig+0xf0>
 8001b2e:	e0e5      	b.n	8001cfc <HAL_RCC_OscConfig+0x2bc>
 8001b30:	2b05      	cmp	r3, #5
 8001b32:	d100      	bne.n	8001b36 <HAL_RCC_OscConfig+0xf6>
 8001b34:	e1d1      	b.n	8001eda <HAL_RCC_OscConfig+0x49a>
 8001b36:	2101      	movs	r1, #1
 8001b38:	4e88      	ldr	r6, [pc, #544]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001b3a:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	65f2      	str	r2, [r6, #92]	@ 0x5c
 8001b40:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8001b42:	3103      	adds	r1, #3
 8001b44:	438a      	bics	r2, r1
 8001b46:	65f2      	str	r2, [r6, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d000      	beq.n	8001b4e <HAL_RCC_OscConfig+0x10e>
 8001b4c:	e0da      	b.n	8001d04 <HAL_RCC_OscConfig+0x2c4>
        tickstart = HAL_GetTick();
 8001b4e:	f7ff fa67 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b52:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8001b54:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b56:	4698      	mov	r8, r3
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b58:	4d87      	ldr	r5, [pc, #540]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b5a:	e005      	b.n	8001b68 <HAL_RCC_OscConfig+0x128>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5c:	f7ff fa60 	bl	8001020 <HAL_GetTick>
 8001b60:	1bc0      	subs	r0, r0, r7
 8001b62:	42a8      	cmp	r0, r5
 8001b64:	d900      	bls.n	8001b68 <HAL_RCC_OscConfig+0x128>
 8001b66:	e0ee      	b.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b68:	4642      	mov	r2, r8
 8001b6a:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8001b6c:	421a      	tst	r2, r3
 8001b6e:	d1f5      	bne.n	8001b5c <HAL_RCC_OscConfig+0x11c>
      if (pwrclkchanged == SET)
 8001b70:	464b      	mov	r3, r9
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d100      	bne.n	8001b78 <HAL_RCC_OscConfig+0x138>
 8001b76:	e16a      	b.n	8001e4e <HAL_RCC_OscConfig+0x40e>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b78:	69e3      	ldr	r3, [r4, #28]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d020      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x180>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b7e:	2238      	movs	r2, #56	@ 0x38
 8001b80:	4d76      	ldr	r5, [pc, #472]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001b82:	68a9      	ldr	r1, [r5, #8]
 8001b84:	400a      	ands	r2, r1
 8001b86:	2a10      	cmp	r2, #16
 8001b88:	d100      	bne.n	8001b8c <HAL_RCC_OscConfig+0x14c>
 8001b8a:	e11d      	b.n	8001dc8 <HAL_RCC_OscConfig+0x388>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d100      	bne.n	8001b92 <HAL_RCC_OscConfig+0x152>
 8001b90:	e163      	b.n	8001e5a <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_PLL_DISABLE();
 8001b92:	682b      	ldr	r3, [r5, #0]
 8001b94:	4a79      	ldr	r2, [pc, #484]	@ (8001d7c <HAL_RCC_OscConfig+0x33c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b96:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001b98:	4013      	ands	r3, r2
 8001b9a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b9c:	f7ff fa40 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba0:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8001ba2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba4:	e005      	b.n	8001bb2 <HAL_RCC_OscConfig+0x172>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba6:	f7ff fa3b 	bl	8001020 <HAL_GetTick>
 8001baa:	1b00      	subs	r0, r0, r4
 8001bac:	2802      	cmp	r0, #2
 8001bae:	d900      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x172>
 8001bb0:	e0c9      	b.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb2:	682b      	ldr	r3, [r5, #0]
 8001bb4:	4233      	tst	r3, r6
 8001bb6:	d1f6      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x166>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001bb8:	68eb      	ldr	r3, [r5, #12]
 8001bba:	4a71      	ldr	r2, [pc, #452]	@ (8001d80 <HAL_RCC_OscConfig+0x340>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60eb      	str	r3, [r5, #12]
  return HAL_OK;
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	e76e      	b.n	8001aa2 <HAL_RCC_OscConfig+0x62>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001bc4:	2238      	movs	r2, #56	@ 0x38
 8001bc6:	4d65      	ldr	r5, [pc, #404]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001bc8:	68a9      	ldr	r1, [r5, #8]
 8001bca:	400a      	ands	r2, r1
 8001bcc:	2a18      	cmp	r2, #24
 8001bce:	d043      	beq.n	8001c58 <HAL_RCC_OscConfig+0x218>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd0:	69a3      	ldr	r3, [r4, #24]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d100      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x198>
 8001bd6:	e0b8      	b.n	8001d4a <HAL_RCC_OscConfig+0x30a>
        __HAL_RCC_LSI_ENABLE();
 8001bd8:	2201      	movs	r2, #1
 8001bda:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bdc:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001bde:	4313      	orrs	r3, r2
 8001be0:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001be2:	f7ff fa1d 	bl	8001020 <HAL_GetTick>
 8001be6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001be8:	e005      	b.n	8001bf6 <HAL_RCC_OscConfig+0x1b6>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bea:	f7ff fa19 	bl	8001020 <HAL_GetTick>
 8001bee:	1b80      	subs	r0, r0, r6
 8001bf0:	2802      	cmp	r0, #2
 8001bf2:	d900      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x1b6>
 8001bf4:	e0a7      	b.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf6:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001bf8:	421f      	tst	r7, r3
 8001bfa:	d0f6      	beq.n	8001bea <HAL_RCC_OscConfig+0x1aa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	e773      	b.n	8001ae8 <HAL_RCC_OscConfig+0xa8>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c00:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c02:	0789      	lsls	r1, r1, #30
 8001c04:	d100      	bne.n	8001c08 <HAL_RCC_OscConfig+0x1c8>
 8001c06:	e731      	b.n	8001a6c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c08:	2280      	movs	r2, #128	@ 0x80
 8001c0a:	6863      	ldr	r3, [r4, #4]
 8001c0c:	0252      	lsls	r2, r2, #9
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d02b      	beq.n	8001c6a <HAL_RCC_OscConfig+0x22a>
 8001c12:	21a0      	movs	r1, #160	@ 0xa0
 8001c14:	02c9      	lsls	r1, r1, #11
 8001c16:	428b      	cmp	r3, r1
 8001c18:	d100      	bne.n	8001c1c <HAL_RCC_OscConfig+0x1dc>
 8001c1a:	e103      	b.n	8001e24 <HAL_RCC_OscConfig+0x3e4>
 8001c1c:	4d4f      	ldr	r5, [pc, #316]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001c1e:	4959      	ldr	r1, [pc, #356]	@ (8001d84 <HAL_RCC_OscConfig+0x344>)
 8001c20:	682a      	ldr	r2, [r5, #0]
 8001c22:	400a      	ands	r2, r1
 8001c24:	602a      	str	r2, [r5, #0]
 8001c26:	682a      	ldr	r2, [r5, #0]
 8001c28:	4957      	ldr	r1, [pc, #348]	@ (8001d88 <HAL_RCC_OscConfig+0x348>)
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d11f      	bne.n	8001c72 <HAL_RCC_OscConfig+0x232>
        tickstart = HAL_GetTick();
 8001c32:	f7ff f9f5 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c36:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c38:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c3a:	02bf      	lsls	r7, r7, #10
 8001c3c:	e004      	b.n	8001c48 <HAL_RCC_OscConfig+0x208>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff f9ef 	bl	8001020 <HAL_GetTick>
 8001c42:	1b80      	subs	r0, r0, r6
 8001c44:	2864      	cmp	r0, #100	@ 0x64
 8001c46:	d87e      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c48:	682b      	ldr	r3, [r5, #0]
 8001c4a:	423b      	tst	r3, r7
 8001c4c:	d1f7      	bne.n	8001c3e <HAL_RCC_OscConfig+0x1fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	079a      	lsls	r2, r3, #30
 8001c52:	d400      	bmi.n	8001c56 <HAL_RCC_OscConfig+0x216>
 8001c54:	e746      	b.n	8001ae4 <HAL_RCC_OscConfig+0xa4>
 8001c56:	e712      	b.n	8001a7e <HAL_RCC_OscConfig+0x3e>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001c58:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 8001c5a:	0792      	lsls	r2, r2, #30
 8001c5c:	d400      	bmi.n	8001c60 <HAL_RCC_OscConfig+0x220>
 8001c5e:	e743      	b.n	8001ae8 <HAL_RCC_OscConfig+0xa8>
 8001c60:	69a2      	ldr	r2, [r4, #24]
 8001c62:	2a00      	cmp	r2, #0
 8001c64:	d000      	beq.n	8001c68 <HAL_RCC_OscConfig+0x228>
 8001c66:	e73f      	b.n	8001ae8 <HAL_RCC_OscConfig+0xa8>
 8001c68:	e71a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c6a:	4a3c      	ldr	r2, [pc, #240]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001c6c:	6811      	ldr	r1, [r2, #0]
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c72:	f7ff f9d5 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c76:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c78:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c7a:	4f38      	ldr	r7, [pc, #224]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001c7c:	02b6      	lsls	r6, r6, #10
 8001c7e:	e004      	b.n	8001c8a <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c80:	f7ff f9ce 	bl	8001020 <HAL_GetTick>
 8001c84:	1b40      	subs	r0, r0, r5
 8001c86:	2864      	cmp	r0, #100	@ 0x64
 8001c88:	d85d      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	4233      	tst	r3, r6
 8001c8e:	d0f7      	beq.n	8001c80 <HAL_RCC_OscConfig+0x240>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	e7dd      	b.n	8001c50 <HAL_RCC_OscConfig+0x210>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001c94:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001c96:	079b      	lsls	r3, r3, #30
 8001c98:	d400      	bmi.n	8001c9c <HAL_RCC_OscConfig+0x25c>
 8001c9a:	e76d      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
 8001c9c:	68a3      	ldr	r3, [r4, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d000      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x264>
 8001ca2:	e769      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
 8001ca4:	e6fc      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ca6:	3b0d      	subs	r3, #13
 8001ca8:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d100      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x270>
 8001cae:	e0c3      	b.n	8001e38 <HAL_RCC_OscConfig+0x3f8>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb0:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cb2:	4d2a      	ldr	r5, [pc, #168]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d073      	beq.n	8001da0 <HAL_RCC_OscConfig+0x360>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cb8:	682b      	ldr	r3, [r5, #0]
 8001cba:	4a2a      	ldr	r2, [pc, #168]	@ (8001d64 <HAL_RCC_OscConfig+0x324>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cbc:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cc2:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	682a      	ldr	r2, [r5, #0]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001cd2:	f7ff f9a5 	bl	8001020 <HAL_GetTick>
 8001cd6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cd8:	e004      	b.n	8001ce4 <HAL_RCC_OscConfig+0x2a4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cda:	f7ff f9a1 	bl	8001020 <HAL_GetTick>
 8001cde:	1b80      	subs	r0, r0, r6
 8001ce0:	2802      	cmp	r0, #2
 8001ce2:	d830      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ce4:	682b      	ldr	r3, [r5, #0]
 8001ce6:	423b      	tst	r3, r7
 8001ce8:	d0f7      	beq.n	8001cda <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cea:	686a      	ldr	r2, [r5, #4]
 8001cec:	6963      	ldr	r3, [r4, #20]
 8001cee:	491c      	ldr	r1, [pc, #112]	@ (8001d60 <HAL_RCC_OscConfig+0x320>)
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	e6f3      	b.n	8001ae4 <HAL_RCC_OscConfig+0xa4>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cfc:	4917      	ldr	r1, [pc, #92]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
 8001cfe:	6dca      	ldr	r2, [r1, #92]	@ 0x5c
 8001d00:	4313      	orrs	r3, r2
 8001d02:	65cb      	str	r3, [r1, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8001d04:	f7ff f98c 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d08:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8001d0a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d0c:	4698      	mov	r8, r3
 8001d0e:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d10:	4d19      	ldr	r5, [pc, #100]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d12:	e004      	b.n	8001d1e <HAL_RCC_OscConfig+0x2de>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d14:	f7ff f984 	bl	8001020 <HAL_GetTick>
 8001d18:	1b80      	subs	r0, r0, r6
 8001d1a:	42a8      	cmp	r0, r5
 8001d1c:	d813      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d1e:	4643      	mov	r3, r8
 8001d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d22:	421f      	tst	r7, r3
 8001d24:	d0f6      	beq.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
 8001d26:	e723      	b.n	8001b70 <HAL_RCC_OscConfig+0x130>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d28:	6833      	ldr	r3, [r6, #0]
 8001d2a:	433b      	orrs	r3, r7
 8001d2c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001d2e:	f7ff f977 	bl	8001020 <HAL_GetTick>
 8001d32:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d34:	6833      	ldr	r3, [r6, #0]
 8001d36:	423b      	tst	r3, r7
 8001d38:	d000      	beq.n	8001d3c <HAL_RCC_OscConfig+0x2fc>
 8001d3a:	e6f5      	b.n	8001b28 <HAL_RCC_OscConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d3c:	f7ff f970 	bl	8001020 <HAL_GetTick>
 8001d40:	1b40      	subs	r0, r0, r5
 8001d42:	2802      	cmp	r0, #2
 8001d44:	d9f6      	bls.n	8001d34 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
 8001d46:	2003      	movs	r0, #3
 8001d48:	e6ab      	b.n	8001aa2 <HAL_RCC_OscConfig+0x62>
        __HAL_RCC_LSI_DISABLE();
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d4e:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001d50:	4393      	bics	r3, r2
 8001d52:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001d54:	f7ff f964 	bl	8001020 <HAL_GetTick>
 8001d58:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d5a:	e01c      	b.n	8001d96 <HAL_RCC_OscConfig+0x356>
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	ffff80ff 	.word	0xffff80ff
 8001d64:	ffffc7ff 	.word	0xffffc7ff
 8001d68:	00f42400 	.word	0x00f42400
 8001d6c:	20000000 	.word	0x20000000
 8001d70:	20000008 	.word	0x20000008
 8001d74:	40007000 	.word	0x40007000
 8001d78:	00001388 	.word	0x00001388
 8001d7c:	feffffff 	.word	0xfeffffff
 8001d80:	eefefffc 	.word	0xeefefffc
 8001d84:	fffeffff 	.word	0xfffeffff
 8001d88:	fffbffff 	.word	0xfffbffff
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d8c:	f7ff f948 	bl	8001020 <HAL_GetTick>
 8001d90:	1b80      	subs	r0, r0, r6
 8001d92:	2802      	cmp	r0, #2
 8001d94:	d8d7      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d96:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001d98:	421f      	tst	r7, r3
 8001d9a:	d1f7      	bne.n	8001d8c <HAL_RCC_OscConfig+0x34c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d9c:	6823      	ldr	r3, [r4, #0]
 8001d9e:	e6a3      	b.n	8001ae8 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_DISABLE();
 8001da0:	682b      	ldr	r3, [r5, #0]
 8001da2:	4a55      	ldr	r2, [pc, #340]	@ (8001ef8 <HAL_RCC_OscConfig+0x4b8>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001da4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001da6:	4013      	ands	r3, r2
 8001da8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001daa:	f7ff f939 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dae:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8001db0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001db2:	e004      	b.n	8001dbe <HAL_RCC_OscConfig+0x37e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001db4:	f7ff f934 	bl	8001020 <HAL_GetTick>
 8001db8:	1b80      	subs	r0, r0, r6
 8001dba:	2802      	cmp	r0, #2
 8001dbc:	d8c3      	bhi.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dbe:	682b      	ldr	r3, [r5, #0]
 8001dc0:	423b      	tst	r3, r7
 8001dc2:	d1f7      	bne.n	8001db4 <HAL_RCC_OscConfig+0x374>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	e68d      	b.n	8001ae4 <HAL_RCC_OscConfig+0xa4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d100      	bne.n	8001dce <HAL_RCC_OscConfig+0x38e>
 8001dcc:	e668      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8001dd0:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd2:	6a21      	ldr	r1, [r4, #32]
 8001dd4:	4002      	ands	r2, r0
 8001dd6:	428a      	cmp	r2, r1
 8001dd8:	d000      	beq.n	8001ddc <HAL_RCC_OscConfig+0x39c>
 8001dda:	e661      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ddc:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dde:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001de0:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de2:	428a      	cmp	r2, r1
 8001de4:	d000      	beq.n	8001de8 <HAL_RCC_OscConfig+0x3a8>
 8001de6:	e65b      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001de8:	21fe      	movs	r1, #254	@ 0xfe
 8001dea:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001dec:	01c9      	lsls	r1, r1, #7
 8001dee:	4001      	ands	r1, r0
 8001df0:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001df2:	4291      	cmp	r1, r2
 8001df4:	d000      	beq.n	8001df8 <HAL_RCC_OscConfig+0x3b8>
 8001df6:	e653      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001df8:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dfa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dfc:	0392      	lsls	r2, r2, #14
 8001dfe:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e00:	428a      	cmp	r2, r1
 8001e02:	d000      	beq.n	8001e06 <HAL_RCC_OscConfig+0x3c6>
 8001e04:	e64c      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e06:	22e0      	movs	r2, #224	@ 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e08:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e0a:	0512      	lsls	r2, r2, #20
 8001e0c:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e0e:	428a      	cmp	r2, r1
 8001e10:	d000      	beq.n	8001e14 <HAL_RCC_OscConfig+0x3d4>
 8001e12:	e645      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e16:	0f40      	lsrs	r0, r0, #29
 8001e18:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e1a:	1ac0      	subs	r0, r0, r3
 8001e1c:	1e43      	subs	r3, r0, #1
 8001e1e:	4198      	sbcs	r0, r3
 8001e20:	b2c0      	uxtb	r0, r0
 8001e22:	e63e      	b.n	8001aa2 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e24:	2180      	movs	r1, #128	@ 0x80
 8001e26:	4b35      	ldr	r3, [pc, #212]	@ (8001efc <HAL_RCC_OscConfig+0x4bc>)
 8001e28:	02c9      	lsls	r1, r1, #11
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	4301      	orrs	r1, r0
 8001e2e:	6019      	str	r1, [r3, #0]
 8001e30:	6819      	ldr	r1, [r3, #0]
 8001e32:	430a      	orrs	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e36:	e71c      	b.n	8001c72 <HAL_RCC_OscConfig+0x232>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e38:	6813      	ldr	r3, [r2, #0]
 8001e3a:	055b      	lsls	r3, r3, #21
 8001e3c:	d457      	bmi.n	8001eee <HAL_RCC_OscConfig+0x4ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3e:	6851      	ldr	r1, [r2, #4]
 8001e40:	6963      	ldr	r3, [r4, #20]
 8001e42:	482f      	ldr	r0, [pc, #188]	@ (8001f00 <HAL_RCC_OscConfig+0x4c0>)
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	4001      	ands	r1, r0
 8001e48:	430b      	orrs	r3, r1
 8001e4a:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e4c:	e643      	b.n	8001ad6 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e4e:	4a2b      	ldr	r2, [pc, #172]	@ (8001efc <HAL_RCC_OscConfig+0x4bc>)
 8001e50:	492c      	ldr	r1, [pc, #176]	@ (8001f04 <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001e54:	400b      	ands	r3, r1
 8001e56:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e58:	e68e      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_PLL_DISABLE();
 8001e5a:	682b      	ldr	r3, [r5, #0]
 8001e5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001f08 <HAL_RCC_OscConfig+0x4c8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e5e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001e60:	4013      	ands	r3, r2
 8001e62:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001e64:	f7ff f8dc 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e68:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8001e6a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e6c:	e005      	b.n	8001e7a <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6e:	f7ff f8d7 	bl	8001020 <HAL_GetTick>
 8001e72:	1b80      	subs	r0, r0, r6
 8001e74:	2802      	cmp	r0, #2
 8001e76:	d900      	bls.n	8001e7a <HAL_RCC_OscConfig+0x43a>
 8001e78:	e765      	b.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	423b      	tst	r3, r7
 8001e7e:	d1f6      	bne.n	8001e6e <HAL_RCC_OscConfig+0x42e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e80:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001e82:	6a23      	ldr	r3, [r4, #32]
 8001e84:	68ea      	ldr	r2, [r5, #12]
 8001e86:	430b      	orrs	r3, r1
 8001e88:	4920      	ldr	r1, [pc, #128]	@ (8001f0c <HAL_RCC_OscConfig+0x4cc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e8a:	4e1c      	ldr	r6, [pc, #112]	@ (8001efc <HAL_RCC_OscConfig+0x4bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e8c:	400a      	ands	r2, r1
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001e92:	4313      	orrs	r3, r2
 8001e94:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001e96:	4313      	orrs	r3, r2
 8001e98:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001e9e:	0212      	lsls	r2, r2, #8
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001ea4:	2380      	movs	r3, #128	@ 0x80
 8001ea6:	682a      	ldr	r2, [r5, #0]
 8001ea8:	045b      	lsls	r3, r3, #17
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001eae:	2380      	movs	r3, #128	@ 0x80
 8001eb0:	68ea      	ldr	r2, [r5, #12]
 8001eb2:	055b      	lsls	r3, r3, #21
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001eb8:	f7ff f8b2 	bl	8001020 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ebc:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001ebe:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec0:	04ad      	lsls	r5, r5, #18
 8001ec2:	e005      	b.n	8001ed0 <HAL_RCC_OscConfig+0x490>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec4:	f7ff f8ac 	bl	8001020 <HAL_GetTick>
 8001ec8:	1b00      	subs	r0, r0, r4
 8001eca:	2802      	cmp	r0, #2
 8001ecc:	d900      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x490>
 8001ece:	e73a      	b.n	8001d46 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ed0:	6833      	ldr	r3, [r6, #0]
 8001ed2:	422b      	tst	r3, r5
 8001ed4:	d0f6      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x484>
  return HAL_OK;
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	e5e3      	b.n	8001aa2 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eda:	2104      	movs	r1, #4
 8001edc:	4b07      	ldr	r3, [pc, #28]	@ (8001efc <HAL_RCC_OscConfig+0x4bc>)
 8001ede:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ee4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ee6:	3903      	subs	r1, #3
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	65da      	str	r2, [r3, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eec:	e70a      	b.n	8001d04 <HAL_RCC_OscConfig+0x2c4>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eee:	68e3      	ldr	r3, [r4, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1a4      	bne.n	8001e3e <HAL_RCC_OscConfig+0x3fe>
 8001ef4:	e5d4      	b.n	8001aa0 <HAL_RCC_OscConfig+0x60>
 8001ef6:	46c0      	nop			@ (mov r8, r8)
 8001ef8:	fffffeff 	.word	0xfffffeff
 8001efc:	40021000 	.word	0x40021000
 8001f00:	ffff80ff 	.word	0xffff80ff
 8001f04:	efffffff 	.word	0xefffffff
 8001f08:	feffffff 	.word	0xfeffffff
 8001f0c:	11c1808c 	.word	0x11c1808c

08001f10 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f10:	2338      	movs	r3, #56	@ 0x38
 8001f12:	4a22      	ldr	r2, [pc, #136]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x8c>)
{
 8001f14:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f16:	6891      	ldr	r1, [r2, #8]
 8001f18:	420b      	tst	r3, r1
 8001f1a:	d105      	bne.n	8001f28 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f1c:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f1e:	4820      	ldr	r0, [pc, #128]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x90>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f20:	049b      	lsls	r3, r3, #18
 8001f22:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f24:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8001f26:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f28:	6891      	ldr	r1, [r2, #8]
 8001f2a:	4019      	ands	r1, r3
 8001f2c:	2908      	cmp	r1, #8
 8001f2e:	d014      	beq.n	8001f5a <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f30:	6891      	ldr	r1, [r2, #8]
 8001f32:	4019      	ands	r1, r3
 8001f34:	2910      	cmp	r1, #16
 8001f36:	d012      	beq.n	8001f5e <HAL_RCC_GetSysClockFreq+0x4e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001f38:	6891      	ldr	r1, [r2, #8]
 8001f3a:	4019      	ands	r1, r3
 8001f3c:	2920      	cmp	r1, #32
 8001f3e:	d024      	beq.n	8001f8a <HAL_RCC_GetSysClockFreq+0x7a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001f40:	6890      	ldr	r0, [r2, #8]
 8001f42:	4018      	ands	r0, r3
    sysclockfreq = LSI_VALUE;
 8001f44:	3818      	subs	r0, #24
 8001f46:	1e43      	subs	r3, r0, #1
 8001f48:	4198      	sbcs	r0, r3
 8001f4a:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f4c:	4240      	negs	r0, r0
 8001f4e:	4018      	ands	r0, r3
 8001f50:	23fa      	movs	r3, #250	@ 0xfa
 8001f52:	01db      	lsls	r3, r3, #7
 8001f54:	469c      	mov	ip, r3
 8001f56:	4460      	add	r0, ip
 8001f58:	e7e5      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8001f5a:	4813      	ldr	r0, [pc, #76]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f5c:	e7e3      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f5e:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f60:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f62:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f64:	68d4      	ldr	r4, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f66:	0649      	lsls	r1, r1, #25
 8001f68:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f6a:	0464      	lsls	r4, r4, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f6c:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f6e:	0e64      	lsrs	r4, r4, #25
    switch (pllsource)
 8001f70:	079b      	lsls	r3, r3, #30
 8001f72:	d00d      	beq.n	8001f90 <HAL_RCC_GetSysClockFreq+0x80>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f74:	480a      	ldr	r0, [pc, #40]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x90>)
 8001f76:	f7fe f8c5 	bl	8000104 <__udivsi3>
 8001f7a:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001f7c:	4b07      	ldr	r3, [pc, #28]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0x8c>)
 8001f7e:	68d9      	ldr	r1, [r3, #12]
 8001f80:	0f49      	lsrs	r1, r1, #29
 8001f82:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8001f84:	f7fe f8be 	bl	8000104 <__udivsi3>
  return sysclockfreq;
 8001f88:	e7cd      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8001f8a:	2080      	movs	r0, #128	@ 0x80
 8001f8c:	0200      	lsls	r0, r0, #8
 8001f8e:	e7ca      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f90:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f92:	f7fe f8b7 	bl	8000104 <__udivsi3>
 8001f96:	4360      	muls	r0, r4
        break;
 8001f98:	e7f0      	b.n	8001f7c <HAL_RCC_GetSysClockFreq+0x6c>
 8001f9a:	46c0      	nop			@ (mov r8, r8)
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	00f42400 	.word	0x00f42400
 8001fa4:	ffff8300 	.word	0xffff8300
 8001fa8:	007a1200 	.word	0x007a1200

08001fac <HAL_RCC_ClockConfig>:
{
 8001fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fae:	46ce      	mov	lr, r9
 8001fb0:	4647      	mov	r7, r8
 8001fb2:	0005      	movs	r5, r0
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 8001fb8:	2800      	cmp	r0, #0
 8001fba:	d026      	beq.n	800200a <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fbc:	2207      	movs	r2, #7
 8001fbe:	4e57      	ldr	r6, [pc, #348]	@ (800211c <HAL_RCC_ClockConfig+0x170>)
 8001fc0:	6833      	ldr	r3, [r6, #0]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	428b      	cmp	r3, r1
 8001fc6:	d35e      	bcc.n	8002086 <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc8:	682b      	ldr	r3, [r5, #0]
 8001fca:	079a      	lsls	r2, r3, #30
 8001fcc:	d50e      	bpl.n	8001fec <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fce:	075a      	lsls	r2, r3, #29
 8001fd0:	d505      	bpl.n	8001fde <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001fd2:	22e0      	movs	r2, #224	@ 0xe0
 8001fd4:	4952      	ldr	r1, [pc, #328]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
 8001fd6:	01d2      	lsls	r2, r2, #7
 8001fd8:	6888      	ldr	r0, [r1, #8]
 8001fda:	4302      	orrs	r2, r0
 8001fdc:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fde:	4950      	ldr	r1, [pc, #320]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
 8001fe0:	4850      	ldr	r0, [pc, #320]	@ (8002124 <HAL_RCC_ClockConfig+0x178>)
 8001fe2:	688a      	ldr	r2, [r1, #8]
 8001fe4:	4002      	ands	r2, r0
 8001fe6:	68a8      	ldr	r0, [r5, #8]
 8001fe8:	4302      	orrs	r2, r0
 8001fea:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fec:	07db      	lsls	r3, r3, #31
 8001fee:	d52b      	bpl.n	8002048 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff0:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ff2:	4a4b      	ldr	r2, [pc, #300]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d100      	bne.n	8001ffa <HAL_RCC_ClockConfig+0x4e>
 8001ff8:	e07c      	b.n	80020f4 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d007      	beq.n	800200e <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d000      	beq.n	8002004 <HAL_RCC_ClockConfig+0x58>
 8002002:	e07d      	b.n	8002100 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	0552      	lsls	r2, r2, #21
 8002008:	d404      	bmi.n	8002014 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800200a:	2001      	movs	r0, #1
 800200c:	e037      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	0192      	lsls	r2, r2, #6
 8002012:	d5fa      	bpl.n	800200a <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002014:	2107      	movs	r1, #7
 8002016:	4e42      	ldr	r6, [pc, #264]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
 8002018:	68b2      	ldr	r2, [r6, #8]
 800201a:	438a      	bics	r2, r1
 800201c:	4313      	orrs	r3, r2
 800201e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002020:	f7fe fffe 	bl	8001020 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002024:	2338      	movs	r3, #56	@ 0x38
 8002026:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002028:	4b3f      	ldr	r3, [pc, #252]	@ (8002128 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 800202a:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800202c:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202e:	e004      	b.n	800203a <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002030:	f7fe fff6 	bl	8001020 <HAL_GetTick>
 8002034:	1bc0      	subs	r0, r0, r7
 8002036:	4548      	cmp	r0, r9
 8002038:	d83b      	bhi.n	80020b2 <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	4643      	mov	r3, r8
 800203c:	68b2      	ldr	r2, [r6, #8]
 800203e:	401a      	ands	r2, r3
 8002040:	686b      	ldr	r3, [r5, #4]
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	429a      	cmp	r2, r3
 8002046:	d1f3      	bne.n	8002030 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002048:	2207      	movs	r2, #7
 800204a:	4e34      	ldr	r6, [pc, #208]	@ (800211c <HAL_RCC_ClockConfig+0x170>)
 800204c:	6833      	ldr	r3, [r6, #0]
 800204e:	4013      	ands	r3, r2
 8002050:	42a3      	cmp	r3, r4
 8002052:	d838      	bhi.n	80020c6 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002054:	682b      	ldr	r3, [r5, #0]
 8002056:	075b      	lsls	r3, r3, #29
 8002058:	d42d      	bmi.n	80020b6 <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800205a:	f7ff ff59 	bl	8001f10 <HAL_RCC_GetSysClockFreq>
 800205e:	4b30      	ldr	r3, [pc, #192]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
 8002060:	4a32      	ldr	r2, [pc, #200]	@ (800212c <HAL_RCC_ClockConfig+0x180>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	4932      	ldr	r1, [pc, #200]	@ (8002130 <HAL_RCC_ClockConfig+0x184>)
 8002066:	051b      	lsls	r3, r3, #20
 8002068:	0f1b      	lsrs	r3, r3, #28
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	589b      	ldr	r3, [r3, r2]
 800206e:	221f      	movs	r2, #31
 8002070:	4013      	ands	r3, r2
 8002072:	40d8      	lsrs	r0, r3
  return HAL_InitTick(uwTickPrio);
 8002074:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002076:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8002078:	6818      	ldr	r0, [r3, #0]
 800207a:	f7fe ff97 	bl	8000fac <HAL_InitTick>
}
 800207e:	bcc0      	pop	{r6, r7}
 8002080:	46b9      	mov	r9, r7
 8002082:	46b0      	mov	r8, r6
 8002084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002086:	6833      	ldr	r3, [r6, #0]
 8002088:	4393      	bics	r3, r2
 800208a:	430b      	orrs	r3, r1
 800208c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800208e:	f7fe ffc7 	bl	8001020 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002092:	2307      	movs	r3, #7
 8002094:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002096:	4b24      	ldr	r3, [pc, #144]	@ (8002128 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8002098:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800209a:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800209c:	4642      	mov	r2, r8
 800209e:	6833      	ldr	r3, [r6, #0]
 80020a0:	4013      	ands	r3, r2
 80020a2:	42a3      	cmp	r3, r4
 80020a4:	d100      	bne.n	80020a8 <HAL_RCC_ClockConfig+0xfc>
 80020a6:	e78f      	b.n	8001fc8 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a8:	f7fe ffba 	bl	8001020 <HAL_GetTick>
 80020ac:	1bc0      	subs	r0, r0, r7
 80020ae:	4548      	cmp	r0, r9
 80020b0:	d9f4      	bls.n	800209c <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 80020b2:	2003      	movs	r0, #3
 80020b4:	e7e3      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002120 <HAL_RCC_ClockConfig+0x174>)
 80020b8:	491f      	ldr	r1, [pc, #124]	@ (8002138 <HAL_RCC_ClockConfig+0x18c>)
 80020ba:	6893      	ldr	r3, [r2, #8]
 80020bc:	400b      	ands	r3, r1
 80020be:	68e9      	ldr	r1, [r5, #12]
 80020c0:	430b      	orrs	r3, r1
 80020c2:	6093      	str	r3, [r2, #8]
 80020c4:	e7c9      	b.n	800205a <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	6833      	ldr	r3, [r6, #0]
 80020c8:	4393      	bics	r3, r2
 80020ca:	4323      	orrs	r3, r4
 80020cc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80020ce:	f7fe ffa7 	bl	8001020 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020d2:	2307      	movs	r3, #7
 80020d4:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d6:	4b14      	ldr	r3, [pc, #80]	@ (8002128 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80020d8:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020da:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020dc:	4642      	mov	r2, r8
 80020de:	6833      	ldr	r3, [r6, #0]
 80020e0:	4013      	ands	r3, r2
 80020e2:	42a3      	cmp	r3, r4
 80020e4:	d0b6      	beq.n	8002054 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e6:	f7fe ff9b 	bl	8001020 <HAL_GetTick>
 80020ea:	1bc0      	subs	r0, r0, r7
 80020ec:	4548      	cmp	r0, r9
 80020ee:	d9f5      	bls.n	80020dc <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 80020f0:	2003      	movs	r0, #3
 80020f2:	e7c4      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	0392      	lsls	r2, r2, #14
 80020f8:	d500      	bpl.n	80020fc <HAL_RCC_ClockConfig+0x150>
 80020fa:	e78b      	b.n	8002014 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 80020fc:	2001      	movs	r0, #1
 80020fe:	e7be      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002100:	2b03      	cmp	r3, #3
 8002102:	d005      	beq.n	8002110 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002104:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002106:	0792      	lsls	r2, r2, #30
 8002108:	d500      	bpl.n	800210c <HAL_RCC_ClockConfig+0x160>
 800210a:	e783      	b.n	8002014 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800210c:	2001      	movs	r0, #1
 800210e:	e7b6      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002110:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8002112:	0792      	lsls	r2, r2, #30
 8002114:	d500      	bpl.n	8002118 <HAL_RCC_ClockConfig+0x16c>
 8002116:	e77d      	b.n	8002014 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8002118:	2001      	movs	r0, #1
 800211a:	e7b0      	b.n	800207e <HAL_RCC_ClockConfig+0xd2>
 800211c:	40022000 	.word	0x40022000
 8002120:	40021000 	.word	0x40021000
 8002124:	fffff0ff 	.word	0xfffff0ff
 8002128:	00001388 	.word	0x00001388
 800212c:	08003440 	.word	0x08003440
 8002130:	20000000 	.word	0x20000000
 8002134:	20000008 	.word	0x20000008
 8002138:	ffff8fff 	.word	0xffff8fff

0800213c <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800213e:	4907      	ldr	r1, [pc, #28]	@ (800215c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002140:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002142:	4a07      	ldr	r2, [pc, #28]	@ (8002160 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002144:	045b      	lsls	r3, r3, #17
 8002146:	0f5b      	lsrs	r3, r3, #29
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	585b      	ldr	r3, [r3, r1]
 800214c:	211f      	movs	r1, #31
 800214e:	6810      	ldr	r0, [r2, #0]
 8002150:	400b      	ands	r3, r1
 8002152:	40d8      	lsrs	r0, r3
}
 8002154:	4770      	bx	lr
 8002156:	46c0      	nop			@ (mov r8, r8)
 8002158:	40021000 	.word	0x40021000
 800215c:	08003420 	.word	0x08003420
 8002160:	20000000 	.word	0x20000000

08002164 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002166:	46d6      	mov	lr, sl
 8002168:	464f      	mov	r7, r9
 800216a:	4646      	mov	r6, r8
 800216c:	b5c0      	push	{r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800216e:	6803      	ldr	r3, [r0, #0]
{
 8002170:	0004      	movs	r4, r0
 8002172:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002174:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002176:	039a      	lsls	r2, r3, #14
 8002178:	d543      	bpl.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217a:	2280      	movs	r2, #128	@ 0x80
 800217c:	4b68      	ldr	r3, [pc, #416]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800217e:	0552      	lsls	r2, r2, #21
 8002180:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8002182:	4682      	mov	sl, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002184:	4211      	tst	r1, r2
 8002186:	d100      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002188:	e095      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800218a:	2780      	movs	r7, #128	@ 0x80
 800218c:	4d65      	ldr	r5, [pc, #404]	@ (8002324 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800218e:	007f      	lsls	r7, r7, #1
 8002190:	682b      	ldr	r3, [r5, #0]
 8002192:	433b      	orrs	r3, r7
 8002194:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002196:	f7fe ff43 	bl	8001020 <HAL_GetTick>
 800219a:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800219c:	e004      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219e:	f7fe ff3f 	bl	8001020 <HAL_GetTick>
 80021a2:	1b80      	subs	r0, r0, r6
 80021a4:	2802      	cmp	r0, #2
 80021a6:	d827      	bhi.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021a8:	682b      	ldr	r3, [r5, #0]
 80021aa:	423b      	tst	r3, r7
 80021ac:	d0f7      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021ae:	4d5c      	ldr	r5, [pc, #368]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021b0:	23c0      	movs	r3, #192	@ 0xc0
 80021b2:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	0010      	movs	r0, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021b8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021ba:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021bc:	421a      	tst	r2, r3
 80021be:	d100      	bne.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80021c0:	e0a6      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 80021c2:	4288      	cmp	r0, r1
 80021c4:	d100      	bne.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80021c6:	e0a3      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021c8:	2080      	movs	r0, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021ca:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 80021cc:	6dee      	ldr	r6, [r5, #92]	@ 0x5c
 80021ce:	0240      	lsls	r0, r0, #9
 80021d0:	4330      	orrs	r0, r6
 80021d2:	65e8      	str	r0, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021d4:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021d6:	4a54      	ldr	r2, [pc, #336]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021d8:	4e54      	ldr	r6, [pc, #336]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021da:	401a      	ands	r2, r3
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021dc:	4030      	ands	r0, r6
 80021de:	65e8      	str	r0, [r5, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021e0:	65ea      	str	r2, [r5, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021e2:	07db      	lsls	r3, r3, #31
 80021e4:	d400      	bmi.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x84>
 80021e6:	e093      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7fe ff1a 	bl	8001020 <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ec:	2302      	movs	r3, #2
 80021ee:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002330 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
        tickstart = HAL_GetTick();
 80021f2:	0006      	movs	r6, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f4:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021f6:	e086      	b.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021f8:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021fa:	4652      	mov	r2, sl
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021fc:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 80021fe:	2a01      	cmp	r2, #1
 8002200:	d063      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002202:	07da      	lsls	r2, r3, #31
 8002204:	d506      	bpl.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002206:	2503      	movs	r5, #3
 8002208:	4945      	ldr	r1, [pc, #276]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800220a:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800220c:	43aa      	bics	r2, r5
 800220e:	6865      	ldr	r5, [r4, #4]
 8002210:	432a      	orrs	r2, r5
 8002212:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002214:	06da      	lsls	r2, r3, #27
 8002216:	d506      	bpl.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002218:	4941      	ldr	r1, [pc, #260]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800221a:	4d46      	ldr	r5, [pc, #280]	@ (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800221c:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800221e:	402a      	ands	r2, r5
 8002220:	68a5      	ldr	r5, [r4, #8]
 8002222:	432a      	orrs	r2, r5
 8002224:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002226:	059a      	lsls	r2, r3, #22
 8002228:	d506      	bpl.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800222a:	493d      	ldr	r1, [pc, #244]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800222c:	4d42      	ldr	r5, [pc, #264]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800222e:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002230:	402a      	ands	r2, r5
 8002232:	6965      	ldr	r5, [r4, #20]
 8002234:	432a      	orrs	r2, r5
 8002236:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002238:	055a      	lsls	r2, r3, #21
 800223a:	d506      	bpl.n	800224a <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800223c:	4938      	ldr	r1, [pc, #224]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800223e:	4d3f      	ldr	r5, [pc, #252]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002240:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002242:	402a      	ands	r2, r5
 8002244:	69a5      	ldr	r5, [r4, #24]
 8002246:	432a      	orrs	r2, r5
 8002248:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800224a:	069a      	lsls	r2, r3, #26
 800224c:	d506      	bpl.n	800225c <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800224e:	4934      	ldr	r1, [pc, #208]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002250:	4d3b      	ldr	r5, [pc, #236]	@ (8002340 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002252:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002254:	402a      	ands	r2, r5
 8002256:	68e5      	ldr	r5, [r4, #12]
 8002258:	432a      	orrs	r2, r5
 800225a:	654a      	str	r2, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800225c:	045a      	lsls	r2, r3, #17
 800225e:	d50a      	bpl.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002260:	492f      	ldr	r1, [pc, #188]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002262:	69e5      	ldr	r5, [r4, #28]
 8002264:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	0892      	lsrs	r2, r2, #2
 800226a:	432a      	orrs	r2, r5
 800226c:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800226e:	2280      	movs	r2, #128	@ 0x80
 8002270:	05d2      	lsls	r2, r2, #23
 8002272:	4295      	cmp	r5, r2
 8002274:	d02f      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x172>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002276:	029a      	lsls	r2, r3, #10
 8002278:	d50a      	bpl.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800227a:	4929      	ldr	r1, [pc, #164]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800227c:	4e31      	ldr	r6, [pc, #196]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800227e:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8002280:	6a25      	ldr	r5, [r4, #32]
 8002282:	4032      	ands	r2, r6
 8002284:	432a      	orrs	r2, r5
 8002286:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002288:	2280      	movs	r2, #128	@ 0x80
 800228a:	03d2      	lsls	r2, r2, #15
 800228c:	4295      	cmp	r5, r2
 800228e:	d028      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	d50a      	bpl.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x146>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002294:	4a22      	ldr	r2, [pc, #136]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002296:	6921      	ldr	r1, [r4, #16]
 8002298:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800229a:	4c2b      	ldr	r4, [pc, #172]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800229c:	4023      	ands	r3, r4
 800229e:	430b      	orrs	r3, r1
 80022a0:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80022a2:	2380      	movs	r3, #128	@ 0x80
 80022a4:	01db      	lsls	r3, r3, #7
 80022a6:	4299      	cmp	r1, r3
 80022a8:	d021      	beq.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80022aa:	b002      	add	sp, #8
 80022ac:	bce0      	pop	{r5, r6, r7}
 80022ae:	46ba      	mov	sl, r7
 80022b0:	46b1      	mov	r9, r6
 80022b2:	46a8      	mov	r8, r5
 80022b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80022b6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80022b8:	4311      	orrs	r1, r2
 80022ba:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80022bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022be:	4013      	ands	r3, r2
 80022c0:	9301      	str	r3, [sp, #4]
 80022c2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80022c4:	2301      	movs	r3, #1
 80022c6:	469a      	mov	sl, r3
 80022c8:	e75f      	b.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x26>
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ca:	4915      	ldr	r1, [pc, #84]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022cc:	4d1f      	ldr	r5, [pc, #124]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80022ce:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 80022d0:	402a      	ands	r2, r5
 80022d2:	63ca      	str	r2, [r1, #60]	@ 0x3c
 80022d4:	e795      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022d6:	2280      	movs	r2, #128	@ 0x80
 80022d8:	68cd      	ldr	r5, [r1, #12]
 80022da:	0252      	lsls	r2, r2, #9
 80022dc:	432a      	orrs	r2, r5
 80022de:	60ca      	str	r2, [r1, #12]
 80022e0:	e7c9      	b.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80022e2:	2280      	movs	r2, #128	@ 0x80
 80022e4:	68cd      	ldr	r5, [r1, #12]
 80022e6:	0452      	lsls	r2, r2, #17
 80022e8:	432a      	orrs	r2, r5
 80022ea:	60ca      	str	r2, [r1, #12]
 80022ec:	e7d0      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022ee:	2380      	movs	r3, #128	@ 0x80
 80022f0:	68d1      	ldr	r1, [r2, #12]
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	430b      	orrs	r3, r1
 80022f6:	60d3      	str	r3, [r2, #12]
  return status;
 80022f8:	e7d7      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x146>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fa:	f7fe fe91 	bl	8001020 <HAL_GetTick>
 80022fe:	1b80      	subs	r0, r0, r6
 8002300:	4548      	cmp	r0, r9
 8002302:	d900      	bls.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002304:	e778      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002306:	4642      	mov	r2, r8
 8002308:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 800230a:	421a      	tst	r2, r3
 800230c:	d0f5      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x196>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800230e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002310:	4a03      	ldr	r2, [pc, #12]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002312:	4805      	ldr	r0, [pc, #20]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002314:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8002316:	4003      	ands	r3, r0
 8002318:	430b      	orrs	r3, r1
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800231a:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800231c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800231e:	e76c      	b.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x96>
 8002320:	40021000 	.word	0x40021000
 8002324:	40007000 	.word	0x40007000
 8002328:	fffffcff 	.word	0xfffffcff
 800232c:	fffeffff 	.word	0xfffeffff
 8002330:	00001388 	.word	0x00001388
 8002334:	fffff3ff 	.word	0xfffff3ff
 8002338:	fff3ffff 	.word	0xfff3ffff
 800233c:	ffcfffff 	.word	0xffcfffff
 8002340:	ffffcfff 	.word	0xffffcfff
 8002344:	ffbfffff 	.word	0xffbfffff
 8002348:	ffff3fff 	.word	0xffff3fff
 800234c:	efffffff 	.word	0xefffffff

08002350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002352:	46de      	mov	lr, fp
 8002354:	4657      	mov	r7, sl
 8002356:	464e      	mov	r6, r9
 8002358:	4645      	mov	r5, r8
 800235a:	0004      	movs	r4, r0
 800235c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800235e:	2800      	cmp	r0, #0
 8002360:	d100      	bne.n	8002364 <HAL_SPI_Init+0x14>
 8002362:	e093      	b.n	800248c <HAL_SPI_Init+0x13c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002364:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8002366:	2d00      	cmp	r5, #0
 8002368:	d069      	beq.n	800243e <HAL_SPI_Init+0xee>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800236a:	2300      	movs	r3, #0
 800236c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800236e:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002370:	2300      	movs	r3, #0
 8002372:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002374:	335d      	adds	r3, #93	@ 0x5d
 8002376:	5ce3      	ldrb	r3, [r4, r3]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d06c      	beq.n	8002458 <HAL_SPI_Init+0x108>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800237e:	235d      	movs	r3, #93	@ 0x5d
 8002380:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002382:	2140      	movs	r1, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002384:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8002386:	6822      	ldr	r2, [r4, #0]
 8002388:	6813      	ldr	r3, [r2, #0]
 800238a:	438b      	bics	r3, r1
 800238c:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800238e:	23e0      	movs	r3, #224	@ 0xe0
 8002390:	68e1      	ldr	r1, [r4, #12]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4299      	cmp	r1, r3
 8002396:	d866      	bhi.n	8002466 <HAL_SPI_Init+0x116>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002398:	d000      	beq.n	800239c <HAL_SPI_Init+0x4c>
 800239a:	e070      	b.n	800247e <HAL_SPI_Init+0x12e>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800239c:	2380      	movs	r3, #128	@ 0x80
 800239e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80023a0:	019b      	lsls	r3, r3, #6
 80023a2:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023a8:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80023aa:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023ac:	2682      	movs	r6, #130	@ 0x82
 80023ae:	2784      	movs	r7, #132	@ 0x84
 80023b0:	6863      	ldr	r3, [r4, #4]
 80023b2:	0076      	lsls	r6, r6, #1
 80023b4:	4033      	ands	r3, r6
 80023b6:	68a6      	ldr	r6, [r4, #8]
 80023b8:	023f      	lsls	r7, r7, #8
 80023ba:	403e      	ands	r6, r7
 80023bc:	2702      	movs	r7, #2
 80023be:	4333      	orrs	r3, r6
 80023c0:	6926      	ldr	r6, [r4, #16]
 80023c2:	69a0      	ldr	r0, [r4, #24]
 80023c4:	403e      	ands	r6, r7
 80023c6:	4333      	orrs	r3, r6
 80023c8:	2601      	movs	r6, #1
 80023ca:	6967      	ldr	r7, [r4, #20]
 80023cc:	46b2      	mov	sl, r6
 80023ce:	4037      	ands	r7, r6
 80023d0:	433b      	orrs	r3, r7
 80023d2:	2780      	movs	r7, #128	@ 0x80
 80023d4:	00bf      	lsls	r7, r7, #2
 80023d6:	4007      	ands	r7, r0
 80023d8:	433b      	orrs	r3, r7
 80023da:	69e7      	ldr	r7, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80023dc:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023de:	46b8      	mov	r8, r7
 80023e0:	2738      	movs	r7, #56	@ 0x38
 80023e2:	46b9      	mov	r9, r7
 80023e4:	4647      	mov	r7, r8
 80023e6:	464e      	mov	r6, r9
 80023e8:	4037      	ands	r7, r6
 80023ea:	6a26      	ldr	r6, [r4, #32]
 80023ec:	433b      	orrs	r3, r7
 80023ee:	46b0      	mov	r8, r6
 80023f0:	2680      	movs	r6, #128	@ 0x80
 80023f2:	4647      	mov	r7, r8
 80023f4:	4037      	ands	r7, r6
 80023f6:	4666      	mov	r6, ip
 80023f8:	433b      	orrs	r3, r7
 80023fa:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80023fc:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023fe:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002400:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002402:	4033      	ands	r3, r6
 8002404:	26f0      	movs	r6, #240	@ 0xf0
 8002406:	0136      	lsls	r6, r6, #4
 8002408:	4031      	ands	r1, r6
 800240a:	4319      	orrs	r1, r3
 800240c:	2304      	movs	r3, #4
 800240e:	4003      	ands	r3, r0
 8002410:	4319      	orrs	r1, r3
 8002412:	2310      	movs	r3, #16
 8002414:	402b      	ands	r3, r5
 8002416:	4319      	orrs	r1, r3
 8002418:	465b      	mov	r3, fp
 800241a:	4319      	orrs	r1, r3
 800241c:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800241e:	69d3      	ldr	r3, [r2, #28]
 8002420:	491d      	ldr	r1, [pc, #116]	@ (8002498 <HAL_SPI_Init+0x148>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8002422:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002424:	400b      	ands	r3, r1
 8002426:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002428:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800242a:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800242c:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800242e:	335d      	adds	r3, #93	@ 0x5d
 8002430:	54e2      	strb	r2, [r4, r3]
}
 8002432:	bcf0      	pop	{r4, r5, r6, r7}
 8002434:	46bb      	mov	fp, r7
 8002436:	46b2      	mov	sl, r6
 8002438:	46a9      	mov	r9, r5
 800243a:	46a0      	mov	r8, r4
 800243c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800243e:	2382      	movs	r3, #130	@ 0x82
 8002440:	6842      	ldr	r2, [r0, #4]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	429a      	cmp	r2, r3
 8002446:	d093      	beq.n	8002370 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002448:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800244a:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800244c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800244e:	335d      	adds	r3, #93	@ 0x5d
 8002450:	5ce3      	ldrb	r3, [r4, r3]
 8002452:	b2da      	uxtb	r2, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d192      	bne.n	800237e <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8002458:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800245a:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800245c:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 800245e:	f7fe fad5 	bl	8000a0c <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002462:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002464:	e78b      	b.n	800237e <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002466:	23f0      	movs	r3, #240	@ 0xf0
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	4299      	cmp	r1, r3
 800246c:	d110      	bne.n	8002490 <HAL_SPI_Init+0x140>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002472:	019b      	lsls	r3, r3, #6
 8002474:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002476:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002478:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800247a:	469b      	mov	fp, r3
 800247c:	e796      	b.n	80023ac <HAL_SPI_Init+0x5c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	015b      	lsls	r3, r3, #5
 8002482:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	469c      	mov	ip, r3
 8002488:	62a3      	str	r3, [r4, #40]	@ 0x28
 800248a:	e78f      	b.n	80023ac <HAL_SPI_Init+0x5c>
    return HAL_ERROR;
 800248c:	2001      	movs	r0, #1
 800248e:	e7d0      	b.n	8002432 <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002490:	2300      	movs	r3, #0
 8002492:	469b      	mov	fp, r3
 8002494:	e7f6      	b.n	8002484 <HAL_SPI_Init+0x134>
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	fffff7ff 	.word	0xfffff7ff

0800249c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800249c:	b570      	push	{r4, r5, r6, lr}
 800249e:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a0:	d06a      	beq.n	8002578 <HAL_TIM_PWM_Init+0xdc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024a2:	233d      	movs	r3, #61	@ 0x3d
 80024a4:	5cc3      	ldrb	r3, [r0, r3]
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d057      	beq.n	800255c <HAL_TIM_PWM_Init+0xc0>
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ac:	233d      	movs	r3, #61	@ 0x3d
 80024ae:	2202      	movs	r2, #2
 80024b0:	54e2      	strb	r2, [r4, r3]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b2:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024b4:	4e37      	ldr	r6, [pc, #220]	@ (8002594 <HAL_TIM_PWM_Init+0xf8>)
  tmpcr1 = TIMx->CR1;
 80024b6:	681a      	ldr	r2, [r3, #0]
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024b8:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ba:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024bc:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024be:	42b3      	cmp	r3, r6
 80024c0:	d016      	beq.n	80024f0 <HAL_TIM_PWM_Init+0x54>
 80024c2:	2680      	movs	r6, #128	@ 0x80
 80024c4:	05f6      	lsls	r6, r6, #23
 80024c6:	42b3      	cmp	r3, r6
 80024c8:	d012      	beq.n	80024f0 <HAL_TIM_PWM_Init+0x54>
 80024ca:	4e33      	ldr	r6, [pc, #204]	@ (8002598 <HAL_TIM_PWM_Init+0xfc>)
 80024cc:	42b3      	cmp	r3, r6
 80024ce:	d04a      	beq.n	8002566 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d0:	4e32      	ldr	r6, [pc, #200]	@ (800259c <HAL_TIM_PWM_Init+0x100>)
 80024d2:	42b3      	cmp	r3, r6
 80024d4:	d04b      	beq.n	800256e <HAL_TIM_PWM_Init+0xd2>
 80024d6:	4e32      	ldr	r6, [pc, #200]	@ (80025a0 <HAL_TIM_PWM_Init+0x104>)
 80024d8:	42b3      	cmp	r3, r6
 80024da:	d04f      	beq.n	800257c <HAL_TIM_PWM_Init+0xe0>
 80024dc:	4e31      	ldr	r6, [pc, #196]	@ (80025a4 <HAL_TIM_PWM_Init+0x108>)
 80024de:	42b3      	cmp	r3, r6
 80024e0:	d04c      	beq.n	800257c <HAL_TIM_PWM_Init+0xe0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024e2:	2680      	movs	r6, #128	@ 0x80
 80024e4:	43b2      	bics	r2, r6
 80024e6:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80024e8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ea:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80024ec:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024ee:	e012      	b.n	8002516 <HAL_TIM_PWM_Init+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f0:	2670      	movs	r6, #112	@ 0x70
 80024f2:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80024f4:	68a6      	ldr	r6, [r4, #8]
 80024f6:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80024f8:	4e2b      	ldr	r6, [pc, #172]	@ (80025a8 <HAL_TIM_PWM_Init+0x10c>)
 80024fa:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024fc:	6926      	ldr	r6, [r4, #16]
 80024fe:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002500:	2680      	movs	r6, #128	@ 0x80
 8002502:	43b2      	bics	r2, r6
 8002504:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8002506:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002508:	4a22      	ldr	r2, [pc, #136]	@ (8002594 <HAL_TIM_PWM_Init+0xf8>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 800250a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800250c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800250e:	4293      	cmp	r3, r2
 8002510:	d101      	bne.n	8002516 <HAL_TIM_PWM_Init+0x7a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002512:	6962      	ldr	r2, [r4, #20]
 8002514:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002516:	2201      	movs	r2, #1
 8002518:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800251a:	6919      	ldr	r1, [r3, #16]
 800251c:	420a      	tst	r2, r1
 800251e:	d002      	beq.n	8002526 <HAL_TIM_PWM_Init+0x8a>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002520:	6919      	ldr	r1, [r3, #16]
 8002522:	4391      	bics	r1, r2
 8002524:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002526:	2301      	movs	r3, #1
 8002528:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 800252a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800252c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800252e:	3a0a      	subs	r2, #10
 8002530:	54a3      	strb	r3, [r4, r2]
 8002532:	3201      	adds	r2, #1
 8002534:	54a3      	strb	r3, [r4, r2]
 8002536:	3201      	adds	r2, #1
 8002538:	54a3      	strb	r3, [r4, r2]
 800253a:	3201      	adds	r2, #1
 800253c:	54a3      	strb	r3, [r4, r2]
 800253e:	3201      	adds	r2, #1
 8002540:	54a3      	strb	r3, [r4, r2]
 8002542:	3201      	adds	r2, #1
 8002544:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002546:	3201      	adds	r2, #1
 8002548:	54a3      	strb	r3, [r4, r2]
 800254a:	3201      	adds	r2, #1
 800254c:	54a3      	strb	r3, [r4, r2]
 800254e:	3201      	adds	r2, #1
 8002550:	54a3      	strb	r3, [r4, r2]
 8002552:	3201      	adds	r2, #1
 8002554:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8002556:	3a0a      	subs	r2, #10
 8002558:	54a3      	strb	r3, [r4, r2]
}
 800255a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800255c:	333c      	adds	r3, #60	@ 0x3c
 800255e:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8002560:	f7fe faea 	bl	8000b38 <HAL_TIM_PWM_MspInit>
 8002564:	e7a2      	b.n	80024ac <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002566:	2670      	movs	r6, #112	@ 0x70
 8002568:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800256a:	68a6      	ldr	r6, [r4, #8]
 800256c:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800256e:	4e0e      	ldr	r6, [pc, #56]	@ (80025a8 <HAL_TIM_PWM_Init+0x10c>)
 8002570:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002572:	6926      	ldr	r6, [r4, #16]
 8002574:	4332      	orrs	r2, r6
 8002576:	e7b4      	b.n	80024e2 <HAL_TIM_PWM_Init+0x46>
    return HAL_ERROR;
 8002578:	2001      	movs	r0, #1
 800257a:	e7ee      	b.n	800255a <HAL_TIM_PWM_Init+0xbe>
    tmpcr1 &= ~TIM_CR1_CKD;
 800257c:	4e0a      	ldr	r6, [pc, #40]	@ (80025a8 <HAL_TIM_PWM_Init+0x10c>)
 800257e:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002580:	6926      	ldr	r6, [r4, #16]
 8002582:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002584:	2680      	movs	r6, #128	@ 0x80
 8002586:	43b2      	bics	r2, r6
 8002588:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800258a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800258c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800258e:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002590:	e7bf      	b.n	8002512 <HAL_TIM_PWM_Init+0x76>
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	40012c00 	.word	0x40012c00
 8002598:	40000400 	.word	0x40000400
 800259c:	40002000 	.word	0x40002000
 80025a0:	40014400 	.word	0x40014400
 80025a4:	40014800 	.word	0x40014800
 80025a8:	fffffcff 	.word	0xfffffcff

080025ac <HAL_TIM_PWM_ConfigChannel>:
{
 80025ac:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80025ae:	203c      	movs	r0, #60	@ 0x3c
{
 80025b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80025b2:	5c1c      	ldrb	r4, [r3, r0]
 80025b4:	2c01      	cmp	r4, #1
 80025b6:	d100      	bne.n	80025ba <HAL_TIM_PWM_ConfigChannel+0xe>
 80025b8:	e170      	b.n	800289c <HAL_TIM_PWM_ConfigChannel+0x2f0>
 80025ba:	2401      	movs	r4, #1
 80025bc:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 80025be:	2a14      	cmp	r2, #20
 80025c0:	d803      	bhi.n	80025ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80025c2:	48b7      	ldr	r0, [pc, #732]	@ (80028a0 <HAL_TIM_PWM_ConfigChannel+0x2f4>)
 80025c4:	0092      	lsls	r2, r2, #2
 80025c6:	5882      	ldr	r2, [r0, r2]
 80025c8:	4697      	mov	pc, r2
 80025ca:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80025cc:	223c      	movs	r2, #60	@ 0x3c
 80025ce:	2100      	movs	r1, #0
 80025d0:	5499      	strb	r1, [r3, r2]
}
 80025d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80025d4:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80025d6:	4db3      	ldr	r5, [pc, #716]	@ (80028a4 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
  tmpccer = TIMx->CCER;
 80025d8:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80025da:	6a10      	ldr	r0, [r2, #32]
 80025dc:	4028      	ands	r0, r5
 80025de:	6210      	str	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80025e0:	4db1      	ldr	r5, [pc, #708]	@ (80028a8 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  tmpcr2 =  TIMx->CR2;
 80025e2:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 80025e4:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80025e6:	4028      	ands	r0, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e8:	680d      	ldr	r5, [r1, #0]
 80025ea:	022d      	lsls	r5, r5, #8
 80025ec:	4305      	orrs	r5, r0

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80025ee:	48af      	ldr	r0, [pc, #700]	@ (80028ac <HAL_TIM_PWM_ConfigChannel+0x300>)
 80025f0:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80025f2:	6888      	ldr	r0, [r1, #8]
 80025f4:	0500      	lsls	r0, r0, #20
 80025f6:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025f8:	4cad      	ldr	r4, [pc, #692]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 80025fa:	42a2      	cmp	r2, r4
 80025fc:	d100      	bne.n	8002600 <HAL_TIM_PWM_ConfigChannel+0x54>
 80025fe:	e113      	b.n	8002828 <HAL_TIM_PWM_ConfigChannel+0x27c>
 8002600:	4cac      	ldr	r4, [pc, #688]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8002602:	42a2      	cmp	r2, r4
 8002604:	d100      	bne.n	8002608 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002606:	e10f      	b.n	8002828 <HAL_TIM_PWM_ConfigChannel+0x27c>
 8002608:	4cab      	ldr	r4, [pc, #684]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 800260a:	42a2      	cmp	r2, r4
 800260c:	d100      	bne.n	8002610 <HAL_TIM_PWM_ConfigChannel+0x64>
 800260e:	e10b      	b.n	8002828 <HAL_TIM_PWM_ConfigChannel+0x27c>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002610:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002612:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8002614:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8002616:	65d4      	str	r4, [r2, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002618:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800261a:	2080      	movs	r0, #128	@ 0x80
 800261c:	6d54      	ldr	r4, [r2, #84]	@ 0x54
 800261e:	0100      	lsls	r0, r0, #4
 8002620:	4320      	orrs	r0, r4
 8002622:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002624:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8002626:	4ca5      	ldr	r4, [pc, #660]	@ (80028bc <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002628:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800262a:	4020      	ands	r0, r4
 800262c:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800262e:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8002630:	0209      	lsls	r1, r1, #8
 8002632:	4301      	orrs	r1, r0
 8002634:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8002636:	2000      	movs	r0, #0
 8002638:	e7c8      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800263a:	2501      	movs	r5, #1
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800263c:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 800263e:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002640:	6a14      	ldr	r4, [r2, #32]
 8002642:	43ac      	bics	r4, r5
 8002644:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002646:	4d9e      	ldr	r5, [pc, #632]	@ (80028c0 <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpcr2 =  TIMx->CR2;
 8002648:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 800264a:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800264c:	402c      	ands	r4, r5
  tmpccmrx |= OC_Config->OCMode;
 800264e:	680d      	ldr	r5, [r1, #0]
 8002650:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC1P;
 8002652:	2502      	movs	r5, #2
 8002654:	43a8      	bics	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8002656:	688d      	ldr	r5, [r1, #8]
 8002658:	4328      	orrs	r0, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800265a:	4d95      	ldr	r5, [pc, #596]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 800265c:	42aa      	cmp	r2, r5
 800265e:	d100      	bne.n	8002662 <HAL_TIM_PWM_ConfigChannel+0xb6>
 8002660:	e10f      	b.n	8002882 <HAL_TIM_PWM_ConfigChannel+0x2d6>
 8002662:	4d94      	ldr	r5, [pc, #592]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 8002664:	42aa      	cmp	r2, r5
 8002666:	d100      	bne.n	800266a <HAL_TIM_PWM_ConfigChannel+0xbe>
 8002668:	e10b      	b.n	8002882 <HAL_TIM_PWM_ConfigChannel+0x2d6>
 800266a:	4d93      	ldr	r5, [pc, #588]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 800266c:	42aa      	cmp	r2, r5
 800266e:	d100      	bne.n	8002672 <HAL_TIM_PWM_ConfigChannel+0xc6>
 8002670:	e107      	b.n	8002882 <HAL_TIM_PWM_ConfigChannel+0x2d6>
  TIMx->CR2 = tmpcr2;
 8002672:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002674:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002676:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002678:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 800267a:	6354      	str	r4, [r2, #52]	@ 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800267c:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 800267e:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002680:	6990      	ldr	r0, [r2, #24]
 8002682:	4320      	orrs	r0, r4
 8002684:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002686:	6990      	ldr	r0, [r2, #24]
 8002688:	3c04      	subs	r4, #4
 800268a:	43a0      	bics	r0, r4
 800268c:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800268e:	6990      	ldr	r0, [r2, #24]
 8002690:	4301      	orrs	r1, r0
 8002692:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002694:	2000      	movs	r0, #0
 8002696:	e799      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002698:	2510      	movs	r5, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800269a:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 800269c:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800269e:	6a14      	ldr	r4, [r2, #32]
 80026a0:	43ac      	bics	r4, r5
 80026a2:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026a4:	4d87      	ldr	r5, [pc, #540]	@ (80028c4 <HAL_TIM_PWM_ConfigChannel+0x318>)
  tmpcr2 =  TIMx->CR2;
 80026a6:	6857      	ldr	r7, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 80026a8:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026aa:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026ac:	680d      	ldr	r5, [r1, #0]
 80026ae:	022d      	lsls	r5, r5, #8
 80026b0:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 80026b2:	2420      	movs	r4, #32
 80026b4:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026b6:	688c      	ldr	r4, [r1, #8]
 80026b8:	0124      	lsls	r4, r4, #4
 80026ba:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026bc:	487c      	ldr	r0, [pc, #496]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 80026be:	4282      	cmp	r2, r0
 80026c0:	d100      	bne.n	80026c4 <HAL_TIM_PWM_ConfigChannel+0x118>
 80026c2:	e0cf      	b.n	8002864 <HAL_TIM_PWM_ConfigChannel+0x2b8>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026c4:	487b      	ldr	r0, [pc, #492]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 80026c6:	4282      	cmp	r2, r0
 80026c8:	d100      	bne.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x120>
 80026ca:	e0d2      	b.n	8002872 <HAL_TIM_PWM_ConfigChannel+0x2c6>
 80026cc:	487a      	ldr	r0, [pc, #488]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 80026ce:	4282      	cmp	r2, r0
 80026d0:	d100      	bne.n	80026d4 <HAL_TIM_PWM_ConfigChannel+0x128>
 80026d2:	e0ce      	b.n	8002872 <HAL_TIM_PWM_ConfigChannel+0x2c6>
  TIMx->CCR2 = OC_Config->Pulse;
 80026d4:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80026d6:	6057      	str	r7, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 80026d8:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80026da:	6390      	str	r0, [r2, #56]	@ 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026dc:	2080      	movs	r0, #128	@ 0x80
  TIMx->CCER = tmpccer;
 80026de:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026e0:	6994      	ldr	r4, [r2, #24]
 80026e2:	0100      	lsls	r0, r0, #4
 80026e4:	4320      	orrs	r0, r4
 80026e6:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026e8:	6990      	ldr	r0, [r2, #24]
 80026ea:	4c74      	ldr	r4, [pc, #464]	@ (80028bc <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026ec:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026ee:	4020      	ands	r0, r4
 80026f0:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f2:	6990      	ldr	r0, [r2, #24]
 80026f4:	0209      	lsls	r1, r1, #8
 80026f6:	4301      	orrs	r1, r0
 80026f8:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80026fa:	2000      	movs	r0, #0
 80026fc:	e766      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026fe:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002700:	4d71      	ldr	r5, [pc, #452]	@ (80028c8 <HAL_TIM_PWM_ConfigChannel+0x31c>)
  tmpccer = TIMx->CCER;
 8002702:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002704:	6a14      	ldr	r4, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002706:	680f      	ldr	r7, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002708:	402c      	ands	r4, r5
 800270a:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800270c:	6854      	ldr	r4, [r2, #4]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800270e:	4d6c      	ldr	r5, [pc, #432]	@ (80028c0 <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpcr2 =  TIMx->CR2;
 8002710:	46a4      	mov	ip, r4
  tmpccmrx = TIMx->CCMR2;
 8002712:	69d4      	ldr	r4, [r2, #28]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002714:	688e      	ldr	r6, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002716:	402c      	ands	r4, r5
  tmpccmrx |= OC_Config->OCMode;
 8002718:	4327      	orrs	r7, r4
  tmpccer &= ~TIM_CCER_CC3P;
 800271a:	4c6c      	ldr	r4, [pc, #432]	@ (80028cc <HAL_TIM_PWM_ConfigChannel+0x320>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800271c:	0236      	lsls	r6, r6, #8
  tmpccer &= ~TIM_CCER_CC3P;
 800271e:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002720:	4306      	orrs	r6, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002722:	4863      	ldr	r0, [pc, #396]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8002724:	4282      	cmp	r2, r0
 8002726:	d100      	bne.n	800272a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002728:	e08a      	b.n	8002840 <HAL_TIM_PWM_ConfigChannel+0x294>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272a:	4862      	ldr	r0, [pc, #392]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 800272c:	4282      	cmp	r2, r0
 800272e:	d100      	bne.n	8002732 <HAL_TIM_PWM_ConfigChannel+0x186>
 8002730:	e08d      	b.n	800284e <HAL_TIM_PWM_ConfigChannel+0x2a2>
 8002732:	4861      	ldr	r0, [pc, #388]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 8002734:	4282      	cmp	r2, r0
 8002736:	d100      	bne.n	800273a <HAL_TIM_PWM_ConfigChannel+0x18e>
 8002738:	e089      	b.n	800284e <HAL_TIM_PWM_ConfigChannel+0x2a2>
  TIMx->CR2 = tmpcr2;
 800273a:	4660      	mov	r0, ip
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800273c:	2408      	movs	r4, #8
  TIMx->CR2 = tmpcr2;
 800273e:	6050      	str	r0, [r2, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 8002740:	6848      	ldr	r0, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002742:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002744:	63d0      	str	r0, [r2, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8002746:	6216      	str	r6, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002748:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800274a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800274c:	4320      	orrs	r0, r4
 800274e:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002750:	69d0      	ldr	r0, [r2, #28]
 8002752:	3c04      	subs	r4, #4
 8002754:	43a0      	bics	r0, r4
 8002756:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002758:	69d0      	ldr	r0, [r2, #28]
 800275a:	4301      	orrs	r1, r0
 800275c:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800275e:	2000      	movs	r0, #0
 8002760:	e734      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002762:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002764:	4d5a      	ldr	r5, [pc, #360]	@ (80028d0 <HAL_TIM_PWM_ConfigChannel+0x324>)
  tmpccer = TIMx->CCER;
 8002766:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002768:	6a10      	ldr	r0, [r2, #32]
 800276a:	4028      	ands	r0, r5
 800276c:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800276e:	4d55      	ldr	r5, [pc, #340]	@ (80028c4 <HAL_TIM_PWM_ConfigChannel+0x318>)
  tmpcr2 =  TIMx->CR2;
 8002770:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8002772:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002774:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002776:	680d      	ldr	r5, [r1, #0]
 8002778:	022d      	lsls	r5, r5, #8
 800277a:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC4P;
 800277c:	4855      	ldr	r0, [pc, #340]	@ (80028d4 <HAL_TIM_PWM_ConfigChannel+0x328>)
 800277e:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002780:	6888      	ldr	r0, [r1, #8]
 8002782:	0300      	lsls	r0, r0, #12
 8002784:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002786:	4c4a      	ldr	r4, [pc, #296]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 8002788:	42a2      	cmp	r2, r4
 800278a:	d053      	beq.n	8002834 <HAL_TIM_PWM_ConfigChannel+0x288>
 800278c:	4c49      	ldr	r4, [pc, #292]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 800278e:	42a2      	cmp	r2, r4
 8002790:	d050      	beq.n	8002834 <HAL_TIM_PWM_ConfigChannel+0x288>
 8002792:	4c49      	ldr	r4, [pc, #292]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 8002794:	42a2      	cmp	r2, r4
 8002796:	d04d      	beq.n	8002834 <HAL_TIM_PWM_ConfigChannel+0x288>
  TIMx->CCR4 = OC_Config->Pulse;
 8002798:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800279a:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 800279c:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800279e:	6414      	str	r4, [r2, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80027a0:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027a2:	2080      	movs	r0, #128	@ 0x80
 80027a4:	69d4      	ldr	r4, [r2, #28]
 80027a6:	0100      	lsls	r0, r0, #4
 80027a8:	4320      	orrs	r0, r4
 80027aa:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027ac:	69d0      	ldr	r0, [r2, #28]
 80027ae:	4c43      	ldr	r4, [pc, #268]	@ (80028bc <HAL_TIM_PWM_ConfigChannel+0x310>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027b0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027b2:	4020      	ands	r0, r4
 80027b4:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027b6:	69d0      	ldr	r0, [r2, #28]
 80027b8:	0209      	lsls	r1, r1, #8
 80027ba:	4301      	orrs	r1, r0
 80027bc:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80027be:	2000      	movs	r0, #0
 80027c0:	e704      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80027c2:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80027c4:	4d44      	ldr	r5, [pc, #272]	@ (80028d8 <HAL_TIM_PWM_ConfigChannel+0x32c>)
  tmpccer = TIMx->CCER;
 80027c6:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80027c8:	6a10      	ldr	r0, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80027ca:	4e44      	ldr	r6, [pc, #272]	@ (80028dc <HAL_TIM_PWM_ConfigChannel+0x330>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80027cc:	4028      	ands	r0, r5
 80027ce:	6210      	str	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80027d0:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 80027d2:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80027d4:	4030      	ands	r0, r6
  tmpccmrx |= OC_Config->OCMode;
 80027d6:	680e      	ldr	r6, [r1, #0]
 80027d8:	4306      	orrs	r6, r0
  tmpccer &= ~TIM_CCER_CC5P;
 80027da:	4841      	ldr	r0, [pc, #260]	@ (80028e0 <HAL_TIM_PWM_ConfigChannel+0x334>)
 80027dc:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80027de:	6888      	ldr	r0, [r1, #8]
 80027e0:	0400      	lsls	r0, r0, #16
 80027e2:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027e4:	4c32      	ldr	r4, [pc, #200]	@ (80028b0 <HAL_TIM_PWM_ConfigChannel+0x304>)
 80027e6:	42a2      	cmp	r2, r4
 80027e8:	d018      	beq.n	800281c <HAL_TIM_PWM_ConfigChannel+0x270>
 80027ea:	4c32      	ldr	r4, [pc, #200]	@ (80028b4 <HAL_TIM_PWM_ConfigChannel+0x308>)
 80027ec:	42a2      	cmp	r2, r4
 80027ee:	d015      	beq.n	800281c <HAL_TIM_PWM_ConfigChannel+0x270>
 80027f0:	4c31      	ldr	r4, [pc, #196]	@ (80028b8 <HAL_TIM_PWM_ConfigChannel+0x30c>)
 80027f2:	42a2      	cmp	r2, r4
 80027f4:	d012      	beq.n	800281c <HAL_TIM_PWM_ConfigChannel+0x270>
  TIMx->CCR5 = OC_Config->Pulse;
 80027f6:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80027f8:	6055      	str	r5, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80027fa:	6556      	str	r6, [r2, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80027fc:	6594      	str	r4, [r2, #88]	@ 0x58
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80027fe:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8002800:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002802:	6d50      	ldr	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002804:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002806:	4320      	orrs	r0, r4
 8002808:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800280a:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 800280c:	3c04      	subs	r4, #4
 800280e:	43a0      	bics	r0, r4
 8002810:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002812:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 8002814:	4301      	orrs	r1, r0
 8002816:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8002818:	2000      	movs	r0, #0
 800281a:	e6d7      	b.n	80025cc <HAL_TIM_PWM_ConfigChannel+0x20>
    tmpcr2 &= ~TIM_CR2_OIS5;
 800281c:	4c2e      	ldr	r4, [pc, #184]	@ (80028d8 <HAL_TIM_PWM_ConfigChannel+0x32c>)
 800281e:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002820:	694d      	ldr	r5, [r1, #20]
 8002822:	022d      	lsls	r5, r5, #8
 8002824:	4325      	orrs	r5, r4
 8002826:	e7e6      	b.n	80027f6 <HAL_TIM_PWM_ConfigChannel+0x24a>
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002828:	4c2e      	ldr	r4, [pc, #184]	@ (80028e4 <HAL_TIM_PWM_ConfigChannel+0x338>)
 800282a:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800282c:	694e      	ldr	r6, [r1, #20]
 800282e:	02b6      	lsls	r6, r6, #10
 8002830:	4326      	orrs	r6, r4
 8002832:	e6ed      	b.n	8002610 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002834:	4c2c      	ldr	r4, [pc, #176]	@ (80028e8 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8002836:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002838:	694e      	ldr	r6, [r1, #20]
 800283a:	01b6      	lsls	r6, r6, #6
 800283c:	4326      	orrs	r6, r4
 800283e:	e7ab      	b.n	8002798 <HAL_TIM_PWM_ConfigChannel+0x1ec>
    tmpccer &= ~TIM_CCER_CC3NP;
 8002840:	482a      	ldr	r0, [pc, #168]	@ (80028ec <HAL_TIM_PWM_ConfigChannel+0x340>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002842:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002844:	4030      	ands	r0, r6
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002846:	0224      	lsls	r4, r4, #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002848:	4e1c      	ldr	r6, [pc, #112]	@ (80028bc <HAL_TIM_PWM_ConfigChannel+0x310>)
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800284a:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 800284c:	4026      	ands	r6, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800284e:	4660      	mov	r0, ip
 8002850:	4d27      	ldr	r5, [pc, #156]	@ (80028f0 <HAL_TIM_PWM_ConfigChannel+0x344>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002852:	698c      	ldr	r4, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002854:	4028      	ands	r0, r5
 8002856:	0005      	movs	r5, r0
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002858:	6948      	ldr	r0, [r1, #20]
 800285a:	4320      	orrs	r0, r4
 800285c:	0100      	lsls	r0, r0, #4
 800285e:	4328      	orrs	r0, r5
 8002860:	4684      	mov	ip, r0
 8002862:	e76a      	b.n	800273a <HAL_TIM_PWM_ConfigChannel+0x18e>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002864:	2080      	movs	r0, #128	@ 0x80
 8002866:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002868:	68c8      	ldr	r0, [r1, #12]
 800286a:	0100      	lsls	r0, r0, #4
 800286c:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 800286e:	2040      	movs	r0, #64	@ 0x40
 8002870:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002872:	4e20      	ldr	r6, [pc, #128]	@ (80028f4 <HAL_TIM_PWM_ConfigChannel+0x348>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002874:	6948      	ldr	r0, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002876:	403e      	ands	r6, r7
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002878:	698f      	ldr	r7, [r1, #24]
 800287a:	4307      	orrs	r7, r0
 800287c:	00bf      	lsls	r7, r7, #2
 800287e:	4337      	orrs	r7, r6
 8002880:	e728      	b.n	80026d4 <HAL_TIM_PWM_ConfigChannel+0x128>
    tmpccer &= ~TIM_CCER_CC1NP;
 8002882:	2508      	movs	r5, #8
 8002884:	43a8      	bics	r0, r5
    tmpccer |= OC_Config->OCNPolarity;
 8002886:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002888:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800288a:	4328      	orrs	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800288c:	2504      	movs	r5, #4
 800288e:	43a8      	bics	r0, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002890:	4d19      	ldr	r5, [pc, #100]	@ (80028f8 <HAL_TIM_PWM_ConfigChannel+0x34c>)
 8002892:	4035      	ands	r5, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002894:	694e      	ldr	r6, [r1, #20]
 8002896:	433e      	orrs	r6, r7
 8002898:	432e      	orrs	r6, r5
 800289a:	e6ea      	b.n	8002672 <HAL_TIM_PWM_ConfigChannel+0xc6>
  __HAL_LOCK(htim);
 800289c:	2002      	movs	r0, #2
 800289e:	e698      	b.n	80025d2 <HAL_TIM_PWM_ConfigChannel+0x26>
 80028a0:	08003480 	.word	0x08003480
 80028a4:	ffefffff 	.word	0xffefffff
 80028a8:	feff8fff 	.word	0xfeff8fff
 80028ac:	ffdfffff 	.word	0xffdfffff
 80028b0:	40012c00 	.word	0x40012c00
 80028b4:	40014400 	.word	0x40014400
 80028b8:	40014800 	.word	0x40014800
 80028bc:	fffffbff 	.word	0xfffffbff
 80028c0:	fffeff8c 	.word	0xfffeff8c
 80028c4:	feff8cff 	.word	0xfeff8cff
 80028c8:	fffffeff 	.word	0xfffffeff
 80028cc:	fffffdff 	.word	0xfffffdff
 80028d0:	ffffefff 	.word	0xffffefff
 80028d4:	ffffdfff 	.word	0xffffdfff
 80028d8:	fffeffff 	.word	0xfffeffff
 80028dc:	fffeff8f 	.word	0xfffeff8f
 80028e0:	fffdffff 	.word	0xfffdffff
 80028e4:	fffbffff 	.word	0xfffbffff
 80028e8:	ffffbfff 	.word	0xffffbfff
 80028ec:	fffff7ff 	.word	0xfffff7ff
 80028f0:	ffffcfff 	.word	0xffffcfff
 80028f4:	fffff3ff 	.word	0xfffff3ff
 80028f8:	fffffcff 	.word	0xfffffcff

080028fc <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80028fc:	4770      	bx	lr
 80028fe:	46c0      	nop			@ (mov r8, r8)

08002900 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002900:	4770      	bx	lr
 8002902:	46c0      	nop			@ (mov r8, r8)

08002904 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002904:	4770      	bx	lr
 8002906:	46c0      	nop			@ (mov r8, r8)

08002908 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002908:	4770      	bx	lr
 800290a:	46c0      	nop			@ (mov r8, r8)

0800290c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800290c:	4770      	bx	lr
 800290e:	46c0      	nop			@ (mov r8, r8)

08002910 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002910:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8002912:	6803      	ldr	r3, [r0, #0]
{
 8002914:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002916:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002918:	691d      	ldr	r5, [r3, #16]
{
 800291a:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800291c:	422a      	tst	r2, r5
 800291e:	d001      	beq.n	8002924 <HAL_TIM_IRQHandler+0x14>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002920:	4232      	tst	r2, r6
 8002922:	d15c      	bne.n	80029de <HAL_TIM_IRQHandler+0xce>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002924:	2304      	movs	r3, #4
 8002926:	422b      	tst	r3, r5
 8002928:	d001      	beq.n	800292e <HAL_TIM_IRQHandler+0x1e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800292a:	4233      	tst	r3, r6
 800292c:	d143      	bne.n	80029b6 <HAL_TIM_IRQHandler+0xa6>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800292e:	2308      	movs	r3, #8
 8002930:	422b      	tst	r3, r5
 8002932:	d001      	beq.n	8002938 <HAL_TIM_IRQHandler+0x28>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002934:	4233      	tst	r3, r6
 8002936:	d12c      	bne.n	8002992 <HAL_TIM_IRQHandler+0x82>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002938:	2310      	movs	r3, #16
 800293a:	422b      	tst	r3, r5
 800293c:	d001      	beq.n	8002942 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800293e:	4233      	tst	r3, r6
 8002940:	d116      	bne.n	8002970 <HAL_TIM_IRQHandler+0x60>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002942:	2301      	movs	r3, #1
 8002944:	422b      	tst	r3, r5
 8002946:	d001      	beq.n	800294c <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002948:	4233      	tst	r3, r6
 800294a:	d167      	bne.n	8002a1c <HAL_TIM_IRQHandler+0x10c>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800294c:	2382      	movs	r3, #130	@ 0x82
 800294e:	019b      	lsls	r3, r3, #6
 8002950:	421d      	tst	r5, r3
 8002952:	d050      	beq.n	80029f6 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002954:	0633      	lsls	r3, r6, #24
 8002956:	d469      	bmi.n	8002a2c <HAL_TIM_IRQHandler+0x11c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002958:	2340      	movs	r3, #64	@ 0x40
 800295a:	422b      	tst	r3, r5
 800295c:	d002      	beq.n	8002964 <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800295e:	4233      	tst	r3, r6
 8002960:	d000      	beq.n	8002964 <HAL_TIM_IRQHandler+0x54>
 8002962:	e06d      	b.n	8002a40 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002964:	2320      	movs	r3, #32
 8002966:	422b      	tst	r3, r5
 8002968:	d001      	beq.n	800296e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800296a:	4233      	tst	r3, r6
 800296c:	d14e      	bne.n	8002a0c <HAL_TIM_IRQHandler+0xfc>
}
 800296e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002970:	2211      	movs	r2, #17
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	4252      	negs	r2, r2
 8002976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002978:	3219      	adds	r2, #25
 800297a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800297c:	69da      	ldr	r2, [r3, #28]
 800297e:	23c0      	movs	r3, #192	@ 0xc0
 8002980:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002982:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002984:	421a      	tst	r2, r3
 8002986:	d06f      	beq.n	8002a68 <HAL_TIM_IRQHandler+0x158>
        HAL_TIM_IC_CaptureCallback(htim);
 8002988:	f7ff ffbc 	bl	8002904 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298c:	2300      	movs	r3, #0
 800298e:	7723      	strb	r3, [r4, #28]
 8002990:	e7d7      	b.n	8002942 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002992:	2209      	movs	r2, #9
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	4252      	negs	r2, r2
 8002998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800299a:	320d      	adds	r2, #13
 800299c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800299e:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80029a0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029a2:	079b      	lsls	r3, r3, #30
 80029a4:	d15d      	bne.n	8002a62 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a6:	f7ff ffab 	bl	8002900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029aa:	0020      	movs	r0, r4
 80029ac:	f7ff ffac 	bl	8002908 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b0:	2300      	movs	r3, #0
 80029b2:	7723      	strb	r3, [r4, #28]
 80029b4:	e7c0      	b.n	8002938 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029b6:	2205      	movs	r2, #5
 80029b8:	6823      	ldr	r3, [r4, #0]
 80029ba:	4252      	negs	r2, r2
 80029bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029be:	3207      	adds	r2, #7
 80029c0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029c2:	699a      	ldr	r2, [r3, #24]
 80029c4:	23c0      	movs	r3, #192	@ 0xc0
 80029c6:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80029c8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029ca:	421a      	tst	r2, r3
 80029cc:	d146      	bne.n	8002a5c <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	f7ff ff97 	bl	8002900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d2:	0020      	movs	r0, r4
 80029d4:	f7ff ff98 	bl	8002908 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029d8:	2300      	movs	r3, #0
 80029da:	7723      	strb	r3, [r4, #28]
 80029dc:	e7a7      	b.n	800292e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029de:	3a05      	subs	r2, #5
 80029e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029e2:	3204      	adds	r2, #4
 80029e4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	079b      	lsls	r3, r3, #30
 80029ea:	d031      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_IC_CaptureCallback(htim);
 80029ec:	f7ff ff8a 	bl	8002904 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f0:	2300      	movs	r3, #0
 80029f2:	7723      	strb	r3, [r4, #28]
 80029f4:	e796      	b.n	8002924 <HAL_TIM_IRQHandler+0x14>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80029f6:	05eb      	lsls	r3, r5, #23
 80029f8:	d5ae      	bpl.n	8002958 <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029fa:	0633      	lsls	r3, r6, #24
 80029fc:	d5ac      	bpl.n	8002958 <HAL_TIM_IRQHandler+0x48>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	4a1c      	ldr	r2, [pc, #112]	@ (8002a74 <HAL_TIM_IRQHandler+0x164>)
      HAL_TIMEx_Break2Callback(htim);
 8002a02:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a04:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002a06:	f000 f90d 	bl	8002c24 <HAL_TIMEx_Break2Callback>
 8002a0a:	e7a5      	b.n	8002958 <HAL_TIM_IRQHandler+0x48>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a0c:	2221      	movs	r2, #33	@ 0x21
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8002a12:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a14:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002a16:	f000 f901 	bl	8002c1c <HAL_TIMEx_CommutCallback>
}
 8002a1a:	e7a8      	b.n	800296e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a22:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a24:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a26:	f7ff ff69 	bl	80028fc <HAL_TIM_PeriodElapsedCallback>
 8002a2a:	e78f      	b.n	800294c <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <HAL_TIM_IRQHandler+0x168>)
      HAL_TIMEx_BreakCallback(htim);
 8002a30:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002a32:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002a34:	f000 f8f4 	bl	8002c20 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002a38:	05eb      	lsls	r3, r5, #23
 8002a3a:	d400      	bmi.n	8002a3e <HAL_TIM_IRQHandler+0x12e>
 8002a3c:	e78c      	b.n	8002958 <HAL_TIM_IRQHandler+0x48>
 8002a3e:	e7de      	b.n	80029fe <HAL_TIM_IRQHandler+0xee>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a40:	2241      	movs	r2, #65	@ 0x41
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8002a46:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a48:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002a4a:	f7ff ff5f 	bl	800290c <HAL_TIM_TriggerCallback>
 8002a4e:	e789      	b.n	8002964 <HAL_TIM_IRQHandler+0x54>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a50:	f7ff ff56 	bl	8002900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a54:	0020      	movs	r0, r4
 8002a56:	f7ff ff57 	bl	8002908 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a5a:	e7c9      	b.n	80029f0 <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5c:	f7ff ff52 	bl	8002904 <HAL_TIM_IC_CaptureCallback>
 8002a60:	e7ba      	b.n	80029d8 <HAL_TIM_IRQHandler+0xc8>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a62:	f7ff ff4f 	bl	8002904 <HAL_TIM_IC_CaptureCallback>
 8002a66:	e7a3      	b.n	80029b0 <HAL_TIM_IRQHandler+0xa0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a68:	f7ff ff4a 	bl	8002900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6c:	0020      	movs	r0, r4
 8002a6e:	f7ff ff4b 	bl	8002908 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a72:	e78b      	b.n	800298c <HAL_TIM_IRQHandler+0x7c>
 8002a74:	fffffeff 	.word	0xfffffeff
 8002a78:	ffffdf7f 	.word	0xffffdf7f

08002a7c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a7c:	233c      	movs	r3, #60	@ 0x3c
{
 8002a7e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002a80:	5cc3      	ldrb	r3, [r0, r3]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d02a      	beq.n	8002adc <HAL_TIMEx_MasterConfigSynchronization+0x60>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a86:	233d      	movs	r3, #61	@ 0x3d
 8002a88:	2202      	movs	r2, #2
 8002a8a:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a8c:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a8e:	4e14      	ldr	r6, [pc, #80]	@ (8002ae0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
  tmpcr2 = htim->Instance->CR2;
 8002a90:	685a      	ldr	r2, [r3, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a92:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002a94:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a96:	42b3      	cmp	r3, r6
 8002a98:	d017      	beq.n	8002aca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a9a:	2670      	movs	r6, #112	@ 0x70
 8002a9c:	43b2      	bics	r2, r6
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a9e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aa2:	2280      	movs	r2, #128	@ 0x80
 8002aa4:	05d2      	lsls	r2, r2, #23
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d002      	beq.n	8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8002aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d104      	bne.n	8002aba <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ab0:	2280      	movs	r2, #128	@ 0x80
 8002ab2:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ab4:	688a      	ldr	r2, [r1, #8]
 8002ab6:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ab8:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002aba:	233d      	movs	r3, #61	@ 0x3d
 8002abc:	2201      	movs	r2, #1
 8002abe:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002ac6:	2000      	movs	r0, #0
}
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002aca:	4e07      	ldr	r6, [pc, #28]	@ (8002ae8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8002acc:	4032      	ands	r2, r6
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ace:	684e      	ldr	r6, [r1, #4]
 8002ad0:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad2:	2670      	movs	r6, #112	@ 0x70
 8002ad4:	43b2      	bics	r2, r6
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ad6:	4315      	orrs	r5, r2
  htim->Instance->CR2 = tmpcr2;
 8002ad8:	605d      	str	r5, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ada:	e7e9      	b.n	8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  __HAL_LOCK(htim);
 8002adc:	2002      	movs	r0, #2
 8002ade:	e7f3      	b.n	8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002ae0:	40012c00 	.word	0x40012c00
 8002ae4:	40000400 	.word	0x40000400
 8002ae8:	ff0fffff 	.word	0xff0fffff

08002aec <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aec:	233c      	movs	r3, #60	@ 0x3c
{
 8002aee:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002af0:	5cc3      	ldrb	r3, [r0, r3]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d03d      	beq.n	8002b72 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002af6:	4a20      	ldr	r2, [pc, #128]	@ (8002b78 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8002af8:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002afa:	6804      	ldr	r4, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002afc:	4013      	ands	r3, r2
 8002afe:	688a      	ldr	r2, [r1, #8]
 8002b00:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002b02:	4a1e      	ldr	r2, [pc, #120]	@ (8002b7c <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	684a      	ldr	r2, [r1, #4]
 8002b08:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8002b80 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	680a      	ldr	r2, [r1, #0]
 8002b10:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002b12:	4a1c      	ldr	r2, [pc, #112]	@ (8002b84 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	690a      	ldr	r2, [r1, #16]
 8002b18:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002b88 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	694a      	ldr	r2, [r1, #20]
 8002b20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002b22:	4a1a      	ldr	r2, [pc, #104]	@ (8002b8c <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002b28:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002b2a:	4a19      	ldr	r2, [pc, #100]	@ (8002b90 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	698a      	ldr	r2, [r1, #24]
 8002b30:	0412      	lsls	r2, r2, #16
 8002b32:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002b34:	4a17      	ldr	r2, [pc, #92]	@ (8002b94 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002b36:	4013      	ands	r3, r2
 8002b38:	69ca      	ldr	r2, [r1, #28]
 8002b3a:	4313      	orrs	r3, r2
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002b3c:	4a16      	ldr	r2, [pc, #88]	@ (8002b98 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002b3e:	4294      	cmp	r4, r2
 8002b40:	d005      	beq.n	8002b4e <HAL_TIMEx_ConfigBreakDeadTime+0x62>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002b42:	6463      	str	r3, [r4, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002b44:	2200      	movs	r2, #0
 8002b46:	233c      	movs	r3, #60	@ 0x3c
 8002b48:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002b4a:	2000      	movs	r0, #0
}
 8002b4c:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002b4e:	4a13      	ldr	r2, [pc, #76]	@ (8002b9c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002b54:	0512      	lsls	r2, r2, #20
 8002b56:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002b58:	4b11      	ldr	r3, [pc, #68]	@ (8002ba0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	6a0b      	ldr	r3, [r1, #32]
 8002b5e:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002b60:	4b10      	ldr	r3, [pc, #64]	@ (8002ba4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002b62:	401a      	ands	r2, r3
 8002b64:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8002b66:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002b68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	e7e7      	b.n	8002b42 <HAL_TIMEx_ConfigBreakDeadTime+0x56>
  __HAL_LOCK(htim);
 8002b72:	2002      	movs	r0, #2
 8002b74:	e7ea      	b.n	8002b4c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	fffffcff 	.word	0xfffffcff
 8002b7c:	fffffbff 	.word	0xfffffbff
 8002b80:	fffff7ff 	.word	0xfffff7ff
 8002b84:	ffffefff 	.word	0xffffefff
 8002b88:	ffffdfff 	.word	0xffffdfff
 8002b8c:	ffffbfff 	.word	0xffffbfff
 8002b90:	fff0ffff 	.word	0xfff0ffff
 8002b94:	efffffff 	.word	0xefffffff
 8002b98:	40012c00 	.word	0x40012c00
 8002b9c:	ff0fffff 	.word	0xff0fffff
 8002ba0:	feffffff 	.word	0xfeffffff
 8002ba4:	fdffffff 	.word	0xfdffffff
 8002ba8:	dfffffff 	.word	0xdfffffff

08002bac <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8002bac:	0003      	movs	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bae:	203c      	movs	r0, #60	@ 0x3c
 8002bb0:	5c18      	ldrb	r0, [r3, r0]
{
 8002bb2:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002bb4:	2801      	cmp	r0, #1
 8002bb6:	d02e      	beq.n	8002c16 <HAL_TIMEx_ConfigBreakInput+0x6a>

  switch (sBreakInputConfig->Source)
 8002bb8:	6810      	ldr	r0, [r2, #0]
 8002bba:	2801      	cmp	r0, #1
 8002bbc:	d019      	beq.n	8002bf2 <HAL_TIMEx_ConfigBreakInput+0x46>
    default:
    {
      bkin_enable_mask = 0U;
      bkin_polarity_mask = 0U;
      bkin_enable_bitpos = 0U;
      bkin_polarity_bitpos = 0U;
 8002bbe:	2600      	movs	r6, #0
      bkin_polarity_mask = 0U;
 8002bc0:	2400      	movs	r4, #0
      bkin_enable_mask = 0U;
 8002bc2:	2000      	movs	r0, #0
      break;
    }
  }

  switch (BreakInput)
 8002bc4:	2901      	cmp	r1, #1
 8002bc6:	d019      	beq.n	8002bfc <HAL_TIMEx_ConfigBreakInput+0x50>
 8002bc8:	2902      	cmp	r1, #2
 8002bca:	d001      	beq.n	8002bd0 <HAL_TIMEx_ConfigBreakInput+0x24>
 8002bcc:	2001      	movs	r0, #1
 8002bce:	e00c      	b.n	8002bea <HAL_TIMEx_ConfigBreakInput+0x3e>
      break;
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8002bd0:	6855      	ldr	r5, [r2, #4]
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002bd2:	6892      	ldr	r2, [r2, #8]
      tmporx = htim->Instance->AF2;
 8002bd4:	6819      	ldr	r1, [r3, #0]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002bd6:	40b2      	lsls	r2, r6
      tmporx = htim->Instance->AF2;
 8002bd8:	6e4f      	ldr	r7, [r1, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8002bda:	407d      	eors	r5, r7
 8002bdc:	4028      	ands	r0, r5
 8002bde:	4078      	eors	r0, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002be0:	4042      	eors	r2, r0
 8002be2:	4014      	ands	r4, r2
 8002be4:	4044      	eors	r4, r0

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8002be6:	664c      	str	r4, [r1, #100]	@ 0x64
  HAL_StatusTypeDef status = HAL_OK;
 8002be8:	2000      	movs	r0, #0
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8002bea:	223c      	movs	r2, #60	@ 0x3c
 8002bec:	2100      	movs	r1, #0
 8002bee:	5499      	strb	r1, [r3, r2]

  return status;
}
 8002bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8002bf2:	2480      	movs	r4, #128	@ 0x80
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8002bf4:	2609      	movs	r6, #9
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8002bf6:	00a4      	lsls	r4, r4, #2
  switch (BreakInput)
 8002bf8:	2901      	cmp	r1, #1
 8002bfa:	d1e5      	bne.n	8002bc8 <HAL_TIMEx_ConfigBreakInput+0x1c>
      tmporx = htim->Instance->AF1;
 8002bfc:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002bfe:	6892      	ldr	r2, [r2, #8]
      tmporx = htim->Instance->AF1;
 8002c00:	681d      	ldr	r5, [r3, #0]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002c02:	40b2      	lsls	r2, r6
      tmporx = htim->Instance->AF1;
 8002c04:	6e2f      	ldr	r7, [r5, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8002c06:	4079      	eors	r1, r7
 8002c08:	4001      	ands	r1, r0
 8002c0a:	4079      	eors	r1, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8002c0c:	404a      	eors	r2, r1
 8002c0e:	4022      	ands	r2, r4
 8002c10:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8002c12:	662a      	str	r2, [r5, #96]	@ 0x60
      break;
 8002c14:	e7e8      	b.n	8002be8 <HAL_TIMEx_ConfigBreakInput+0x3c>
  __HAL_LOCK(htim);
 8002c16:	2002      	movs	r0, #2
 8002c18:	e7ea      	b.n	8002bf0 <HAL_TIMEx_ConfigBreakInput+0x44>
 8002c1a:	46c0      	nop			@ (mov r8, r8)

08002c1c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8002c1c:	4770      	bx	lr
 8002c1e:	46c0      	nop			@ (mov r8, r8)

08002c20 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8002c20:	4770      	bx	lr
 8002c22:	46c0      	nop			@ (mov r8, r8)

08002c24 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8002c24:	4770      	bx	lr
 8002c26:	46c0      	nop			@ (mov r8, r8)

08002c28 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c28:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8002c2a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c2c:	071a      	lsls	r2, r3, #28
 8002c2e:	d506      	bpl.n	8002c3e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c30:	6801      	ldr	r1, [r0, #0]
 8002c32:	4c28      	ldr	r4, [pc, #160]	@ (8002cd4 <UART_AdvFeatureConfig+0xac>)
 8002c34:	684a      	ldr	r2, [r1, #4]
 8002c36:	4022      	ands	r2, r4
 8002c38:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8002c3a:	4322      	orrs	r2, r4
 8002c3c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c3e:	07da      	lsls	r2, r3, #31
 8002c40:	d506      	bpl.n	8002c50 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c42:	6801      	ldr	r1, [r0, #0]
 8002c44:	4c24      	ldr	r4, [pc, #144]	@ (8002cd8 <UART_AdvFeatureConfig+0xb0>)
 8002c46:	684a      	ldr	r2, [r1, #4]
 8002c48:	4022      	ands	r2, r4
 8002c4a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8002c4c:	4322      	orrs	r2, r4
 8002c4e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c50:	079a      	lsls	r2, r3, #30
 8002c52:	d506      	bpl.n	8002c62 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c54:	6801      	ldr	r1, [r0, #0]
 8002c56:	4c21      	ldr	r4, [pc, #132]	@ (8002cdc <UART_AdvFeatureConfig+0xb4>)
 8002c58:	684a      	ldr	r2, [r1, #4]
 8002c5a:	4022      	ands	r2, r4
 8002c5c:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8002c5e:	4322      	orrs	r2, r4
 8002c60:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c62:	075a      	lsls	r2, r3, #29
 8002c64:	d506      	bpl.n	8002c74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c66:	6801      	ldr	r1, [r0, #0]
 8002c68:	4c1d      	ldr	r4, [pc, #116]	@ (8002ce0 <UART_AdvFeatureConfig+0xb8>)
 8002c6a:	684a      	ldr	r2, [r1, #4]
 8002c6c:	4022      	ands	r2, r4
 8002c6e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8002c70:	4322      	orrs	r2, r4
 8002c72:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c74:	06da      	lsls	r2, r3, #27
 8002c76:	d506      	bpl.n	8002c86 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c78:	6801      	ldr	r1, [r0, #0]
 8002c7a:	4c1a      	ldr	r4, [pc, #104]	@ (8002ce4 <UART_AdvFeatureConfig+0xbc>)
 8002c7c:	688a      	ldr	r2, [r1, #8]
 8002c7e:	4022      	ands	r2, r4
 8002c80:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8002c82:	4322      	orrs	r2, r4
 8002c84:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c86:	069a      	lsls	r2, r3, #26
 8002c88:	d506      	bpl.n	8002c98 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c8a:	6801      	ldr	r1, [r0, #0]
 8002c8c:	4c16      	ldr	r4, [pc, #88]	@ (8002ce8 <UART_AdvFeatureConfig+0xc0>)
 8002c8e:	688a      	ldr	r2, [r1, #8]
 8002c90:	4022      	ands	r2, r4
 8002c92:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002c94:	4322      	orrs	r2, r4
 8002c96:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c98:	065a      	lsls	r2, r3, #25
 8002c9a:	d50a      	bpl.n	8002cb2 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c9c:	6801      	ldr	r1, [r0, #0]
 8002c9e:	4d13      	ldr	r5, [pc, #76]	@ (8002cec <UART_AdvFeatureConfig+0xc4>)
 8002ca0:	684a      	ldr	r2, [r1, #4]
 8002ca2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8002ca4:	402a      	ands	r2, r5
 8002ca6:	4322      	orrs	r2, r4
 8002ca8:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002caa:	2280      	movs	r2, #128	@ 0x80
 8002cac:	0352      	lsls	r2, r2, #13
 8002cae:	4294      	cmp	r4, r2
 8002cb0:	d009      	beq.n	8002cc6 <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cb2:	061b      	lsls	r3, r3, #24
 8002cb4:	d506      	bpl.n	8002cc4 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cb6:	6802      	ldr	r2, [r0, #0]
 8002cb8:	490d      	ldr	r1, [pc, #52]	@ (8002cf0 <UART_AdvFeatureConfig+0xc8>)
 8002cba:	6853      	ldr	r3, [r2, #4]
 8002cbc:	400b      	ands	r3, r1
 8002cbe:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	6053      	str	r3, [r2, #4]
  }
}
 8002cc4:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cc6:	684a      	ldr	r2, [r1, #4]
 8002cc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002cf4 <UART_AdvFeatureConfig+0xcc>)
 8002cca:	4022      	ands	r2, r4
 8002ccc:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8002cce:	4322      	orrs	r2, r4
 8002cd0:	604a      	str	r2, [r1, #4]
 8002cd2:	e7ee      	b.n	8002cb2 <UART_AdvFeatureConfig+0x8a>
 8002cd4:	ffff7fff 	.word	0xffff7fff
 8002cd8:	fffdffff 	.word	0xfffdffff
 8002cdc:	fffeffff 	.word	0xfffeffff
 8002ce0:	fffbffff 	.word	0xfffbffff
 8002ce4:	ffffefff 	.word	0xffffefff
 8002ce8:	ffffdfff 	.word	0xffffdfff
 8002cec:	ffefffff 	.word	0xffefffff
 8002cf0:	fff7ffff 	.word	0xfff7ffff
 8002cf4:	ff9fffff 	.word	0xff9fffff

08002cf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfa:	2390      	movs	r3, #144	@ 0x90
 8002cfc:	2200      	movs	r2, #0
{
 8002cfe:	46c6      	mov	lr, r8
 8002d00:	0004      	movs	r4, r0
 8002d02:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d04:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d06:	f7fe f98b 	bl	8001020 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d0a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002d0c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	0712      	lsls	r2, r2, #28
 8002d12:	d411      	bmi.n	8002d38 <UART_CheckIdleState+0x40>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	0752      	lsls	r2, r2, #29
 8002d18:	d43e      	bmi.n	8002d98 <UART_CheckIdleState+0xa0>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	2288      	movs	r2, #136	@ 0x88
 8002d1e:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002d20:	3204      	adds	r2, #4
 8002d22:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d24:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8002d26:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d28:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d2a:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8002d2c:	2384      	movs	r3, #132	@ 0x84
 8002d2e:	2200      	movs	r2, #0
 8002d30:	54e2      	strb	r2, [r4, r3]
}
 8002d32:	bc80      	pop	{r7}
 8002d34:	46b8      	mov	r8, r7
 8002d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d38:	69da      	ldr	r2, [r3, #28]
 8002d3a:	0292      	lsls	r2, r2, #10
 8002d3c:	d4ea      	bmi.n	8002d14 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3e:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d40:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d42:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d44:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d46:	04b6      	lsls	r6, r6, #18
 8002d48:	e010      	b.n	8002d6c <UART_CheckIdleState+0x74>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4217      	tst	r7, r2
 8002d50:	d009      	beq.n	8002d66 <UART_CheckIdleState+0x6e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d52:	4641      	mov	r1, r8
 8002d54:	69da      	ldr	r2, [r3, #28]
 8002d56:	4211      	tst	r1, r2
 8002d58:	d159      	bne.n	8002e0e <UART_CheckIdleState+0x116>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d5a:	2280      	movs	r2, #128	@ 0x80
 8002d5c:	69d9      	ldr	r1, [r3, #28]
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	4211      	tst	r1, r2
 8002d62:	d000      	beq.n	8002d66 <UART_CheckIdleState+0x6e>
 8002d64:	e085      	b.n	8002e72 <UART_CheckIdleState+0x17a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d66:	69da      	ldr	r2, [r3, #28]
 8002d68:	0292      	lsls	r2, r2, #10
 8002d6a:	d4d3      	bmi.n	8002d14 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6c:	f7fe f958 	bl	8001020 <HAL_GetTick>
 8002d70:	1b40      	subs	r0, r0, r5
 8002d72:	42b0      	cmp	r0, r6
 8002d74:	d3e9      	bcc.n	8002d4a <UART_CheckIdleState+0x52>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d76:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d80:	2080      	movs	r0, #128	@ 0x80
 8002d82:	6822      	ldr	r2, [r4, #0]
 8002d84:	6813      	ldr	r3, [r2, #0]
 8002d86:	4383      	bics	r3, r0
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8002d8e:	2388      	movs	r3, #136	@ 0x88
 8002d90:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8002d92:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8002d94:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8002d96:	e7c9      	b.n	8002d2c <UART_CheckIdleState+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	025b      	lsls	r3, r3, #9
 8002d9c:	d4bd      	bmi.n	8002d1a <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9e:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002da0:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002da2:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002da4:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da6:	04b6      	lsls	r6, r6, #18
 8002da8:	e011      	b.n	8002dce <UART_CheckIdleState+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002daa:	6823      	ldr	r3, [r4, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4217      	tst	r7, r2
 8002db0:	d00a      	beq.n	8002dc8 <UART_CheckIdleState+0xd0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002db2:	4641      	mov	r1, r8
 8002db4:	69da      	ldr	r2, [r3, #28]
 8002db6:	4211      	tst	r1, r2
 8002db8:	d000      	beq.n	8002dbc <UART_CheckIdleState+0xc4>
 8002dba:	e08b      	b.n	8002ed4 <UART_CheckIdleState+0x1dc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002dbc:	2280      	movs	r2, #128	@ 0x80
 8002dbe:	69d9      	ldr	r1, [r3, #28]
 8002dc0:	0112      	lsls	r2, r2, #4
 8002dc2:	4211      	tst	r1, r2
 8002dc4:	d000      	beq.n	8002dc8 <UART_CheckIdleState+0xd0>
 8002dc6:	e0b7      	b.n	8002f38 <UART_CheckIdleState+0x240>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	025b      	lsls	r3, r3, #9
 8002dcc:	d4a5      	bmi.n	8002d1a <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dce:	f7fe f927 	bl	8001020 <HAL_GetTick>
 8002dd2:	1b40      	subs	r0, r0, r5
 8002dd4:	42b0      	cmp	r0, r6
 8002dd6:	d3e8      	bcc.n	8002daa <UART_CheckIdleState+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dd8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002de2:	6821      	ldr	r1, [r4, #0]
 8002de4:	4d6d      	ldr	r5, [pc, #436]	@ (8002f9c <UART_CheckIdleState+0x2a4>)
 8002de6:	680b      	ldr	r3, [r1, #0]
 8002de8:	402b      	ands	r3, r5
 8002dea:	600b      	str	r3, [r1, #0]
 8002dec:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002df0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002df8:	6821      	ldr	r1, [r4, #0]
 8002dfa:	688b      	ldr	r3, [r1, #8]
 8002dfc:	4393      	bics	r3, r2
 8002dfe:	608b      	str	r3, [r1, #8]
 8002e00:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002e04:	238c      	movs	r3, #140	@ 0x8c
 8002e06:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8002e08:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8002e0a:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8002e0c:	e78e      	b.n	8002d2c <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e0e:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e10:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e14:	2201      	movs	r2, #1
 8002e16:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e1a:	6821      	ldr	r1, [r4, #0]
 8002e1c:	4d5f      	ldr	r5, [pc, #380]	@ (8002f9c <UART_CheckIdleState+0x2a4>)
 8002e1e:	680b      	ldr	r3, [r1, #0]
 8002e20:	402b      	ands	r3, r5
 8002e22:	600b      	str	r3, [r1, #0]
 8002e24:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e28:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e30:	6822      	ldr	r2, [r4, #0]
 8002e32:	485b      	ldr	r0, [pc, #364]	@ (8002fa0 <UART_CheckIdleState+0x2a8>)
 8002e34:	6893      	ldr	r3, [r2, #8]
 8002e36:	4003      	ands	r3, r0
 8002e38:	6093      	str	r3, [r2, #8]
 8002e3a:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e3e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d10a      	bne.n	8002e5a <UART_CheckIdleState+0x162>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e44:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e48:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e4c:	2010      	movs	r0, #16
 8002e4e:	6822      	ldr	r2, [r4, #0]
 8002e50:	6813      	ldr	r3, [r2, #0]
 8002e52:	4383      	bics	r3, r0
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e5a:	238c      	movs	r3, #140	@ 0x8c
 8002e5c:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e5e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8002e60:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e62:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e64:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e66:	66e3      	str	r3, [r4, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e68:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e6a:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8002e6c:	3a0c      	subs	r2, #12
 8002e6e:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8002e70:	e781      	b.n	8002d76 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e72:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e74:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e7e:	6821      	ldr	r1, [r4, #0]
 8002e80:	4d46      	ldr	r5, [pc, #280]	@ (8002f9c <UART_CheckIdleState+0x2a4>)
 8002e82:	680b      	ldr	r3, [r1, #0]
 8002e84:	402b      	ands	r3, r5
 8002e86:	600b      	str	r3, [r1, #0]
 8002e88:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e90:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e94:	6822      	ldr	r2, [r4, #0]
 8002e96:	4842      	ldr	r0, [pc, #264]	@ (8002fa0 <UART_CheckIdleState+0x2a8>)
 8002e98:	6893      	ldr	r3, [r2, #8]
 8002e9a:	4003      	ands	r3, r0
 8002e9c:	6093      	str	r3, [r2, #8]
 8002e9e:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ea2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d10a      	bne.n	8002ebe <UART_CheckIdleState+0x1c6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ea8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eac:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eb0:	2010      	movs	r0, #16
 8002eb2:	6822      	ldr	r2, [r4, #0]
 8002eb4:	6813      	ldr	r3, [r2, #0]
 8002eb6:	4383      	bics	r3, r0
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ec2:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8002ec4:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8002eca:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ecc:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8002ece:	3264      	adds	r2, #100	@ 0x64
 8002ed0:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8002ed2:	e750      	b.n	8002d76 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ed4:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ed6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eda:	2201      	movs	r2, #1
 8002edc:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002ee0:	6821      	ldr	r1, [r4, #0]
 8002ee2:	4d2e      	ldr	r5, [pc, #184]	@ (8002f9c <UART_CheckIdleState+0x2a4>)
 8002ee4:	680b      	ldr	r3, [r1, #0]
 8002ee6:	402b      	ands	r3, r5
 8002ee8:	600b      	str	r3, [r1, #0]
 8002eea:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eee:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002ef6:	6822      	ldr	r2, [r4, #0]
 8002ef8:	4829      	ldr	r0, [pc, #164]	@ (8002fa0 <UART_CheckIdleState+0x2a8>)
 8002efa:	6893      	ldr	r3, [r2, #8]
 8002efc:	4003      	ands	r3, r0
 8002efe:	6093      	str	r3, [r2, #8]
 8002f00:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f04:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10a      	bne.n	8002f20 <UART_CheckIdleState+0x228>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f12:	2010      	movs	r0, #16
 8002f14:	6822      	ldr	r2, [r4, #0]
 8002f16:	6813      	ldr	r3, [r2, #0]
 8002f18:	4383      	bics	r3, r0
 8002f1a:	6013      	str	r3, [r2, #0]
 8002f1c:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8002f20:	238c      	movs	r3, #140	@ 0x8c
 8002f22:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f24:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8002f26:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f28:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f2a:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f2c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8002f2e:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f30:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8002f32:	3a0c      	subs	r2, #12
 8002f34:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8002f36:	e74f      	b.n	8002dd8 <UART_CheckIdleState+0xe0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f38:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f3a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f44:	6821      	ldr	r1, [r4, #0]
 8002f46:	4d15      	ldr	r5, [pc, #84]	@ (8002f9c <UART_CheckIdleState+0x2a4>)
 8002f48:	680b      	ldr	r3, [r1, #0]
 8002f4a:	402b      	ands	r3, r5
 8002f4c:	600b      	str	r3, [r1, #0]
 8002f4e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f52:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f56:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f5a:	6822      	ldr	r2, [r4, #0]
 8002f5c:	4810      	ldr	r0, [pc, #64]	@ (8002fa0 <UART_CheckIdleState+0x2a8>)
 8002f5e:	6893      	ldr	r3, [r2, #8]
 8002f60:	4003      	ands	r3, r0
 8002f62:	6093      	str	r3, [r2, #8]
 8002f64:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f68:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d10a      	bne.n	8002f84 <UART_CheckIdleState+0x28c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f6e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f72:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f76:	2010      	movs	r0, #16
 8002f78:	6822      	ldr	r2, [r4, #0]
 8002f7a:	6813      	ldr	r3, [r2, #0]
 8002f7c:	4383      	bics	r3, r0
 8002f7e:	6013      	str	r3, [r2, #0]
 8002f80:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8002f84:	2220      	movs	r2, #32
 8002f86:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f88:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8002f90:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f92:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8002f94:	3264      	adds	r2, #100	@ 0x64
 8002f96:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8002f98:	e71e      	b.n	8002dd8 <UART_CheckIdleState+0xe0>
 8002f9a:	46c0      	nop			@ (mov r8, r8)
 8002f9c:	fffffedf 	.word	0xfffffedf
 8002fa0:	effffffe 	.word	0xeffffffe

08002fa4 <HAL_UART_Init>:
{
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002fa8:	d03f      	beq.n	800302a <HAL_UART_Init+0x86>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002faa:	2388      	movs	r3, #136	@ 0x88
 8002fac:	58c3      	ldr	r3, [r0, r3]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d100      	bne.n	8002fb4 <HAL_UART_Init+0x10>
 8002fb2:	e07d      	b.n	80030b0 <HAL_UART_Init+0x10c>
  huart->gState = HAL_UART_STATE_BUSY;
 8002fb4:	2388      	movs	r3, #136	@ 0x88
 8002fb6:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002fb8:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002fba:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8002fbc:	682b      	ldr	r3, [r5, #0]
 8002fbe:	3a23      	subs	r2, #35	@ 0x23
 8002fc0:	4393      	bics	r3, r2
 8002fc2:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fc4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d000      	beq.n	8002fcc <HAL_UART_Init+0x28>
 8002fca:	e06d      	b.n	80030a8 <HAL_UART_Init+0x104>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fcc:	6921      	ldr	r1, [r4, #16]
 8002fce:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fd0:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fd2:	430b      	orrs	r3, r1
 8002fd4:	6961      	ldr	r1, [r4, #20]
 8002fd6:	69e0      	ldr	r0, [r4, #28]
 8002fd8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fda:	4987      	ldr	r1, [pc, #540]	@ (80031f8 <HAL_UART_Init+0x254>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fdc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fde:	400a      	ands	r2, r1
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fe4:	686b      	ldr	r3, [r5, #4]
 8002fe6:	4a85      	ldr	r2, [pc, #532]	@ (80031fc <HAL_UART_Init+0x258>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fe8:	4985      	ldr	r1, [pc, #532]	@ (8003200 <HAL_UART_Init+0x25c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fea:	4013      	ands	r3, r2
 8002fec:	68e2      	ldr	r2, [r4, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ff2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ff4:	69a3      	ldr	r3, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ff6:	428d      	cmp	r5, r1
 8002ff8:	d100      	bne.n	8002ffc <HAL_UART_Init+0x58>
 8002ffa:	e06d      	b.n	80030d8 <HAL_UART_Init+0x134>
    tmpreg |= huart->Init.OneBitSampling;
 8002ffc:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ffe:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003000:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003002:	4e80      	ldr	r6, [pc, #512]	@ (8003204 <HAL_UART_Init+0x260>)
 8003004:	4031      	ands	r1, r6
 8003006:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003008:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800300a:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800300c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800300e:	438b      	bics	r3, r1
 8003010:	4313      	orrs	r3, r2
 8003012:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003014:	4b7c      	ldr	r3, [pc, #496]	@ (8003208 <HAL_UART_Init+0x264>)
 8003016:	429d      	cmp	r5, r3
 8003018:	d009      	beq.n	800302e <HAL_UART_Init+0x8a>
 800301a:	4b7c      	ldr	r3, [pc, #496]	@ (800320c <HAL_UART_Init+0x268>)
 800301c:	429d      	cmp	r5, r3
 800301e:	d053      	beq.n	80030c8 <HAL_UART_Init+0x124>
  huart->NbRxDataToProcess = 1;
 8003020:	4b7b      	ldr	r3, [pc, #492]	@ (8003210 <HAL_UART_Init+0x26c>)
 8003022:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003024:	2300      	movs	r3, #0
 8003026:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003028:	67a3      	str	r3, [r4, #120]	@ 0x78
    return HAL_ERROR;
 800302a:	2001      	movs	r0, #1
}
 800302c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800302e:	4b79      	ldr	r3, [pc, #484]	@ (8003214 <HAL_UART_Init+0x270>)
 8003030:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003032:	2303      	movs	r3, #3
 8003034:	400b      	ands	r3, r1
 8003036:	2b02      	cmp	r3, #2
 8003038:	d03f      	beq.n	80030ba <HAL_UART_Init+0x116>
 800303a:	2b03      	cmp	r3, #3
 800303c:	d100      	bne.n	8003040 <HAL_UART_Init+0x9c>
 800303e:	e09f      	b.n	8003180 <HAL_UART_Init+0x1dc>
 8003040:	2b01      	cmp	r3, #1
 8003042:	d141      	bne.n	80030c8 <HAL_UART_Init+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003044:	2380      	movs	r3, #128	@ 0x80
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	4298      	cmp	r0, r3
 800304a:	d100      	bne.n	800304e <HAL_UART_Init+0xaa>
 800304c:	e09e      	b.n	800318c <HAL_UART_Init+0x1e8>
        pclk = HAL_RCC_GetSysClockFreq();
 800304e:	f7fe ff5f 	bl	8001f10 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003052:	2800      	cmp	r0, #0
 8003054:	d100      	bne.n	8003058 <HAL_UART_Init+0xb4>
 8003056:	e08d      	b.n	8003174 <HAL_UART_Init+0x1d0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003058:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800305a:	4b6f      	ldr	r3, [pc, #444]	@ (8003218 <HAL_UART_Init+0x274>)
 800305c:	0052      	lsls	r2, r2, #1
 800305e:	5ad1      	ldrh	r1, [r2, r3]
 8003060:	f7fd f850 	bl	8000104 <__udivsi3>
 8003064:	6865      	ldr	r5, [r4, #4]
 8003066:	086b      	lsrs	r3, r5, #1
 8003068:	18c0      	adds	r0, r0, r3
 800306a:	0029      	movs	r1, r5
 800306c:	f7fd f84a 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003070:	0002      	movs	r2, r0
 8003072:	4b6a      	ldr	r3, [pc, #424]	@ (800321c <HAL_UART_Init+0x278>)
 8003074:	3a10      	subs	r2, #16
 8003076:	429a      	cmp	r2, r3
 8003078:	d8d2      	bhi.n	8003020 <HAL_UART_Init+0x7c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 800307e:	4a64      	ldr	r2, [pc, #400]	@ (8003210 <HAL_UART_Init+0x26c>)
 8003080:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003082:	2200      	movs	r2, #0
 8003084:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003086:	67a2      	str	r2, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	4965      	ldr	r1, [pc, #404]	@ (8003220 <HAL_UART_Init+0x27c>)
  return (UART_CheckIdleState(huart));
 800308c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800308e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003090:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	438a      	bics	r2, r1
 8003098:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	3929      	subs	r1, #41	@ 0x29
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80030a2:	f7ff fe29 	bl	8002cf8 <UART_CheckIdleState>
 80030a6:	e7c1      	b.n	800302c <HAL_UART_Init+0x88>
    UART_AdvFeatureConfig(huart);
 80030a8:	0020      	movs	r0, r4
 80030aa:	f7ff fdbd 	bl	8002c28 <UART_AdvFeatureConfig>
 80030ae:	e78d      	b.n	8002fcc <HAL_UART_Init+0x28>
    huart->Lock = HAL_UNLOCKED;
 80030b0:	2284      	movs	r2, #132	@ 0x84
 80030b2:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 80030b4:	f7fd fed4 	bl	8000e60 <HAL_UART_MspInit>
 80030b8:	e77c      	b.n	8002fb4 <HAL_UART_Init+0x10>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030ba:	2380      	movs	r3, #128	@ 0x80
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	4298      	cmp	r0, r3
 80030c0:	d100      	bne.n	80030c4 <HAL_UART_Init+0x120>
 80030c2:	e086      	b.n	80031d2 <HAL_UART_Init+0x22e>
        pclk = (uint32_t) HSI_VALUE;
 80030c4:	4857      	ldr	r0, [pc, #348]	@ (8003224 <HAL_UART_Init+0x280>)
 80030c6:	e7c8      	b.n	800305a <HAL_UART_Init+0xb6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030c8:	2380      	movs	r3, #128	@ 0x80
 80030ca:	021b      	lsls	r3, r3, #8
 80030cc:	4298      	cmp	r0, r3
 80030ce:	d100      	bne.n	80030d2 <HAL_UART_Init+0x12e>
 80030d0:	e087      	b.n	80031e2 <HAL_UART_Init+0x23e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80030d2:	f7ff f833 	bl	800213c <HAL_RCC_GetPCLK1Freq>
        break;
 80030d6:	e7bc      	b.n	8003052 <HAL_UART_Init+0xae>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030d8:	68a9      	ldr	r1, [r5, #8]
 80030da:	484a      	ldr	r0, [pc, #296]	@ (8003204 <HAL_UART_Init+0x260>)
 80030dc:	4001      	ands	r1, r0
 80030de:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030e0:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030e2:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030e4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030e6:	20c0      	movs	r0, #192	@ 0xc0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030e8:	438b      	bics	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030ea:	2180      	movs	r1, #128	@ 0x80
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030ec:	4313      	orrs	r3, r2
 80030ee:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030f0:	4b48      	ldr	r3, [pc, #288]	@ (8003214 <HAL_UART_Init+0x270>)
 80030f2:	0100      	lsls	r0, r0, #4
 80030f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f6:	0109      	lsls	r1, r1, #4
 80030f8:	4003      	ands	r3, r0
 80030fa:	428b      	cmp	r3, r1
 80030fc:	d07a      	beq.n	80031f4 <HAL_UART_Init+0x250>
 80030fe:	d873      	bhi.n	80031e8 <HAL_UART_Init+0x244>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d062      	beq.n	80031ca <HAL_UART_Init+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8003104:	f7fe ff04 	bl	8001f10 <HAL_RCC_GetSysClockFreq>
 8003108:	0005      	movs	r5, r0
    if (pclk != 0U)
 800310a:	2d00      	cmp	r5, #0
 800310c:	d063      	beq.n	80031d6 <HAL_UART_Init+0x232>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800310e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003110:	4b41      	ldr	r3, [pc, #260]	@ (8003218 <HAL_UART_Init+0x274>)
 8003112:	0052      	lsls	r2, r2, #1
 8003114:	5ad6      	ldrh	r6, [r2, r3]
 8003116:	0028      	movs	r0, r5
 8003118:	0031      	movs	r1, r6
 800311a:	f7fc fff3 	bl	8000104 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800311e:	6867      	ldr	r7, [r4, #4]
 8003120:	007b      	lsls	r3, r7, #1
 8003122:	19db      	adds	r3, r3, r7
 8003124:	4298      	cmp	r0, r3
 8003126:	d200      	bcs.n	800312a <HAL_UART_Init+0x186>
 8003128:	e77a      	b.n	8003020 <HAL_UART_Init+0x7c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800312a:	033b      	lsls	r3, r7, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800312c:	4298      	cmp	r0, r3
 800312e:	d900      	bls.n	8003132 <HAL_UART_Init+0x18e>
 8003130:	e776      	b.n	8003020 <HAL_UART_Init+0x7c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003132:	0032      	movs	r2, r6
 8003134:	2300      	movs	r3, #0
 8003136:	0028      	movs	r0, r5
 8003138:	2100      	movs	r1, #0
 800313a:	f7fd f959 	bl	80003f0 <__aeabi_uldivmod>
 800313e:	2600      	movs	r6, #0
 8003140:	0e05      	lsrs	r5, r0, #24
 8003142:	020b      	lsls	r3, r1, #8
 8003144:	432b      	orrs	r3, r5
 8003146:	0202      	lsls	r2, r0, #8
 8003148:	087d      	lsrs	r5, r7, #1
 800314a:	1952      	adds	r2, r2, r5
 800314c:	4173      	adcs	r3, r6
 800314e:	0010      	movs	r0, r2
 8003150:	0019      	movs	r1, r3
 8003152:	003a      	movs	r2, r7
 8003154:	2300      	movs	r3, #0
 8003156:	f7fd f94b 	bl	80003f0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800315a:	4b33      	ldr	r3, [pc, #204]	@ (8003228 <HAL_UART_Init+0x284>)
 800315c:	18c2      	adds	r2, r0, r3
 800315e:	4b33      	ldr	r3, [pc, #204]	@ (800322c <HAL_UART_Init+0x288>)
 8003160:	429a      	cmp	r2, r3
 8003162:	d900      	bls.n	8003166 <HAL_UART_Init+0x1c2>
 8003164:	e75c      	b.n	8003020 <HAL_UART_Init+0x7c>
          huart->Instance->BRR = usartdiv;
 8003166:	6823      	ldr	r3, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8003168:	4a29      	ldr	r2, [pc, #164]	@ (8003210 <HAL_UART_Init+0x26c>)
          huart->Instance->BRR = usartdiv;
 800316a:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 800316c:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800316e:	6766      	str	r6, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003170:	67a6      	str	r6, [r4, #120]	@ 0x78
  return ret;
 8003172:	e789      	b.n	8003088 <HAL_UART_Init+0xe4>
  huart->NbRxDataToProcess = 1;
 8003174:	4b26      	ldr	r3, [pc, #152]	@ (8003210 <HAL_UART_Init+0x26c>)
  huart->RxISR = NULL;
 8003176:	6760      	str	r0, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8003178:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800317a:	67a0      	str	r0, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	e783      	b.n	8003088 <HAL_UART_Init+0xe4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003180:	2380      	movs	r3, #128	@ 0x80
 8003182:	021b      	lsls	r3, r3, #8
 8003184:	4298      	cmp	r0, r3
 8003186:	d006      	beq.n	8003196 <HAL_UART_Init+0x1f2>
        pclk = (uint32_t) LSE_VALUE;
 8003188:	0018      	movs	r0, r3
 800318a:	e766      	b.n	800305a <HAL_UART_Init+0xb6>
        pclk = HAL_RCC_GetSysClockFreq();
 800318c:	f7fe fec0 	bl	8001f10 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003190:	2800      	cmp	r0, #0
 8003192:	d0ef      	beq.n	8003174 <HAL_UART_Init+0x1d0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003194:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003196:	4b20      	ldr	r3, [pc, #128]	@ (8003218 <HAL_UART_Init+0x274>)
 8003198:	0052      	lsls	r2, r2, #1
 800319a:	5ad1      	ldrh	r1, [r2, r3]
 800319c:	f7fc ffb2 	bl	8000104 <__udivsi3>
 80031a0:	6865      	ldr	r5, [r4, #4]
 80031a2:	0040      	lsls	r0, r0, #1
 80031a4:	086b      	lsrs	r3, r5, #1
 80031a6:	18c0      	adds	r0, r0, r3
 80031a8:	0029      	movs	r1, r5
 80031aa:	f7fc ffab 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031ae:	0002      	movs	r2, r0
 80031b0:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <HAL_UART_Init+0x278>)
 80031b2:	3a10      	subs	r2, #16
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d900      	bls.n	80031ba <HAL_UART_Init+0x216>
 80031b8:	e732      	b.n	8003020 <HAL_UART_Init+0x7c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003230 <HAL_UART_Init+0x28c>)
        huart->Instance->BRR = brrtemp;
 80031bc:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031be:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031c0:	0700      	lsls	r0, r0, #28
 80031c2:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80031c4:	4302      	orrs	r2, r0
 80031c6:	60da      	str	r2, [r3, #12]
  huart->NbRxDataToProcess = 1;
 80031c8:	e759      	b.n	800307e <HAL_UART_Init+0xda>
        pclk = HAL_RCC_GetPCLK1Freq();
 80031ca:	f7fe ffb7 	bl	800213c <HAL_RCC_GetPCLK1Freq>
 80031ce:	0005      	movs	r5, r0
        break;
 80031d0:	e79b      	b.n	800310a <HAL_UART_Init+0x166>
        pclk = (uint32_t) HSI_VALUE;
 80031d2:	4814      	ldr	r0, [pc, #80]	@ (8003224 <HAL_UART_Init+0x280>)
 80031d4:	e7df      	b.n	8003196 <HAL_UART_Init+0x1f2>
  huart->NbRxDataToProcess = 1;
 80031d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003210 <HAL_UART_Init+0x26c>)
  huart->RxISR = NULL;
 80031d8:	6765      	str	r5, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80031da:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80031dc:	67a5      	str	r5, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031de:	6823      	ldr	r3, [r4, #0]
 80031e0:	e752      	b.n	8003088 <HAL_UART_Init+0xe4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e2:	f7fe ffab 	bl	800213c <HAL_RCC_GetPCLK1Freq>
        break;
 80031e6:	e7d3      	b.n	8003190 <HAL_UART_Init+0x1ec>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031e8:	4283      	cmp	r3, r0
 80031ea:	d000      	beq.n	80031ee <HAL_UART_Init+0x24a>
 80031ec:	e718      	b.n	8003020 <HAL_UART_Init+0x7c>
        pclk = (uint32_t) LSE_VALUE;
 80031ee:	2580      	movs	r5, #128	@ 0x80
 80031f0:	022d      	lsls	r5, r5, #8
 80031f2:	e78d      	b.n	8003110 <HAL_UART_Init+0x16c>
        pclk = (uint32_t) HSI_VALUE;
 80031f4:	4d0b      	ldr	r5, [pc, #44]	@ (8003224 <HAL_UART_Init+0x280>)
 80031f6:	e78b      	b.n	8003110 <HAL_UART_Init+0x16c>
 80031f8:	cfff69f3 	.word	0xcfff69f3
 80031fc:	ffffcfff 	.word	0xffffcfff
 8003200:	40008000 	.word	0x40008000
 8003204:	11fff4ff 	.word	0x11fff4ff
 8003208:	40013800 	.word	0x40013800
 800320c:	40004400 	.word	0x40004400
 8003210:	00010001 	.word	0x00010001
 8003214:	40021000 	.word	0x40021000
 8003218:	080034d4 	.word	0x080034d4
 800321c:	0000ffef 	.word	0x0000ffef
 8003220:	ffffb7ff 	.word	0xffffb7ff
 8003224:	00f42400 	.word	0x00f42400
 8003228:	fffffd00 	.word	0xfffffd00
 800322c:	000ffcff 	.word	0x000ffcff
 8003230:	0000fff0 	.word	0x0000fff0

08003234 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003234:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003236:	2484      	movs	r4, #132	@ 0x84
 8003238:	5d03      	ldrb	r3, [r0, r4]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d012      	beq.n	8003264 <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 800323e:	2588      	movs	r5, #136	@ 0x88
 8003240:	2324      	movs	r3, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003242:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8003244:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003246:	6803      	ldr	r3, [r0, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800324a:	6819      	ldr	r1, [r3, #0]
 800324c:	43b1      	bics	r1, r6
 800324e:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003250:	4905      	ldr	r1, [pc, #20]	@ (8003268 <HAL_UARTEx_DisableFifoMode+0x34>)
 8003252:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003254:	2100      	movs	r1, #0
 8003256:	6641      	str	r1, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003258:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800325a:	2320      	movs	r3, #32
 800325c:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800325e:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 8003260:	2000      	movs	r0, #0
}
 8003262:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8003264:	2002      	movs	r0, #2
 8003266:	e7fc      	b.n	8003262 <HAL_UARTEx_DisableFifoMode+0x2e>
 8003268:	dfffffff 	.word	0xdfffffff

0800326c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800326c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800326e:	46d6      	mov	lr, sl
 8003270:	464f      	mov	r7, r9
 8003272:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003274:	2384      	movs	r3, #132	@ 0x84
{
 8003276:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8003278:	5cc3      	ldrb	r3, [r0, r3]
{
 800327a:	0004      	movs	r4, r0
 800327c:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800327e:	2b01      	cmp	r3, #1
 8003280:	d03d      	beq.n	80032fe <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 8003282:	2388      	movs	r3, #136	@ 0x88
 8003284:	2124      	movs	r1, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003286:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003288:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800328a:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	3923      	subs	r1, #35	@ 0x23
 8003290:	438b      	bics	r3, r1
 8003292:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003294:	68ab      	ldr	r3, [r5, #8]
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800329a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800329c:	4311      	orrs	r1, r2
 800329e:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d029      	beq.n	80032f8 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032a4:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032a6:	4a17      	ldr	r2, [pc, #92]	@ (8003304 <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032a8:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032aa:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80032ac:	68ab      	ldr	r3, [r5, #8]
 80032ae:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032b0:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80032b2:	4a15      	ldr	r2, [pc, #84]	@ (8003308 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032b4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80032b6:	5cd1      	ldrb	r1, [r2, r3]
 80032b8:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032ba:	f7fc ffad 	bl	8000218 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032be:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032c0:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032c2:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032c4:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80032c6:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032c8:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80032ca:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032cc:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80032ce:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80032d0:	f7fc ffa2 	bl	8000218 <__divsi3>
 80032d4:	b280      	uxth	r0, r0
 80032d6:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 80032d8:	2220      	movs	r2, #32
 80032da:	52e0      	strh	r0, [r4, r3]
 80032dc:	3302      	adds	r3, #2
 80032de:	52e7      	strh	r7, [r4, r3]
 80032e0:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032e2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80032e4:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 80032e6:	2200      	movs	r2, #0
  return HAL_OK;
 80032e8:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80032ea:	3b04      	subs	r3, #4
 80032ec:	54e2      	strb	r2, [r4, r3]
}
 80032ee:	bce0      	pop	{r5, r6, r7}
 80032f0:	46ba      	mov	sl, r7
 80032f2:	46b1      	mov	r9, r6
 80032f4:	46a8      	mov	r8, r5
 80032f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 80032f8:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 80032fa:	2701      	movs	r7, #1
 80032fc:	e7eb      	b.n	80032d6 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 80032fe:	2002      	movs	r0, #2
 8003300:	e7f5      	b.n	80032ee <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8003302:	46c0      	nop			@ (mov r8, r8)
 8003304:	080034f4 	.word	0x080034f4
 8003308:	080034ec 	.word	0x080034ec

0800330c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800330c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800330e:	46d6      	mov	lr, sl
 8003310:	464f      	mov	r7, r9
 8003312:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 8003314:	2384      	movs	r3, #132	@ 0x84
{
 8003316:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8003318:	5cc3      	ldrb	r3, [r0, r3]
{
 800331a:	0004      	movs	r4, r0
 800331c:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800331e:	2b01      	cmp	r3, #1
 8003320:	d03d      	beq.n	800339e <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 8003322:	2388      	movs	r3, #136	@ 0x88
 8003324:	2124      	movs	r1, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003326:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003328:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800332a:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	3923      	subs	r1, #35	@ 0x23
 8003330:	438b      	bics	r3, r1
 8003332:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003334:	68a9      	ldr	r1, [r5, #8]
 8003336:	4b1b      	ldr	r3, [pc, #108]	@ (80033a4 <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 8003338:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800333a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800333c:	4311      	orrs	r1, r2
 800333e:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003340:	2b00      	cmp	r3, #0
 8003342:	d029      	beq.n	8003398 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003344:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003346:	4a18      	ldr	r2, [pc, #96]	@ (80033a8 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003348:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800334a:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800334c:	68ab      	ldr	r3, [r5, #8]
 800334e:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003350:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003352:	4a16      	ldr	r2, [pc, #88]	@ (80033ac <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003354:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003356:	5cd1      	ldrb	r1, [r2, r3]
 8003358:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800335a:	f7fc ff5d 	bl	8000218 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800335e:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003360:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003362:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003364:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003366:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003368:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 800336a:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800336c:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800336e:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003370:	f7fc ff52 	bl	8000218 <__divsi3>
 8003374:	b280      	uxth	r0, r0
 8003376:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8003378:	2220      	movs	r2, #32
 800337a:	52e0      	strh	r0, [r4, r3]
 800337c:	3302      	adds	r3, #2
 800337e:	52e7      	strh	r7, [r4, r3]
 8003380:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003382:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003384:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 8003386:	2200      	movs	r2, #0
  return HAL_OK;
 8003388:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800338a:	3b04      	subs	r3, #4
 800338c:	54e2      	strb	r2, [r4, r3]
}
 800338e:	bce0      	pop	{r5, r6, r7}
 8003390:	46ba      	mov	sl, r7
 8003392:	46b1      	mov	r9, r6
 8003394:	46a8      	mov	r8, r5
 8003396:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8003398:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 800339a:	2701      	movs	r7, #1
 800339c:	e7eb      	b.n	8003376 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 800339e:	2002      	movs	r0, #2
 80033a0:	e7f5      	b.n	800338e <HAL_UARTEx_SetRxFifoThreshold+0x82>
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	f1ffffff 	.word	0xf1ffffff
 80033a8:	080034f4 	.word	0x080034f4
 80033ac:	080034ec 	.word	0x080034ec

080033b0 <memset>:
 80033b0:	0003      	movs	r3, r0
 80033b2:	1882      	adds	r2, r0, r2
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d100      	bne.n	80033ba <memset+0xa>
 80033b8:	4770      	bx	lr
 80033ba:	7019      	strb	r1, [r3, #0]
 80033bc:	3301      	adds	r3, #1
 80033be:	e7f9      	b.n	80033b4 <memset+0x4>

080033c0 <__libc_init_array>:
 80033c0:	b570      	push	{r4, r5, r6, lr}
 80033c2:	2600      	movs	r6, #0
 80033c4:	4c0c      	ldr	r4, [pc, #48]	@ (80033f8 <__libc_init_array+0x38>)
 80033c6:	4d0d      	ldr	r5, [pc, #52]	@ (80033fc <__libc_init_array+0x3c>)
 80033c8:	1b64      	subs	r4, r4, r5
 80033ca:	10a4      	asrs	r4, r4, #2
 80033cc:	42a6      	cmp	r6, r4
 80033ce:	d109      	bne.n	80033e4 <__libc_init_array+0x24>
 80033d0:	2600      	movs	r6, #0
 80033d2:	f000 f819 	bl	8003408 <_init>
 80033d6:	4c0a      	ldr	r4, [pc, #40]	@ (8003400 <__libc_init_array+0x40>)
 80033d8:	4d0a      	ldr	r5, [pc, #40]	@ (8003404 <__libc_init_array+0x44>)
 80033da:	1b64      	subs	r4, r4, r5
 80033dc:	10a4      	asrs	r4, r4, #2
 80033de:	42a6      	cmp	r6, r4
 80033e0:	d105      	bne.n	80033ee <__libc_init_array+0x2e>
 80033e2:	bd70      	pop	{r4, r5, r6, pc}
 80033e4:	00b3      	lsls	r3, r6, #2
 80033e6:	58eb      	ldr	r3, [r5, r3]
 80033e8:	4798      	blx	r3
 80033ea:	3601      	adds	r6, #1
 80033ec:	e7ee      	b.n	80033cc <__libc_init_array+0xc>
 80033ee:	00b3      	lsls	r3, r6, #2
 80033f0:	58eb      	ldr	r3, [r5, r3]
 80033f2:	4798      	blx	r3
 80033f4:	3601      	adds	r6, #1
 80033f6:	e7f2      	b.n	80033de <__libc_init_array+0x1e>
 80033f8:	08003504 	.word	0x08003504
 80033fc:	08003504 	.word	0x08003504
 8003400:	08003508 	.word	0x08003508
 8003404:	08003504 	.word	0x08003504

08003408 <_init>:
 8003408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800340e:	bc08      	pop	{r3}
 8003410:	469e      	mov	lr, r3
 8003412:	4770      	bx	lr

08003414 <_fini>:
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341a:	bc08      	pop	{r3}
 800341c:	469e      	mov	lr, r3
 800341e:	4770      	bx	lr
