[
  {
    "ID": "c:stm32f4xx.h@1943@macro@__STM32F4xx_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_H",
    "location": {
      "column": "9",
      "line": "47",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@2478@macro@STM32F40_41xxx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F40_41xxx",
    "location": {
      "column": "12",
      "line": "63",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "STM32F40_41xxx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6669@macro@USE_STDPERIPH_DRIVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USE_STDPERIPH_DRIVER",
    "location": {
      "column": "11",
      "line": "124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USE_STDPERIPH_DRIVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@7249@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@7862@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "11",
      "line": "149",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8015@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "11",
      "line": "153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8214@macro@__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8296@macro@__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8378@macro@__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8460@macro@__STM32F4XX_STDPERIPH_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8546@macro@__STM32F4XX_STDPERIPH_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9072@macro@__CM4_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_REV",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__CM4_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9169@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "180",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9266@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9363@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "182",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9460@macro@__FPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_PRESENT",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "__FPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@E@IRQn",
    "What": "Enum",
    "defdec": "Def",
    "display": "IRQn",
    "fields": [
      {
        "ID": "c:@E@IRQn@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "192",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "193",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "194",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "195",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "196",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "197",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "198",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "199",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "201",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "202",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TAMP_STAMP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMP_STAMP_IRQn",
        "location": {
          "column": "3",
          "line": "203",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TAMP_STAMP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "204",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RTC_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "205",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "206",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "207",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "208",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "209",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "210",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "211",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "212",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "213",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "214",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "215",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "216",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "217",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "218",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC_IRQn",
        "location": {
          "column": "3",
          "line": "219",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ADC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_TX_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_TX_IRQn",
        "location": {
          "column": "3",
          "line": "222",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN1_TX_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_RX0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_RX0_IRQn",
        "location": {
          "column": "3",
          "line": "223",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN1_RX0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_RX1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_RX1_IRQn",
        "location": {
          "column": "3",
          "line": "224",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN1_RX1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_SCE_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_SCE_IRQn",
        "location": {
          "column": "3",
          "line": "225",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN1_SCE_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "226",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_BRK_TIM9_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM9_IRQn",
        "location": {
          "column": "3",
          "line": "227",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM1_BRK_TIM9_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_UP_TIM10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM10_IRQn",
        "location": {
          "column": "3",
          "line": "228",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM1_UP_TIM10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_TRG_COM_TIM11_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM11_IRQn",
        "location": {
          "column": "3",
          "line": "229",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM1_TRG_COM_TIM11_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "230",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "231",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "232",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "233",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "234",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "235",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "236",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "237",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "238",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "239",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "240",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "241",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART3_IRQn",
        "location": {
          "column": "3",
          "line": "242",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "USART3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "243",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "244",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "245",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_FS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_BRK_TIM12_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_BRK_TIM12_IRQn",
        "location": {
          "column": "3",
          "line": "246",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM8_BRK_TIM12_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_UP_TIM13_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_UP_TIM13_IRQn",
        "location": {
          "column": "3",
          "line": "247",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM8_UP_TIM13_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_TRG_COM_TIM14_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_TRG_COM_TIM14_IRQn",
        "location": {
          "column": "3",
          "line": "248",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM8_TRG_COM_TIM14_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_CC_IRQn",
        "location": {
          "column": "3",
          "line": "249",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM8_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "250",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA1_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FSMC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FSMC_IRQn",
        "location": {
          "column": "3",
          "line": "251",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FSMC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SDIO_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SDIO_IRQn",
        "location": {
          "column": "3",
          "line": "252",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SDIO_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "253",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "254",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART4_IRQn",
        "location": {
          "column": "3",
          "line": "255",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "UART4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART5_IRQn",
        "location": {
          "column": "3",
          "line": "256",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "UART5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM6_DAC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM6_DAC_IRQn",
        "location": {
          "column": "3",
          "line": "257",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM6_DAC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM7_IRQn",
        "location": {
          "column": "3",
          "line": "258",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIM7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "259",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "260",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "261",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "262",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "263",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ETH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ETH_IRQn",
        "location": {
          "column": "3",
          "line": "264",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ETH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ETH_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ETH_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "265",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ETH_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_TX_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_TX_IRQn",
        "location": {
          "column": "3",
          "line": "266",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN2_TX_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_RX0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_RX0_IRQn",
        "location": {
          "column": "3",
          "line": "267",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN2_RX0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_RX1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_RX1_IRQn",
        "location": {
          "column": "3",
          "line": "268",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN2_RX1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_SCE_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_SCE_IRQn",
        "location": {
          "column": "3",
          "line": "269",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CAN2_SCE_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_IRQn",
        "location": {
          "column": "3",
          "line": "270",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_FS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "271",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "272",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "273",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMA2_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART6_IRQn",
        "location": {
          "column": "3",
          "line": "274",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "USART6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_EV_IRQn",
        "location": {
          "column": "3",
          "line": "275",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C3_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_ER_IRQn",
        "location": {
          "column": "3",
          "line": "276",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2C3_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_EP1_OUT_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_EP1_OUT_IRQn",
        "location": {
          "column": "3",
          "line": "277",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_HS_EP1_OUT_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_EP1_IN_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_EP1_IN_IRQn",
        "location": {
          "column": "3",
          "line": "278",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_HS_EP1_IN_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "279",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_HS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_IRQn",
        "location": {
          "column": "3",
          "line": "280",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTG_HS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DCMI_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DCMI_IRQn",
        "location": {
          "column": "3",
          "line": "281",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCMI_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CRYP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CRYP_IRQn",
        "location": {
          "column": "3",
          "line": "282",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CRYP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@HASH_RNG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HASH_RNG_IRQn",
        "location": {
          "column": "3",
          "line": "283",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HASH_RNG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FPU_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FPU_IRQn",
        "location": {
          "column": "3",
          "line": "284",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FPU_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "14",
      "line": "189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@IRQn_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum IRQn",
    "location": {
      "column": "3",
      "line": "805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IRQn_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int32_t",
    "location": {
      "column": "18",
      "line": "819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "s32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int16_t",
    "location": {
      "column": "17",
      "line": "820",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "s16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int8_t",
    "location": {
      "column": "17",
      "line": "821",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "s8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int32_t",
    "location": {
      "column": "23",
      "line": "823",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "sc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int16_t",
    "location": {
      "column": "23",
      "line": "824",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "sc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int8_t",
    "location": {
      "column": "22",
      "line": "825",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "sc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int32_t",
    "location": {
      "column": "23",
      "line": "827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vs32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int16_t",
    "location": {
      "column": "23",
      "line": "828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vs16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int8_t",
    "location": {
      "column": "23",
      "line": "829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vs8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int32_t",
    "location": {
      "column": "21",
      "line": "831",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vsc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int16_t",
    "location": {
      "column": "21",
      "line": "832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vsc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int8_t",
    "location": {
      "column": "20",
      "line": "833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vsc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "19",
      "line": "835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint16_t",
    "location": {
      "column": "18",
      "line": "836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "u16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "18",
      "line": "837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "u8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint32_t",
    "location": {
      "column": "24",
      "line": "839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "uc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint16_t",
    "location": {
      "column": "24",
      "line": "840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "uc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint8_t",
    "location": {
      "column": "23",
      "line": "841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "uc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint32_t",
    "location": {
      "column": "24",
      "line": "843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vu32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint16_t",
    "location": {
      "column": "23",
      "line": "844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vu16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint8_t",
    "location": {
      "column": "23",
      "line": "845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vu8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint32_t",
    "location": {
      "column": "22",
      "line": "847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vuc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint16_t",
    "location": {
      "column": "22",
      "line": "848",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vuc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint8_t",
    "location": {
      "column": "21",
      "line": "849",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "vuc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "15",
          "line": "851",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "26",
          "line": "851",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FlagStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FlagStatus",
    "location": {
      "column": "40",
      "line": "851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@ITStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FlagStatus",
    "location": {
      "column": "52",
      "line": "851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "15",
          "line": "853",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "28",
          "line": "853",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FunctionalState",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FunctionalState",
    "location": {
      "column": "47",
      "line": "853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FunctionalState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@78768@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "15",
          "line": "856",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "26",
          "line": "856",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ErrorStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum ErrorStatus",
    "location": {
      "column": "44",
      "line": "856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ErrorStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "872",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "873",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "874",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "875",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "876",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "877",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "878",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "879",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "880",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "881",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "882",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "883",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "884",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "885",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "886",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "887",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "888",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "889",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "890",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "891",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ADC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ADC_TypeDef",
    "location": {
      "column": "3",
      "line": "892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "896",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "897",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDR",
        "location": {
          "column": "17",
          "line": "898",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ADC_Common_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ADC_Common_TypeDef",
    "location": {
      "column": "3",
      "line": "900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_Common_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TxMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIR",
        "location": {
          "column": "17",
          "line": "909",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDTR",
        "location": {
          "column": "17",
          "line": "910",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDLR",
        "location": {
          "column": "17",
          "line": "911",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDHR",
        "location": {
          "column": "17",
          "line": "912",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_TxMailBox_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_TxMailBox_TypeDef",
    "location": {
      "column": "3",
      "line": "913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TxMailBox_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FIFOMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RIR",
        "location": {
          "column": "17",
          "line": "921",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDTR",
        "location": {
          "column": "17",
          "line": "922",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDLR",
        "location": {
          "column": "17",
          "line": "923",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDHR",
        "location": {
          "column": "17",
          "line": "924",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_FIFOMailBox_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_FIFOMailBox_TypeDef",
    "location": {
      "column": "3",
      "line": "925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FIFOMailBox_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FilterRegister_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR1",
        "location": {
          "column": "17",
          "line": "933",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_931_9"
      },
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR2",
        "location": {
          "column": "17",
          "line": "934",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_931_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_FilterRegister_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_FilterRegister_TypeDef",
    "location": {
      "column": "3",
      "line": "935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FilterRegister_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MCR",
        "location": {
          "column": "30",
          "line": "943",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MSR",
        "location": {
          "column": "30",
          "line": "944",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@TSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSR",
        "location": {
          "column": "30",
          "line": "945",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF0R",
        "location": {
          "column": "30",
          "line": "946",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RF0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF1R",
        "location": {
          "column": "30",
          "line": "947",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RF1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "30",
          "line": "948",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@ESR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESR",
        "location": {
          "column": "30",
          "line": "949",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ESR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@BTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTR",
        "location": {
          "column": "30",
          "line": "950",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "30",
          "line": "951",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sTxMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sTxMailBox",
        "location": {
          "column": "30",
          "line": "952",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "sTxMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFIFOMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFIFOMailBox",
        "location": {
          "column": "30",
          "line": "953",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "sFIFOMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "30",
          "line": "954",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FMR",
        "location": {
          "column": "30",
          "line": "955",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FM1R",
        "location": {
          "column": "30",
          "line": "956",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "30",
          "line": "957",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FS1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FS1R",
        "location": {
          "column": "30",
          "line": "958",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FS1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "30",
          "line": "959",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FFA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFA1R",
        "location": {
          "column": "30",
          "line": "960",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FFA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "30",
          "line": "961",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FA1R",
        "location": {
          "column": "30",
          "line": "962",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "30",
          "line": "963",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFilterRegister",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFilterRegister",
        "location": {
          "column": "30",
          "line": "964",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "sFilterRegister",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_TypeDef",
    "location": {
      "column": "3",
      "line": "965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "988",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "989",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "990",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "991",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "992",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CRC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CRC_TypeDef",
    "location": {
      "column": "3",
      "line": "993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DAC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DAC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1001",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SWTRIGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWTRIGR",
        "location": {
          "column": "17",
          "line": "1002",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SWTRIGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R1",
        "location": {
          "column": "17",
          "line": "1003",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L1",
        "location": {
          "column": "17",
          "line": "1004",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12L1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R1",
        "location": {
          "column": "17",
          "line": "1005",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR8R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R2",
        "location": {
          "column": "17",
          "line": "1006",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L2",
        "location": {
          "column": "17",
          "line": "1007",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12L2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R2",
        "location": {
          "column": "17",
          "line": "1008",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR8R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12RD",
        "location": {
          "column": "17",
          "line": "1009",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12LD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12LD",
        "location": {
          "column": "17",
          "line": "1010",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR12LD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8RD",
        "location": {
          "column": "17",
          "line": "1011",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DHR8RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR1",
        "location": {
          "column": "17",
          "line": "1012",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DOR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR2",
        "location": {
          "column": "17",
          "line": "1013",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DOR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1014",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DAC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DAC_TypeDef",
    "location": {
      "column": "3",
      "line": "1015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "1062",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1063",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1FZ",
        "location": {
          "column": "17",
          "line": "1064",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB1FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2FZ",
        "location": {
          "column": "17",
          "line": "1065",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB2FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "1066",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1074",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1075",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1076",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1077",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1078",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1079",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESCR",
        "location": {
          "column": "17",
          "line": "1080",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ESCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESUR",
        "location": {
          "column": "17",
          "line": "1081",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ESUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSTRTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSTRTR",
        "location": {
          "column": "17",
          "line": "1082",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CWSTRTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSIZER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSIZER",
        "location": {
          "column": "17",
          "line": "1083",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CWSIZER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1084",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DCMI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DCMI_TypeDef",
    "location": {
      "column": "3",
      "line": "1085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Stream_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1093",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NDTR",
        "location": {
          "column": "17",
          "line": "1094",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "NDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PAR",
        "location": {
          "column": "17",
          "line": "1095",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M0AR",
        "location": {
          "column": "17",
          "line": "1096",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "M0AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M1AR",
        "location": {
          "column": "17",
          "line": "1097",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "M1AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FCR",
        "location": {
          "column": "17",
          "line": "1098",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA_Stream_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA_Stream_TypeDef",
    "location": {
      "column": "3",
      "line": "1099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_Stream_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LISR",
        "location": {
          "column": "17",
          "line": "1103",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HISR",
        "location": {
          "column": "17",
          "line": "1104",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIFCR",
        "location": {
          "column": "17",
          "line": "1105",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HIFCR",
        "location": {
          "column": "17",
          "line": "1106",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA_TypeDef",
    "location": {
      "column": "3",
      "line": "1107",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA2D_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1115",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1116",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@IFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IFCR",
        "location": {
          "column": "17",
          "line": "1117",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGMAR",
        "location": {
          "column": "17",
          "line": "1118",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGOR",
        "location": {
          "column": "17",
          "line": "1119",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGMAR",
        "location": {
          "column": "17",
          "line": "1120",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGOR",
        "location": {
          "column": "17",
          "line": "1121",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGPFCCR",
        "location": {
          "column": "17",
          "line": "1122",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCOLR",
        "location": {
          "column": "17",
          "line": "1123",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGPFCCR",
        "location": {
          "column": "17",
          "line": "1124",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCOLR",
        "location": {
          "column": "17",
          "line": "1125",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCMAR",
        "location": {
          "column": "17",
          "line": "1126",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCMAR",
        "location": {
          "column": "17",
          "line": "1127",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPFCCR",
        "location": {
          "column": "17",
          "line": "1128",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OCOLR",
        "location": {
          "column": "17",
          "line": "1129",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OMAR",
        "location": {
          "column": "17",
          "line": "1130",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OOR",
        "location": {
          "column": "17",
          "line": "1131",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@NLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NLR",
        "location": {
          "column": "17",
          "line": "1132",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "NLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@LWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LWR",
        "location": {
          "column": "17",
          "line": "1133",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@AMTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AMTCR",
        "location": {
          "column": "17",
          "line": "1134",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AMTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1135",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCLUT",
        "location": {
          "column": "17",
          "line": "1136",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCLUT",
        "location": {
          "column": "17",
          "line": "1137",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA2D_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA2D_TypeDef",
    "location": {
      "column": "3",
      "line": "1138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ETH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACCR",
        "location": {
          "column": "17",
          "line": "1229",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFFR",
        "location": {
          "column": "17",
          "line": "1230",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTHR",
        "location": {
          "column": "17",
          "line": "1231",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACHTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTLR",
        "location": {
          "column": "17",
          "line": "1232",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACHTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIAR",
        "location": {
          "column": "17",
          "line": "1233",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACMIIAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIDR",
        "location": {
          "column": "17",
          "line": "1234",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACMIIDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFCR",
        "location": {
          "column": "17",
          "line": "1235",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACVLANTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACVLANTR",
        "location": {
          "column": "17",
          "line": "1236",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACVLANTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1237",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACRWUFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACRWUFFR",
        "location": {
          "column": "17",
          "line": "1238",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACRWUFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACPMTCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACPMTCSR",
        "location": {
          "column": "17",
          "line": "1239",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACPMTCSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1240",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACSR",
        "location": {
          "column": "17",
          "line": "1241",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACIMR",
        "location": {
          "column": "17",
          "line": "1242",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0HR",
        "location": {
          "column": "17",
          "line": "1243",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA0HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0LR",
        "location": {
          "column": "17",
          "line": "1244",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1HR",
        "location": {
          "column": "17",
          "line": "1245",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA1HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1LR",
        "location": {
          "column": "17",
          "line": "1246",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2HR",
        "location": {
          "column": "17",
          "line": "1247",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA2HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2LR",
        "location": {
          "column": "17",
          "line": "1248",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3HR",
        "location": {
          "column": "17",
          "line": "1249",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA3HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3LR",
        "location": {
          "column": "17",
          "line": "1250",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MACA3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1251",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCCR",
        "location": {
          "column": "17",
          "line": "1252",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIR",
        "location": {
          "column": "17",
          "line": "1253",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCRIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIR",
        "location": {
          "column": "17",
          "line": "1254",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCTIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIMR",
        "location": {
          "column": "17",
          "line": "1255",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCRIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIMR",
        "location": {
          "column": "17",
          "line": "1256",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCTIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1257",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFSCCR",
        "location": {
          "column": "17",
          "line": "1258",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCTGFSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFMSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFMSCCR",
        "location": {
          "column": "17",
          "line": "1259",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCTGFMSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1260",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFCR",
        "location": {
          "column": "17",
          "line": "1261",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCTGFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1262",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFCECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFCECR",
        "location": {
          "column": "17",
          "line": "1263",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCRFCECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFAECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFAECR",
        "location": {
          "column": "17",
          "line": "1264",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCRFAECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1265",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRGUFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRGUFCR",
        "location": {
          "column": "17",
          "line": "1266",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MMCRGUFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1267",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSCR",
        "location": {
          "column": "17",
          "line": "1268",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPSSIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPSSIR",
        "location": {
          "column": "17",
          "line": "1269",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPSSIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHR",
        "location": {
          "column": "17",
          "line": "1270",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLR",
        "location": {
          "column": "17",
          "line": "1271",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHUR",
        "location": {
          "column": "17",
          "line": "1272",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSHUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLUR",
        "location": {
          "column": "17",
          "line": "1273",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSLUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSAR",
        "location": {
          "column": "17",
          "line": "1274",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTHR",
        "location": {
          "column": "17",
          "line": "1275",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTLR",
        "location": {
          "column": "17",
          "line": "1276",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1277",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSSR",
        "location": {
          "column": "17",
          "line": "1278",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PTPTSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1279",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMABMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMABMR",
        "location": {
          "column": "17",
          "line": "1280",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMABMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATPDR",
        "location": {
          "column": "17",
          "line": "1281",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMATPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARPDR",
        "location": {
          "column": "17",
          "line": "1282",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMARPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARDLAR",
        "location": {
          "column": "17",
          "line": "1283",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMARDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATDLAR",
        "location": {
          "column": "17",
          "line": "1284",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMATDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMASR",
        "location": {
          "column": "17",
          "line": "1285",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMASR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAOMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAOMR",
        "location": {
          "column": "17",
          "line": "1286",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMAOMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAIER",
        "location": {
          "column": "17",
          "line": "1287",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMAIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAMFBOCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAMFBOCR",
        "location": {
          "column": "17",
          "line": "1288",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMAMFBOCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARSWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARSWTR",
        "location": {
          "column": "17",
          "line": "1289",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMARSWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1290",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTDR",
        "location": {
          "column": "17",
          "line": "1291",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMACHTDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRDR",
        "location": {
          "column": "17",
          "line": "1292",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMACHRDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTBAR",
        "location": {
          "column": "17",
          "line": "1293",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMACHTBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRBAR",
        "location": {
          "column": "17",
          "line": "1294",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMACHRBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ETH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ETH_TypeDef",
    "location": {
      "column": "3",
      "line": "1295",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1303",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "1304",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "1305",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "1306",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "1307",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1308",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@EXTI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct EXTI_TypeDef",
    "location": {
      "column": "3",
      "line": "1309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "1317",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "1318",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "1319",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1320",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1321",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR",
        "location": {
          "column": "17",
          "line": "1322",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OPTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR1",
        "location": {
          "column": "17",
          "line": "1323",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OPTCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FLASH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FLASH_TypeDef",
    "location": {
      "column": "3",
      "line": "1324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1_TypeDef@FI@BTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTCR",
        "location": {
          "column": "17",
          "line": "1333",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1331_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FSMC_Bank1_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FSMC_Bank1_TypeDef",
    "location": {
      "column": "3",
      "line": "1334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1E_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1E_TypeDef@FI@BWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BWTR",
        "location": {
          "column": "17",
          "line": "1342",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1340_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FSMC_Bank1E_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FSMC_Bank1E_TypeDef",
    "location": {
      "column": "3",
      "line": "1343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1E_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank2_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR2",
        "location": {
          "column": "17",
          "line": "1351",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "1352",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PMEM2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM2",
        "location": {
          "column": "17",
          "line": "1353",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PMEM2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PATT2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT2",
        "location": {
          "column": "17",
          "line": "1354",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PATT2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1355",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@ECCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ECCR2",
        "location": {
          "column": "17",
          "line": "1356",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ECCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1349_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FSMC_Bank2_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FSMC_Bank2_TypeDef",
    "location": {
      "column": "3",
      "line": "1357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank2_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank3_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR3",
        "location": {
          "column": "17",
          "line": "1365",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@SR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR3",
        "location": {
          "column": "17",
          "line": "1366",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PMEM3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM3",
        "location": {
          "column": "17",
          "line": "1367",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PMEM3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PATT3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT3",
        "location": {
          "column": "17",
          "line": "1368",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PATT3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1369",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@ECCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ECCR3",
        "location": {
          "column": "17",
          "line": "1370",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ECCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1363_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FSMC_Bank3_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FSMC_Bank3_TypeDef",
    "location": {
      "column": "3",
      "line": "1371",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank3_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank4_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR4",
        "location": {
          "column": "17",
          "line": "1379",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1377_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@SR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR4",
        "location": {
          "column": "17",
          "line": "1380",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1377_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PMEM4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM4",
        "location": {
          "column": "17",
          "line": "1381",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PMEM4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1377_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PATT4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT4",
        "location": {
          "column": "17",
          "line": "1382",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PATT4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1377_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PIO4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PIO4",
        "location": {
          "column": "17",
          "line": "1383",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PIO4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1377_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FSMC_Bank4_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FSMC_Bank4_TypeDef",
    "location": {
      "column": "3",
      "line": "1384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank4_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MODER",
        "location": {
          "column": "17",
          "line": "1467",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MODER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OTYPER",
        "location": {
          "column": "17",
          "line": "1468",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OTYPER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OSPEEDR",
        "location": {
          "column": "17",
          "line": "1469",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OSPEEDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PUPDR",
        "location": {
          "column": "17",
          "line": "1470",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PUPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "1471",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "1472",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "17",
          "line": "1473",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "1474",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFR",
        "location": {
          "column": "17",
          "line": "1475",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@GPIO_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct GPIO_TypeDef",
    "location": {
      "column": "3",
      "line": "1476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MEMRMP",
        "location": {
          "column": "17",
          "line": "1484",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MEMRMP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMC",
        "location": {
          "column": "17",
          "line": "1485",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PMC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "1486",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1494",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMPCR",
        "location": {
          "column": "17",
          "line": "1495",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CMPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SYSCFG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SYSCFG_TypeDef",
    "location": {
      "column": "3",
      "line": "1500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1508",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1509",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1510",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1511",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "1512",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1513",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "1514",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1515",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1516",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1517",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "1518",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1519",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "1520",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1521",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "1522",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1523",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "1524",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1525",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@FLTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FLTR",
        "location": {
          "column": "17",
          "line": "1526",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FLTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1527",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@I2C_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct I2C_TypeDef",
    "location": {
      "column": "3",
      "line": "1528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "1557",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1558",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "1559",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1560",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@IWDG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct IWDG_TypeDef",
    "location": {
      "column": "3",
      "line": "1561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1569",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCR",
        "location": {
          "column": "17",
          "line": "1570",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BPCR",
        "location": {
          "column": "17",
          "line": "1571",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@AWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AWCR",
        "location": {
          "column": "17",
          "line": "1572",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@TWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TWCR",
        "location": {
          "column": "17",
          "line": "1573",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1574",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1575",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SRCR",
        "location": {
          "column": "17",
          "line": "1576",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1577",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BCCR",
        "location": {
          "column": "17",
          "line": "1578",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1579",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1580",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1581",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1582",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@LIPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIPCR",
        "location": {
          "column": "17",
          "line": "1583",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "LIPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPSR",
        "location": {
          "column": "17",
          "line": "1584",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CPSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CDSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDSR",
        "location": {
          "column": "17",
          "line": "1585",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CDSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@LTDC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct LTDC_TypeDef",
    "location": {
      "column": "3",
      "line": "1586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_Layer_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1594",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WHPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WHPCR",
        "location": {
          "column": "17",
          "line": "1595",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "WHPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WVPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WVPCR",
        "location": {
          "column": "17",
          "line": "1596",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "WVPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKCR",
        "location": {
          "column": "17",
          "line": "1597",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@PFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFCR",
        "location": {
          "column": "17",
          "line": "1598",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CACR",
        "location": {
          "column": "17",
          "line": "1599",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@DCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCCR",
        "location": {
          "column": "17",
          "line": "1600",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@BFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFCR",
        "location": {
          "column": "17",
          "line": "1601",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1602",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBAR",
        "location": {
          "column": "17",
          "line": "1603",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CFBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLR",
        "location": {
          "column": "17",
          "line": "1604",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CFBLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLNR",
        "location": {
          "column": "17",
          "line": "1605",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CFBLNR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1606",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CLUTWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLUTWR",
        "location": {
          "column": "17",
          "line": "1607",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CLUTWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@LTDC_Layer_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct LTDC_Layer_TypeDef",
    "location": {
      "column": "3",
      "line": "1609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_Layer_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1615",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1617",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1615_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1618",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1615_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@PWR_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct PWR_TypeDef",
    "location": {
      "column": "3",
      "line": "1619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1627",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLCFGR",
        "location": {
          "column": "17",
          "line": "1628",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PLLCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "1629",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "1630",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1RSTR",
        "location": {
          "column": "17",
          "line": "1631",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2RSTR",
        "location": {
          "column": "17",
          "line": "1632",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3RSTR",
        "location": {
          "column": "17",
          "line": "1633",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB3RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1634",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "1635",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "1636",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1637",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1ENR",
        "location": {
          "column": "17",
          "line": "1638",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2ENR",
        "location": {
          "column": "17",
          "line": "1639",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3ENR",
        "location": {
          "column": "17",
          "line": "1640",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB3ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1641",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "1642",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "1643",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1644",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1LPENR",
        "location": {
          "column": "17",
          "line": "1645",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2LPENR",
        "location": {
          "column": "17",
          "line": "1646",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3LPENR",
        "location": {
          "column": "17",
          "line": "1647",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "AHB3LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1648",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1LPENR",
        "location": {
          "column": "17",
          "line": "1649",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2LPENR",
        "location": {
          "column": "17",
          "line": "1650",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "APB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1651",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "1652",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1653",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1654",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCGR",
        "location": {
          "column": "17",
          "line": "1655",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SSCGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLI2SCFGR",
        "location": {
          "column": "17",
          "line": "1656",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PLLI2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLSAICFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLSAICFGR",
        "location": {
          "column": "17",
          "line": "1657",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PLLSAICFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR",
        "location": {
          "column": "17",
          "line": "1658",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCKCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CKGATENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKGATENR",
        "location": {
          "column": "17",
          "line": "1659",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CKGATENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR2",
        "location": {
          "column": "17",
          "line": "1660",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCKCFGR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RCC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RCC_TypeDef",
    "location": {
      "column": "3",
      "line": "1662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TR",
        "location": {
          "column": "17",
          "line": "1670",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1671",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1672",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1673",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRER",
        "location": {
          "column": "17",
          "line": "1674",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PRER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WUTR",
        "location": {
          "column": "17",
          "line": "1675",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "WUTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIBR",
        "location": {
          "column": "17",
          "line": "1676",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CALIBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMAR",
        "location": {
          "column": "17",
          "line": "1677",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ALRMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBR",
        "location": {
          "column": "17",
          "line": "1678",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ALRMBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WPR",
        "location": {
          "column": "17",
          "line": "1679",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "WPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSR",
        "location": {
          "column": "17",
          "line": "1680",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHIFTR",
        "location": {
          "column": "17",
          "line": "1681",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SHIFTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSTR",
        "location": {
          "column": "17",
          "line": "1682",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSDR",
        "location": {
          "column": "17",
          "line": "1683",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TSDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSSSR",
        "location": {
          "column": "17",
          "line": "1684",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TSSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALR",
        "location": {
          "column": "17",
          "line": "1685",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CALR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TAFCR",
        "location": {
          "column": "17",
          "line": "1686",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TAFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMASSR",
        "location": {
          "column": "17",
          "line": "1687",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ALRMASSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBSSR",
        "location": {
          "column": "17",
          "line": "1688",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ALRMBSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "12",
          "line": "1689",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP0R",
        "location": {
          "column": "17",
          "line": "1690",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP1R",
        "location": {
          "column": "17",
          "line": "1691",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP2R",
        "location": {
          "column": "17",
          "line": "1692",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP3R",
        "location": {
          "column": "17",
          "line": "1693",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP4R",
        "location": {
          "column": "17",
          "line": "1694",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP5R",
        "location": {
          "column": "17",
          "line": "1695",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP6R",
        "location": {
          "column": "17",
          "line": "1696",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP7R",
        "location": {
          "column": "17",
          "line": "1697",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP8R",
        "location": {
          "column": "17",
          "line": "1698",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP8R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP9R",
        "location": {
          "column": "17",
          "line": "1699",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP9R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP10R",
        "location": {
          "column": "17",
          "line": "1700",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP10R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP11R",
        "location": {
          "column": "17",
          "line": "1701",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP11R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP12R",
        "location": {
          "column": "17",
          "line": "1702",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP12R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP13R",
        "location": {
          "column": "17",
          "line": "1703",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP13R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP14R",
        "location": {
          "column": "17",
          "line": "1704",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP14R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP15R",
        "location": {
          "column": "17",
          "line": "1705",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP15R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP16R",
        "location": {
          "column": "17",
          "line": "1706",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP16R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP17R",
        "location": {
          "column": "17",
          "line": "1707",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP17R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP18R",
        "location": {
          "column": "17",
          "line": "1708",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP18R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP19R",
        "location": {
          "column": "17",
          "line": "1709",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BKP19R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RTC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RTC_TypeDef",
    "location": {
      "column": "3",
      "line": "1710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1719",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1717_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SAI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SAI_TypeDef",
    "location": {
      "column": "3",
      "line": "1720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_Block_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1722",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1724",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1725",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@FRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FRCR",
        "location": {
          "column": "17",
          "line": "1726",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SLOTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLOTR",
        "location": {
          "column": "17",
          "line": "1727",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SLOTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1728",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1729",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CLRFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLRFR",
        "location": {
          "column": "17",
          "line": "1730",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CLRFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1731",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SAI_Block_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SAI_Block_TypeDef",
    "location": {
      "column": "3",
      "line": "1732",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_Block_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "POWER",
        "location": {
          "column": "17",
          "line": "1740",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "POWER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLKCR",
        "location": {
          "column": "17",
          "line": "1741",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CLKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARG",
        "location": {
          "column": "17",
          "line": "1742",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ARG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMD",
        "location": {
          "column": "17",
          "line": "1743",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESPCMD",
        "location": {
          "column": "17",
          "line": "1744",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESPCMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP1",
        "location": {
          "column": "17",
          "line": "1745",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP2",
        "location": {
          "column": "17",
          "line": "1746",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP3",
        "location": {
          "column": "17",
          "line": "1747",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP4",
        "location": {
          "column": "17",
          "line": "1748",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESP4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTIMER",
        "location": {
          "column": "17",
          "line": "1749",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DTIMER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLEN",
        "location": {
          "column": "17",
          "line": "1750",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DLEN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTRL",
        "location": {
          "column": "17",
          "line": "1751",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCTRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCOUNT",
        "location": {
          "column": "17",
          "line": "1752",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCOUNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@STA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STA",
        "location": {
          "column": "17",
          "line": "1753",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "STA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1754",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK",
        "location": {
          "column": "17",
          "line": "1755",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MASK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1756",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFOCNT",
        "location": {
          "column": "17",
          "line": "1757",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FIFOCNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1758",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO",
        "location": {
          "column": "17",
          "line": "1759",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "FIFO",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SDIO_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SDIO_TypeDef",
    "location": {
      "column": "3",
      "line": "1760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1768",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1769",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1770",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1771",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1772",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1773",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1774",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1775",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "1776",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1777",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "1778",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1779",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "1780",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1781",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SCFGR",
        "location": {
          "column": "17",
          "line": "1782",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1783",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SPR",
        "location": {
          "column": "17",
          "line": "1784",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "I2SPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1785",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SPI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SPI_TypeDef",
    "location": {
      "column": "3",
      "line": "1786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1854",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1855",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1856",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1857",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "1858",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1859",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "1860",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1861",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1862",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1863",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "1864",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1865",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "1866",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1867",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "1868",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1869",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "1870",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1871",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "1872",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "1873",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1874",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "1875",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "1876",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1877",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "1878",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "1879",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "1880",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "1881",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "1882",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "17",
          "line": "1883",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "1884",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "17",
          "line": "1885",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "1886",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "17",
          "line": "1887",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "1888",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "17",
          "line": "1889",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@TIM_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct TIM_TypeDef",
    "location": {
      "column": "3",
      "line": "1890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1898",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1899",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1900",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1901",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "1902",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1903",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1904",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1905",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1906",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1907",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "1908",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1909",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "1910",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1911",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@USART_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct USART_TypeDef",
    "location": {
      "column": "3",
      "line": "1912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1920",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "1921",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1922",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@WWDG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct WWDG_TypeDef",
    "location": {
      "column": "3",
      "line": "1923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1931",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1932",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1933",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DOUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOUT",
        "location": {
          "column": "17",
          "line": "1934",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DOUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DMACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACR",
        "location": {
          "column": "17",
          "line": "1935",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DMACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IMSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMSCR",
        "location": {
          "column": "17",
          "line": "1936",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IMSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1937",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1938",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0LR",
        "location": {
          "column": "17",
          "line": "1939",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0RR",
        "location": {
          "column": "17",
          "line": "1940",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1LR",
        "location": {
          "column": "17",
          "line": "1941",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1RR",
        "location": {
          "column": "17",
          "line": "1942",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2LR",
        "location": {
          "column": "17",
          "line": "1943",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2RR",
        "location": {
          "column": "17",
          "line": "1944",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K2RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3LR",
        "location": {
          "column": "17",
          "line": "1945",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3RR",
        "location": {
          "column": "17",
          "line": "1946",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "K3RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0LR",
        "location": {
          "column": "17",
          "line": "1947",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IV0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0RR",
        "location": {
          "column": "17",
          "line": "1948",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IV0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1LR",
        "location": {
          "column": "17",
          "line": "1949",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IV1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1RR",
        "location": {
          "column": "17",
          "line": "1950",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IV1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM0R",
        "location": {
          "column": "17",
          "line": "1951",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM1R",
        "location": {
          "column": "17",
          "line": "1952",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM2R",
        "location": {
          "column": "17",
          "line": "1953",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM3R",
        "location": {
          "column": "17",
          "line": "1954",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM4R",
        "location": {
          "column": "17",
          "line": "1955",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM5R",
        "location": {
          "column": "17",
          "line": "1956",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM6R",
        "location": {
          "column": "17",
          "line": "1957",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM7R",
        "location": {
          "column": "17",
          "line": "1958",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCMCCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM0R",
        "location": {
          "column": "17",
          "line": "1959",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM1R",
        "location": {
          "column": "17",
          "line": "1960",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM2R",
        "location": {
          "column": "17",
          "line": "1961",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM3R",
        "location": {
          "column": "17",
          "line": "1962",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM4R",
        "location": {
          "column": "17",
          "line": "1963",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM5R",
        "location": {
          "column": "17",
          "line": "1964",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM6R",
        "location": {
          "column": "17",
          "line": "1965",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM7R",
        "location": {
          "column": "17",
          "line": "1966",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSGCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CRYP_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CRYP_TypeDef",
    "location": {
      "column": "3",
      "line": "1967",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1975",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@DIN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIN",
        "location": {
          "column": "17",
          "line": "1976",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DIN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@STR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STR",
        "location": {
          "column": "17",
          "line": "1977",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "STR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1978",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1979",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1980",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1981",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1982",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@HASH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct HASH_TypeDef",
    "location": {
      "column": "3",
      "line": "1983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_DIGEST_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_DIGEST_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1991",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1989_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@HASH_DIGEST_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct HASH_DIGEST_TypeDef",
    "location": {
      "column": "3",
      "line": "1992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RNG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RNG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "2000",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "2001",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "2002",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RNG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RNG_TypeDef",
    "location": {
      "column": "3",
      "line": "2003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155281@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "2030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155418@macro@CCMDATARAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BASE",
    "location": {
      "column": "9",
      "line": "2031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155555@macro@SRAM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BASE",
    "location": {
      "column": "9",
      "line": "2032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155801@macro@SRAM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM2_BASE",
    "location": {
      "column": "9",
      "line": "2034",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155938@macro@SRAM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM3_BASE",
    "location": {
      "column": "9",
      "line": "2035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156688@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156990@macro@BKPSRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BASE",
    "location": {
      "column": "9",
      "line": "2045",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "BKPSRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@157361@macro@FSMC_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_R_BASE",
    "location": {
      "column": "9",
      "line": "2049",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158219@macro@CCMDATARAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158359@macro@SRAM1_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BB_BASE",
    "location": {
      "column": "9",
      "line": "2061",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM1_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158608@macro@SRAM2_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM2_BB_BASE",
    "location": {
      "column": "9",
      "line": "2063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM2_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158748@macro@SRAM3_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM3_BB_BASE",
    "location": {
      "column": "9",
      "line": "2064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM3_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159510@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "2072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159650@macro@BKPSRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "BKPSRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159814@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "2076",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159856@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159936@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159979@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160037@macro@AHB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2083",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "AHB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160095@macro@AHB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "AHB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160181@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "2087",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160239@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160297@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "2089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160355@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "2090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160413@macro@TIM6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_BASE",
    "location": {
      "column": "9",
      "line": "2091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160471@macro@TIM7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7_BASE",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160686@macro@TIM12_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12_BASE",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM12_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160744@macro@TIM13_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13_BASE",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM13_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160802@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "2098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160860@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "2099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160918@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "2100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160976@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161034@macro@I2S2ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext_BASE",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2S2ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161092@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161150@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161318@macro@I2S3ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext_BASE",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2S3ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161376@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161434@macro@USART3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3_BASE",
    "location": {
      "column": "9",
      "line": "2110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161492@macro@UART4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4_BASE",
    "location": {
      "column": "9",
      "line": "2111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161550@macro@UART5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5_BASE",
    "location": {
      "column": "9",
      "line": "2112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161608@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161666@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161724@macro@I2C3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3_BASE",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162017@macro@CAN1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1_BASE",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162075@macro@CAN2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2_BASE",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162361@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "2127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162419@macro@DAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_BASE",
    "location": {
      "column": "9",
      "line": "2128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162477@macro@UART7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7_BASE",
    "location": {
      "column": "9",
      "line": "2129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162535@macro@UART8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8_BASE",
    "location": {
      "column": "9",
      "line": "2130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162621@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162679@macro@TIM8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BASE",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162737@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "2135",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162795@macro@USART6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6_BASE",
    "location": {
      "column": "9",
      "line": "2136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162853@macro@UART9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9_BASE",
    "location": {
      "column": "9",
      "line": "2137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162912@macro@UART10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10_BASE",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162971@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "2139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163029@macro@ADC2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2_BASE",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163087@macro@ADC3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3_BASE",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163145@macro@ADC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_BASE",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163203@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163261@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163319@macro@SPI4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4_BASE",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163377@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163435@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163493@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163551@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163609@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163667@macro@SPI5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5_BASE",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163725@macro@SPI6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6_BASE",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163783@macro@SAI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_BASE",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163841@macro@SAI1_Block_A_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A_BASE",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163892@macro@SAI1_Block_B_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B_BASE",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164155@macro@LTDC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BASE",
    "location": {
      "column": "9",
      "line": "2161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164213@macro@LTDC_Layer1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1_BASE",
    "location": {
      "column": "9",
      "line": "2162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164263@macro@LTDC_Layer2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2_BASE",
    "location": {
      "column": "9",
      "line": "2163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166219@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "2202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166277@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "2203",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166335@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "2204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166393@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "2205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166451@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "2206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166509@macro@GPIOF_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF_BASE",
    "location": {
      "column": "9",
      "line": "2207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOF_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166567@macro@GPIOG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG_BASE",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166625@macro@GPIOH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH_BASE",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166683@macro@GPIOI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI_BASE",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166741@macro@GPIOJ_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ_BASE",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOJ_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166799@macro@GPIOK_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK_BASE",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOK_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166857@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166915@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166973@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167031@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167089@macro@DMA1_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167140@macro@DMA1_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167191@macro@DMA1_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167242@macro@DMA1_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167293@macro@DMA1_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167344@macro@DMA1_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167395@macro@DMA1_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167446@macro@DMA1_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167497@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167555@macro@DMA2_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167606@macro@DMA2_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167657@macro@DMA2_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167708@macro@DMA2_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167759@macro@DMA2_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167810@macro@DMA2_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167861@macro@DMA2_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167912@macro@DMA2_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167963@macro@ETH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_BASE",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168021@macro@ETH_MAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MAC_BASE",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168063@macro@ETH_MMC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMC_BASE",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168114@macro@ETH_PTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTP_BASE",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168165@macro@ETH_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMA_BASE",
    "location": {
      "column": "9",
      "line": "2238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168216@macro@DMA2D_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BASE",
    "location": {
      "column": "9",
      "line": "2239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168302@macro@DCMI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_BASE",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168361@macro@CRYP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_BASE",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168420@macro@HASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_BASE",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168479@macro@HASH_DIGEST_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST_BASE",
    "location": {
      "column": "9",
      "line": "2245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168538@macro@RNG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_BASE",
    "location": {
      "column": "9",
      "line": "2246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168723@macro@FSMC_Bank1_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_R_BASE",
    "location": {
      "column": "9",
      "line": "2250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168777@macro@FSMC_Bank1E_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E_R_BASE",
    "location": {
      "column": "9",
      "line": "2251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1E_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168831@macro@FSMC_Bank2_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2_R_BASE",
    "location": {
      "column": "9",
      "line": "2252",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank2_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168885@macro@FSMC_Bank3_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3_R_BASE",
    "location": {
      "column": "9",
      "line": "2253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank3_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168939@macro@FSMC_Bank4_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4_R_BASE",
    "location": {
      "column": "9",
      "line": "2254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank4_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169654@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "2268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170034@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "2280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170091@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "2281",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170148@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "2282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170205@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "2283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170262@macro@TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6",
    "location": {
      "column": "9",
      "line": "2284",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170319@macro@TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170376@macro@TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170434@macro@TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170492@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170550@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170606@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170664@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "2291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170722@macro@I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext",
    "location": {
      "column": "9",
      "line": "2292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170782@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "2293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170839@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "2294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171012@macro@I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171072@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "2299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171133@macro@USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3",
    "location": {
      "column": "9",
      "line": "2300",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171194@macro@UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4",
    "location": {
      "column": "9",
      "line": "2301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171254@macro@UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5",
    "location": {
      "column": "9",
      "line": "2302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171314@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "2303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171371@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "2304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171428@macro@I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3",
    "location": {
      "column": "9",
      "line": "2305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171885@macro@CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1",
    "location": {
      "column": "9",
      "line": "2312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171942@macro@CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2",
    "location": {
      "column": "9",
      "line": "2313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172224@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "2320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172280@macro@DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC",
    "location": {
      "column": "9",
      "line": "2321",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172336@macro@UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7",
    "location": {
      "column": "9",
      "line": "2322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172396@macro@UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8",
    "location": {
      "column": "9",
      "line": "2323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172456@macro@UART9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9",
    "location": {
      "column": "9",
      "line": "2324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172516@macro@UART10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "UART10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172577@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172634@macro@TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172691@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172752@macro@USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172813@macro@ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172876@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172933@macro@ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172990@macro@ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173047@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173105@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173162@macro@SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173219@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173281@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173339@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "2339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173396@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "2340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173454@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173512@macro@SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173569@macro@SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6",
    "location": {
      "column": "9",
      "line": "2343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173626@macro@SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1",
    "location": {
      "column": "9",
      "line": "2344",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173683@macro@SAI1_Block_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173753@macro@SAI1_Block_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174072@macro@LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC",
    "location": {
      "column": "9",
      "line": "2352",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174129@macro@LTDC_Layer1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1",
    "location": {
      "column": "9",
      "line": "2353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174199@macro@LTDC_Layer2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2",
    "location": {
      "column": "9",
      "line": "2354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@175919@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "2380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@175978@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "2381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176037@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "2382",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176096@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "2383",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176155@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "2384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176214@macro@GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176273@macro@GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176332@macro@GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176391@macro@GPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176450@macro@GPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176509@macro@GPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK",
    "location": {
      "column": "9",
      "line": "2390",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176568@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176624@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176680@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176742@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176799@macro@DMA1_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176871@macro@DMA1_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1",
    "location": {
      "column": "9",
      "line": "2396",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176943@macro@DMA1_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2",
    "location": {
      "column": "9",
      "line": "2397",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177015@macro@DMA1_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3",
    "location": {
      "column": "9",
      "line": "2398",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177087@macro@DMA1_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4",
    "location": {
      "column": "9",
      "line": "2399",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177159@macro@DMA1_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177231@macro@DMA1_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177303@macro@DMA1_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177375@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177432@macro@DMA2_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177504@macro@DMA2_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1",
    "location": {
      "column": "9",
      "line": "2405",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177576@macro@DMA2_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2",
    "location": {
      "column": "9",
      "line": "2406",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177648@macro@DMA2_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177720@macro@DMA2_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177792@macro@DMA2_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177864@macro@DMA2_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177936@macro@DMA2_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7",
    "location": {
      "column": "9",
      "line": "2411",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178008@macro@ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH",
    "location": {
      "column": "9",
      "line": "2412",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178064@macro@DMA2D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178123@macro@DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178181@macro@CRYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178239@macro@HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178297@macro@HASH_DIGEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178369@macro@RNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178508@macro@FSMC_Bank1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1",
    "location": {
      "column": "9",
      "line": "2421",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178580@macro@FSMC_Bank1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E",
    "location": {
      "column": "9",
      "line": "2422",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178654@macro@FSMC_Bank2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2",
    "location": {
      "column": "9",
      "line": "2423",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178726@macro@FSMC_Bank3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3",
    "location": {
      "column": "9",
      "line": "2424",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178798@macro@FSMC_Bank4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4",
    "location": {
      "column": "9",
      "line": "2425",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_Bank4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179557@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "2437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180507@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "10",
      "line": "2461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180625@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "10",
      "line": "2462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180743@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "10",
      "line": "2463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180861@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "10",
      "line": "2464",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180979@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "10",
      "line": "2465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181097@macro@ADC_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR",
    "location": {
      "column": "10",
      "line": "2466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181299@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "10",
      "line": "2469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181436@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "10",
      "line": "2470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181525@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "10",
      "line": "2471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181614@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "10",
      "line": "2472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181703@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "10",
      "line": "2473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181792@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "10",
      "line": "2474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181881@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "10",
      "line": "2475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182018@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "10",
      "line": "2476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182155@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "10",
      "line": "2477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182292@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "10",
      "line": "2478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182429@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "10",
      "line": "2479",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182566@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "10",
      "line": "2480",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182703@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "10",
      "line": "2481",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182840@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "10",
      "line": "2482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182977@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "10",
      "line": "2483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183114@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "10",
      "line": "2484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183203@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "10",
      "line": "2485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183292@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "10",
      "line": "2486",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183381@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "10",
      "line": "2487",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183518@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "10",
      "line": "2488",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183655@macro@ADC_CR1_RES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES",
    "location": {
      "column": "10",
      "line": "2489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183792@macro@ADC_CR1_RES_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_0",
    "location": {
      "column": "10",
      "line": "2490",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183881@macro@ADC_CR1_RES_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_1",
    "location": {
      "column": "10",
      "line": "2491",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183970@macro@ADC_CR1_OVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE",
    "location": {
      "column": "10",
      "line": "2492",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR1_OVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184192@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "10",
      "line": "2495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184310@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "10",
      "line": "2496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184428@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "10",
      "line": "2497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184546@macro@ADC_CR2_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS",
    "location": {
      "column": "10",
      "line": "2498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184664@macro@ADC_CR2_EOCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS",
    "location": {
      "column": "10",
      "line": "2499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EOCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184782@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "10",
      "line": "2500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184900@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "10",
      "line": "2501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185044@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "2502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185133@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "2503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185222@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "2504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185311@macro@ADC_CR2_JEXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_3",
    "location": {
      "column": "10",
      "line": "2505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185400@macro@ADC_CR2_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN",
    "location": {
      "column": "10",
      "line": "2506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185558@macro@ADC_CR2_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "2507",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185647@macro@ADC_CR2_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "2508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185736@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "10",
      "line": "2509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185857@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "10",
      "line": "2510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185999@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "10",
      "line": "2511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186088@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "10",
      "line": "2512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186177@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "10",
      "line": "2513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186266@macro@ADC_CR2_EXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_3",
    "location": {
      "column": "10",
      "line": "2514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186355@macro@ADC_CR2_EXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN",
    "location": {
      "column": "10",
      "line": "2515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186511@macro@ADC_CR2_EXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_0",
    "location": {
      "column": "10",
      "line": "2516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186600@macro@ADC_CR2_EXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_1",
    "location": {
      "column": "10",
      "line": "2517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186689@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "10",
      "line": "2518",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186893@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "10",
      "line": "2521",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187027@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "10",
      "line": "2522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187116@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "10",
      "line": "2523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187205@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "10",
      "line": "2524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187294@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "10",
      "line": "2525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187428@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "10",
      "line": "2526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187517@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "10",
      "line": "2527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187606@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "10",
      "line": "2528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187695@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "10",
      "line": "2529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187829@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "10",
      "line": "2530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187918@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "10",
      "line": "2531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188007@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "10",
      "line": "2532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188096@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "10",
      "line": "2533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188230@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "10",
      "line": "2534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188319@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "10",
      "line": "2535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188408@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "10",
      "line": "2536",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188497@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "10",
      "line": "2537",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188631@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "10",
      "line": "2538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188720@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "10",
      "line": "2539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188809@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "10",
      "line": "2540",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188898@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "10",
      "line": "2541",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189032@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "10",
      "line": "2542",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189121@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "10",
      "line": "2543",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189210@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "10",
      "line": "2544",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189299@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "10",
      "line": "2545",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189433@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "10",
      "line": "2546",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189522@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "10",
      "line": "2547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189611@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "10",
      "line": "2548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189700@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "10",
      "line": "2549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189834@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "10",
      "line": "2550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189923@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "10",
      "line": "2551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190012@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "10",
      "line": "2552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190101@macro@ADC_SMPR1_SMP18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18",
    "location": {
      "column": "10",
      "line": "2553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190235@macro@ADC_SMPR1_SMP18_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_0",
    "location": {
      "column": "10",
      "line": "2554",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190324@macro@ADC_SMPR1_SMP18_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_1",
    "location": {
      "column": "10",
      "line": "2555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190413@macro@ADC_SMPR1_SMP18_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_2",
    "location": {
      "column": "10",
      "line": "2556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190586@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "10",
      "line": "2559",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190718@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "10",
      "line": "2560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190807@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "10",
      "line": "2561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190896@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "10",
      "line": "2562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190985@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "10",
      "line": "2563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191117@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "10",
      "line": "2564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191206@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "10",
      "line": "2565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191295@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "10",
      "line": "2566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191384@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "10",
      "line": "2567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191516@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "10",
      "line": "2568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191605@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "10",
      "line": "2569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191694@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "10",
      "line": "2570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191783@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "10",
      "line": "2571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191915@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "10",
      "line": "2572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192004@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "10",
      "line": "2573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192093@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "10",
      "line": "2574",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192182@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "10",
      "line": "2575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192314@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "10",
      "line": "2576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192403@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "10",
      "line": "2577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192492@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "10",
      "line": "2578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192581@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "10",
      "line": "2579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192713@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "10",
      "line": "2580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192802@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "10",
      "line": "2581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192891@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "10",
      "line": "2582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192980@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "10",
      "line": "2583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193112@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "10",
      "line": "2584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193201@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "10",
      "line": "2585",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193290@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "10",
      "line": "2586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193379@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "10",
      "line": "2587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193511@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "10",
      "line": "2588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193600@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "10",
      "line": "2589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193689@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "10",
      "line": "2590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193778@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "10",
      "line": "2591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193910@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "10",
      "line": "2592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193999@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "10",
      "line": "2593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194088@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "10",
      "line": "2594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194177@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "10",
      "line": "2595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194309@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "10",
      "line": "2596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194398@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "10",
      "line": "2597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194487@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "10",
      "line": "2598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194660@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "10",
      "line": "2601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194862@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "10",
      "line": "2604",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195064@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "10",
      "line": "2607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195266@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "10",
      "line": "2610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195468@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "10",
      "line": "2613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195666@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "10",
      "line": "2616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195863@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "10",
      "line": "2619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195999@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "10",
      "line": "2620",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196088@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "10",
      "line": "2621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196177@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "10",
      "line": "2622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196266@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "10",
      "line": "2623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196355@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "10",
      "line": "2624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196444@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "10",
      "line": "2625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196580@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "10",
      "line": "2626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196669@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "10",
      "line": "2627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196758@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "10",
      "line": "2628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196847@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "10",
      "line": "2629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196936@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "10",
      "line": "2630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197025@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "10",
      "line": "2631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197161@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "10",
      "line": "2632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197250@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "10",
      "line": "2633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197339@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "10",
      "line": "2634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197428@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "10",
      "line": "2635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197517@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "10",
      "line": "2636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197606@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "10",
      "line": "2637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197742@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "10",
      "line": "2638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197831@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "10",
      "line": "2639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197920@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "10",
      "line": "2640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198009@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "10",
      "line": "2641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198098@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "10",
      "line": "2642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198187@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "10",
      "line": "2643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198316@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "10",
      "line": "2644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198405@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "10",
      "line": "2645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198494@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "10",
      "line": "2646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198583@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "10",
      "line": "2647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198756@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "10",
      "line": "2650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198890@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "10",
      "line": "2651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198979@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "10",
      "line": "2652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199068@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "10",
      "line": "2653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199157@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "10",
      "line": "2654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199246@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "10",
      "line": "2655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199335@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "10",
      "line": "2656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199469@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "10",
      "line": "2657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199558@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "10",
      "line": "2658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199647@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "10",
      "line": "2659",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199736@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "10",
      "line": "2660",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199825@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "10",
      "line": "2661",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199914@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "10",
      "line": "2662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200048@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "10",
      "line": "2663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200137@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "10",
      "line": "2664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200226@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "10",
      "line": "2665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200315@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "10",
      "line": "2666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200404@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "10",
      "line": "2667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200493@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "10",
      "line": "2668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200629@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "10",
      "line": "2669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200718@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "10",
      "line": "2670",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200807@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "10",
      "line": "2671",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200896@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "10",
      "line": "2672",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200985@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "10",
      "line": "2673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201074@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "10",
      "line": "2674",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201210@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "10",
      "line": "2675",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201299@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "10",
      "line": "2676",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201388@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "10",
      "line": "2677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201477@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "10",
      "line": "2678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201566@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "10",
      "line": "2679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201655@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "10",
      "line": "2680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201791@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "10",
      "line": "2681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201880@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "10",
      "line": "2682",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201969@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "10",
      "line": "2683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202058@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "10",
      "line": "2684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202147@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "10",
      "line": "2685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202320@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "10",
      "line": "2688",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202454@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "10",
      "line": "2689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202543@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "10",
      "line": "2690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202632@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "10",
      "line": "2691",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202721@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "10",
      "line": "2692",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202810@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "10",
      "line": "2693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202899@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "10",
      "line": "2694",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203033@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "10",
      "line": "2695",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203122@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "10",
      "line": "2696",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203211@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "10",
      "line": "2697",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203300@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "10",
      "line": "2698",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203389@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "10",
      "line": "2699",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203478@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "10",
      "line": "2700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203612@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "10",
      "line": "2701",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203701@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "10",
      "line": "2702",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203790@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "10",
      "line": "2703",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203879@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "10",
      "line": "2704",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203968@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "10",
      "line": "2705",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204057@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "10",
      "line": "2706",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204191@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "10",
      "line": "2707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204280@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "10",
      "line": "2708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204369@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "10",
      "line": "2709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204458@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "10",
      "line": "2710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204547@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "10",
      "line": "2711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204636@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "10",
      "line": "2712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204770@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "10",
      "line": "2713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204859@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "10",
      "line": "2714",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204948@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "10",
      "line": "2715",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205037@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "10",
      "line": "2716",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205126@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "10",
      "line": "2717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205215@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "10",
      "line": "2718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205349@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "10",
      "line": "2719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205438@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "10",
      "line": "2720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205527@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "10",
      "line": "2721",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205616@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "10",
      "line": "2722",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205705@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "10",
      "line": "2723",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205878@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "10",
      "line": "2726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206014@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "10",
      "line": "2727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206103@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "10",
      "line": "2728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206192@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "10",
      "line": "2729",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206281@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "10",
      "line": "2730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206370@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "10",
      "line": "2731",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206459@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "10",
      "line": "2732",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206595@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "10",
      "line": "2733",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206684@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "10",
      "line": "2734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206773@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "10",
      "line": "2735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206862@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "10",
      "line": "2736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206951@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "10",
      "line": "2737",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207040@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "10",
      "line": "2738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207176@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "10",
      "line": "2739",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207265@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "10",
      "line": "2740",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207354@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "10",
      "line": "2741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207443@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "10",
      "line": "2742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207532@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "10",
      "line": "2743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207621@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "10",
      "line": "2744",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207757@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "10",
      "line": "2745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207846@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "10",
      "line": "2746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207935@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "10",
      "line": "2747",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208024@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "10",
      "line": "2748",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208113@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "10",
      "line": "2749",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208202@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "10",
      "line": "2750",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208325@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "10",
      "line": "2751",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208414@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "10",
      "line": "2752",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208587@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "10",
      "line": "2755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208768@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "10",
      "line": "2758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208949@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "10",
      "line": "2761",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209130@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "10",
      "line": "2764",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209311@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "10",
      "line": "2767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209407@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "10",
      "line": "2768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209584@macro@ADC_CSR_AWD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1",
    "location": {
      "column": "10",
      "line": "2771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209693@macro@ADC_CSR_EOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1",
    "location": {
      "column": "10",
      "line": "2772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209799@macro@ADC_CSR_JEOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1",
    "location": {
      "column": "10",
      "line": "2773",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209922@macro@ADC_CSR_JSTRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1",
    "location": {
      "column": "10",
      "line": "2774",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210038@macro@ADC_CSR_STRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1",
    "location": {
      "column": "10",
      "line": "2775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210153@macro@ADC_CSR_OVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1",
    "location": {
      "column": "10",
      "line": "2776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210259@macro@ADC_CSR_AWD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD2",
    "location": {
      "column": "10",
      "line": "2777",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210368@macro@ADC_CSR_EOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC2",
    "location": {
      "column": "10",
      "line": "2778",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210474@macro@ADC_CSR_JEOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC2",
    "location": {
      "column": "10",
      "line": "2779",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210597@macro@ADC_CSR_JSTRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT2",
    "location": {
      "column": "10",
      "line": "2780",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210713@macro@ADC_CSR_STRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT2",
    "location": {
      "column": "10",
      "line": "2781",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210828@macro@ADC_CSR_OVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR2",
    "location": {
      "column": "10",
      "line": "2782",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210934@macro@ADC_CSR_AWD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD3",
    "location": {
      "column": "10",
      "line": "2783",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211043@macro@ADC_CSR_EOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC3",
    "location": {
      "column": "10",
      "line": "2784",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211149@macro@ADC_CSR_JEOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC3",
    "location": {
      "column": "10",
      "line": "2785",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211272@macro@ADC_CSR_JSTRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT3",
    "location": {
      "column": "10",
      "line": "2786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211388@macro@ADC_CSR_STRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT3",
    "location": {
      "column": "10",
      "line": "2787",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211503@macro@ADC_CSR_OVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR3",
    "location": {
      "column": "10",
      "line": "2788",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211633@macro@ADC_CSR_DOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR1",
    "location": {
      "column": "10",
      "line": "2791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211693@macro@ADC_CSR_DOVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR2",
    "location": {
      "column": "10",
      "line": "2792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211753@macro@ADC_CSR_DOVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR3",
    "location": {
      "column": "10",
      "line": "2793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211897@macro@ADC_CCR_MULTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI",
    "location": {
      "column": "10",
      "line": "2796",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212023@macro@ADC_CCR_MULTI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_0",
    "location": {
      "column": "10",
      "line": "2797",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212112@macro@ADC_CCR_MULTI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_1",
    "location": {
      "column": "10",
      "line": "2798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212201@macro@ADC_CCR_MULTI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_2",
    "location": {
      "column": "10",
      "line": "2799",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212290@macro@ADC_CCR_MULTI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_3",
    "location": {
      "column": "10",
      "line": "2800",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212379@macro@ADC_CCR_MULTI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_4",
    "location": {
      "column": "10",
      "line": "2801",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212468@macro@ADC_CCR_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY",
    "location": {
      "column": "10",
      "line": "2802",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212601@macro@ADC_CCR_DELAY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_0",
    "location": {
      "column": "10",
      "line": "2803",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212690@macro@ADC_CCR_DELAY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_1",
    "location": {
      "column": "10",
      "line": "2804",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212779@macro@ADC_CCR_DELAY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_2",
    "location": {
      "column": "10",
      "line": "2805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212868@macro@ADC_CCR_DELAY_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_3",
    "location": {
      "column": "10",
      "line": "2806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212957@macro@ADC_CCR_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS",
    "location": {
      "column": "10",
      "line": "2807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213079@macro@ADC_CCR_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA",
    "location": {
      "column": "10",
      "line": "2808",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213218@macro@ADC_CCR_DMA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_0",
    "location": {
      "column": "10",
      "line": "2809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213307@macro@ADC_CCR_DMA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_1",
    "location": {
      "column": "10",
      "line": "2810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213396@macro@ADC_CCR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE",
    "location": {
      "column": "10",
      "line": "2811",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213512@macro@ADC_CCR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_0",
    "location": {
      "column": "10",
      "line": "2812",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213601@macro@ADC_CCR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_1",
    "location": {
      "column": "10",
      "line": "2813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213690@macro@ADC_CCR_VBATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE",
    "location": {
      "column": "10",
      "line": "2814",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_VBATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213785@macro@ADC_CCR_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE",
    "location": {
      "column": "10",
      "line": "2815",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CCR_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213990@macro@ADC_CDR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1",
    "location": {
      "column": "10",
      "line": "2818",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214115@macro@ADC_CDR_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2",
    "location": {
      "column": "10",
      "line": "2819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214775@macro@CAN_MCR_INRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_INRQ",
    "location": {
      "column": "10",
      "line": "2828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_INRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214881@macro@CAN_MCR_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_SLEEP",
    "location": {
      "column": "10",
      "line": "2829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214983@macro@CAN_MCR_TXFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TXFP",
    "location": {
      "column": "10",
      "line": "2830",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TXFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215089@macro@CAN_MCR_RFLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RFLM",
    "location": {
      "column": "10",
      "line": "2831",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RFLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215197@macro@CAN_MCR_NART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_NART",
    "location": {
      "column": "10",
      "line": "2832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_NART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215308@macro@CAN_MCR_AWUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_AWUM",
    "location": {
      "column": "10",
      "line": "2833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_AWUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215413@macro@CAN_MCR_ABOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_ABOM",
    "location": {
      "column": "10",
      "line": "2834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_ABOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215525@macro@CAN_MCR_TTCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TTCM",
    "location": {
      "column": "10",
      "line": "2835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TTCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215642@macro@CAN_MCR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RESET",
    "location": {
      "column": "10",
      "line": "2836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215837@macro@CAN_MSR_INAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_INAK",
    "location": {
      "column": "10",
      "line": "2839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_INAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215947@macro@CAN_MSR_SLAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAK",
    "location": {
      "column": "10",
      "line": "2840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216048@macro@CAN_MSR_ERRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_ERRI",
    "location": {
      "column": "10",
      "line": "2841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_ERRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216147@macro@CAN_MSR_WKUI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_WKUI",
    "location": {
      "column": "10",
      "line": "2842",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_WKUI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216247@macro@CAN_MSR_SLAKI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAKI",
    "location": {
      "column": "10",
      "line": "2843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAKI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216358@macro@CAN_MSR_TXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_TXM",
    "location": {
      "column": "10",
      "line": "2844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_TXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216455@macro@CAN_MSR_RXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RXM",
    "location": {
      "column": "10",
      "line": "2845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216551@macro@CAN_MSR_SAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SAMP",
    "location": {
      "column": "10",
      "line": "2846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216652@macro@CAN_MSR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RX",
    "location": {
      "column": "10",
      "line": "2847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216833@macro@CAN_TSR_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP0",
    "location": {
      "column": "10",
      "line": "2850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216943@macro@CAN_TSR_TXOK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK0",
    "location": {
      "column": "10",
      "line": "2851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217054@macro@CAN_TSR_ALST0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST0",
    "location": {
      "column": "10",
      "line": "2852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217167@macro@CAN_TSR_TERR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR0",
    "location": {
      "column": "10",
      "line": "2853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217281@macro@CAN_TSR_ABRQ0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ0",
    "location": {
      "column": "10",
      "line": "2854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217391@macro@CAN_TSR_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP1",
    "location": {
      "column": "10",
      "line": "2855",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217501@macro@CAN_TSR_TXOK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK1",
    "location": {
      "column": "10",
      "line": "2856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217612@macro@CAN_TSR_ALST1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST1",
    "location": {
      "column": "10",
      "line": "2857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217725@macro@CAN_TSR_TERR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR1",
    "location": {
      "column": "10",
      "line": "2858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217839@macro@CAN_TSR_ABRQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ1",
    "location": {
      "column": "10",
      "line": "2859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217950@macro@CAN_TSR_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP2",
    "location": {
      "column": "10",
      "line": "2860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218060@macro@CAN_TSR_TXOK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK2",
    "location": {
      "column": "10",
      "line": "2861",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218172@macro@CAN_TSR_ALST2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST2",
    "location": {
      "column": "10",
      "line": "2862",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218286@macro@CAN_TSR_TERR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR2",
    "location": {
      "column": "10",
      "line": "2863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218401@macro@CAN_TSR_ABRQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ2",
    "location": {
      "column": "10",
      "line": "2864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218512@macro@CAN_TSR_CODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_CODE",
    "location": {
      "column": "10",
      "line": "2865",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_CODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218610@macro@CAN_TSR_TME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME",
    "location": {
      "column": "10",
      "line": "2867",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218707@macro@CAN_TSR_TME0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME0",
    "location": {
      "column": "10",
      "line": "2868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218815@macro@CAN_TSR_TME1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME1",
    "location": {
      "column": "10",
      "line": "2869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218923@macro@CAN_TSR_TME2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME2",
    "location": {
      "column": "10",
      "line": "2870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219033@macro@CAN_TSR_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW",
    "location": {
      "column": "10",
      "line": "2872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219130@macro@CAN_TSR_LOW0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW0",
    "location": {
      "column": "10",
      "line": "2873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219248@macro@CAN_TSR_LOW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW1",
    "location": {
      "column": "10",
      "line": "2874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219366@macro@CAN_TSR_LOW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW2",
    "location": {
      "column": "10",
      "line": "2875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219568@macro@CAN_RF0R_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FMP0",
    "location": {
      "column": "10",
      "line": "2878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219674@macro@CAN_RF0R_FULL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FULL0",
    "location": {
      "column": "10",
      "line": "2879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FULL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219769@macro@CAN_RF0R_FOVR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FOVR0",
    "location": {
      "column": "10",
      "line": "2880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FOVR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219867@macro@CAN_RF0R_RFOM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_RFOM0",
    "location": {
      "column": "10",
      "line": "2881",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_RFOM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220064@macro@CAN_RF1R_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FMP1",
    "location": {
      "column": "10",
      "line": "2884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220170@macro@CAN_RF1R_FULL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FULL1",
    "location": {
      "column": "10",
      "line": "2885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FULL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220265@macro@CAN_RF1R_FOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FOVR1",
    "location": {
      "column": "10",
      "line": "2886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220363@macro@CAN_RF1R_RFOM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_RFOM1",
    "location": {
      "column": "10",
      "line": "2887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_RFOM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220560@macro@CAN_IER_TMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_TMEIE",
    "location": {
      "column": "10",
      "line": "2890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_TMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220683@macro@CAN_IER_FMPIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE0",
    "location": {
      "column": "10",
      "line": "2891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220804@macro@CAN_IER_FFIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE0",
    "location": {
      "column": "10",
      "line": "2892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220914@macro@CAN_IER_FOVIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE0",
    "location": {
      "column": "10",
      "line": "2893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221027@macro@CAN_IER_FMPIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE1",
    "location": {
      "column": "10",
      "line": "2894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221148@macro@CAN_IER_FFIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE1",
    "location": {
      "column": "10",
      "line": "2895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221258@macro@CAN_IER_FOVIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE1",
    "location": {
      "column": "10",
      "line": "2896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221371@macro@CAN_IER_EWGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EWGIE",
    "location": {
      "column": "10",
      "line": "2897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_EWGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221485@macro@CAN_IER_EPVIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EPVIE",
    "location": {
      "column": "10",
      "line": "2898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_EPVIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221599@macro@CAN_IER_BOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_BOFIE",
    "location": {
      "column": "10",
      "line": "2899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_BOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221707@macro@CAN_IER_LECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_LECIE",
    "location": {
      "column": "10",
      "line": "2900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_LECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221823@macro@CAN_IER_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_ERRIE",
    "location": {
      "column": "10",
      "line": "2901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221929@macro@CAN_IER_WKUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_WKUIE",
    "location": {
      "column": "10",
      "line": "2902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_WKUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222036@macro@CAN_IER_SLKIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_SLKIE",
    "location": {
      "column": "10",
      "line": "2903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_IER_SLKIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222226@macro@CAN_ESR_EWGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EWGF",
    "location": {
      "column": "10",
      "line": "2906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EWGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222328@macro@CAN_ESR_EPVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EPVF",
    "location": {
      "column": "10",
      "line": "2907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EPVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222430@macro@CAN_ESR_BOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_BOFF",
    "location": {
      "column": "10",
      "line": "2908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_BOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222528@macro@CAN_ESR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC",
    "location": {
      "column": "10",
      "line": "2910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222643@macro@CAN_ESR_LEC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_0",
    "location": {
      "column": "10",
      "line": "2911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222732@macro@CAN_ESR_LEC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_1",
    "location": {
      "column": "10",
      "line": "2912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222821@macro@CAN_ESR_LEC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_2",
    "location": {
      "column": "10",
      "line": "2913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222912@macro@CAN_ESR_TEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_TEC",
    "location": {
      "column": "10",
      "line": "2915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_TEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223054@macro@CAN_ESR_REC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_REC",
    "location": {
      "column": "10",
      "line": "2916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_ESR_REC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223243@macro@CAN_BTR_BRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_BRP",
    "location": {
      "column": "10",
      "line": "2919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_BRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223346@macro@CAN_BTR_TS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS1",
    "location": {
      "column": "10",
      "line": "2920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223444@macro@CAN_BTR_TS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS2",
    "location": {
      "column": "10",
      "line": "2921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223542@macro@CAN_BTR_SJW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SJW",
    "location": {
      "column": "10",
      "line": "2922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SJW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223654@macro@CAN_BTR_LBKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_LBKM",
    "location": {
      "column": "10",
      "line": "2923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_LBKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223760@macro@CAN_BTR_SILM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SILM",
    "location": {
      "column": "10",
      "line": "2924",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SILM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223965@macro@CAN_TI0R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_TXRQ",
    "location": {
      "column": "10",
      "line": "2928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224073@macro@CAN_TI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_RTR",
    "location": {
      "column": "10",
      "line": "2929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224184@macro@CAN_TI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_IDE",
    "location": {
      "column": "10",
      "line": "2930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224288@macro@CAN_TI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_EXID",
    "location": {
      "column": "10",
      "line": "2931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224391@macro@CAN_TI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_STID",
    "location": {
      "column": "10",
      "line": "2932",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224601@macro@CAN_TDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_DLC",
    "location": {
      "column": "10",
      "line": "2935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224701@macro@CAN_TDT0R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TGT",
    "location": {
      "column": "10",
      "line": "2936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224805@macro@CAN_TDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TIME",
    "location": {
      "column": "10",
      "line": "2937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224991@macro@CAN_TDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "2940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225086@macro@CAN_TDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "2941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225181@macro@CAN_TDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "2942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225276@macro@CAN_TDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "2943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225455@macro@CAN_TDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "2946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225550@macro@CAN_TDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "2947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225645@macro@CAN_TDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "2948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225740@macro@CAN_TDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "2949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225919@macro@CAN_TI1R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_TXRQ",
    "location": {
      "column": "10",
      "line": "2952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226027@macro@CAN_TI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_RTR",
    "location": {
      "column": "10",
      "line": "2953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226138@macro@CAN_TI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_IDE",
    "location": {
      "column": "10",
      "line": "2954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226242@macro@CAN_TI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_EXID",
    "location": {
      "column": "10",
      "line": "2955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226345@macro@CAN_TI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_STID",
    "location": {
      "column": "10",
      "line": "2956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226555@macro@CAN_TDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_DLC",
    "location": {
      "column": "10",
      "line": "2959",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226655@macro@CAN_TDT1R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TGT",
    "location": {
      "column": "10",
      "line": "2960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226759@macro@CAN_TDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TIME",
    "location": {
      "column": "10",
      "line": "2961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226945@macro@CAN_TDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "2964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227040@macro@CAN_TDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "2965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227135@macro@CAN_TDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "2966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227230@macro@CAN_TDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "2967",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227409@macro@CAN_TDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "2970",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227504@macro@CAN_TDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "2971",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227599@macro@CAN_TDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "2972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227694@macro@CAN_TDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "2973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227873@macro@CAN_TI2R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_TXRQ",
    "location": {
      "column": "10",
      "line": "2976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227981@macro@CAN_TI2R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_RTR",
    "location": {
      "column": "10",
      "line": "2977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228092@macro@CAN_TI2R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_IDE",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228196@macro@CAN_TI2R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_EXID",
    "location": {
      "column": "10",
      "line": "2979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228299@macro@CAN_TI2R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_STID",
    "location": {
      "column": "10",
      "line": "2980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228509@macro@CAN_TDT2R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_DLC",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228609@macro@CAN_TDT2R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TGT",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228713@macro@CAN_TDT2R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TIME",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228899@macro@CAN_TDL2R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA0",
    "location": {
      "column": "10",
      "line": "2988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228994@macro@CAN_TDL2R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA1",
    "location": {
      "column": "10",
      "line": "2989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229089@macro@CAN_TDL2R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA2",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229184@macro@CAN_TDL2R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA3",
    "location": {
      "column": "10",
      "line": "2991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229363@macro@CAN_TDH2R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA4",
    "location": {
      "column": "10",
      "line": "2994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229458@macro@CAN_TDH2R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA5",
    "location": {
      "column": "10",
      "line": "2995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229553@macro@CAN_TDH2R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA6",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229648@macro@CAN_TDH2R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA7",
    "location": {
      "column": "10",
      "line": "2997",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229827@macro@CAN_RI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_RTR",
    "location": {
      "column": "10",
      "line": "3000",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229938@macro@CAN_RI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_IDE",
    "location": {
      "column": "10",
      "line": "3001",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230042@macro@CAN_RI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_EXID",
    "location": {
      "column": "10",
      "line": "3002",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230145@macro@CAN_RI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_STID",
    "location": {
      "column": "10",
      "line": "3003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230355@macro@CAN_RDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_DLC",
    "location": {
      "column": "10",
      "line": "3006",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230455@macro@CAN_RDT0R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_FMI",
    "location": {
      "column": "10",
      "line": "3007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230557@macro@CAN_RDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_TIME",
    "location": {
      "column": "10",
      "line": "3008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230743@macro@CAN_RDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "3011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230838@macro@CAN_RDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "3012",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230933@macro@CAN_RDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "3013",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231028@macro@CAN_RDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "3014",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231207@macro@CAN_RDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "3017",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231302@macro@CAN_RDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "3018",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231397@macro@CAN_RDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "3019",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231492@macro@CAN_RDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "3020",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231671@macro@CAN_RI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_RTR",
    "location": {
      "column": "10",
      "line": "3023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231782@macro@CAN_RI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_IDE",
    "location": {
      "column": "10",
      "line": "3024",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231886@macro@CAN_RI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_EXID",
    "location": {
      "column": "10",
      "line": "3025",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231989@macro@CAN_RI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_STID",
    "location": {
      "column": "10",
      "line": "3026",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232199@macro@CAN_RDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_DLC",
    "location": {
      "column": "10",
      "line": "3029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232299@macro@CAN_RDT1R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_FMI",
    "location": {
      "column": "10",
      "line": "3030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232401@macro@CAN_RDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_TIME",
    "location": {
      "column": "10",
      "line": "3031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232587@macro@CAN_RDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "3034",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232682@macro@CAN_RDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "3035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232777@macro@CAN_RDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "3036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232872@macro@CAN_RDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "3037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233051@macro@CAN_RDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "3040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233146@macro@CAN_RDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "3041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233241@macro@CAN_RDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "3042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233336@macro@CAN_RDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "3043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233544@macro@CAN_FMR_FINIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FMR_FINIT",
    "location": {
      "column": "10",
      "line": "3047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FMR_FINIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233728@macro@CAN_FM1R_FBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM",
    "location": {
      "column": "10",
      "line": "3050",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233823@macro@CAN_FM1R_FBM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM0",
    "location": {
      "column": "10",
      "line": "3051",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233929@macro@CAN_FM1R_FBM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM1",
    "location": {
      "column": "10",
      "line": "3052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234035@macro@CAN_FM1R_FBM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM2",
    "location": {
      "column": "10",
      "line": "3053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234141@macro@CAN_FM1R_FBM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM3",
    "location": {
      "column": "10",
      "line": "3054",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234247@macro@CAN_FM1R_FBM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM4",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234353@macro@CAN_FM1R_FBM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM5",
    "location": {
      "column": "10",
      "line": "3056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234459@macro@CAN_FM1R_FBM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM6",
    "location": {
      "column": "10",
      "line": "3057",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234565@macro@CAN_FM1R_FBM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM7",
    "location": {
      "column": "10",
      "line": "3058",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234671@macro@CAN_FM1R_FBM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM8",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234777@macro@CAN_FM1R_FBM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM9",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234883@macro@CAN_FM1R_FBM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM10",
    "location": {
      "column": "10",
      "line": "3061",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234990@macro@CAN_FM1R_FBM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM11",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235097@macro@CAN_FM1R_FBM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM12",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235204@macro@CAN_FM1R_FBM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM13",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235395@macro@CAN_FS1R_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235505@macro@CAN_FS1R_FSC0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC0",
    "location": {
      "column": "10",
      "line": "3068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235621@macro@CAN_FS1R_FSC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC1",
    "location": {
      "column": "10",
      "line": "3069",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235737@macro@CAN_FS1R_FSC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC2",
    "location": {
      "column": "10",
      "line": "3070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235853@macro@CAN_FS1R_FSC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC3",
    "location": {
      "column": "10",
      "line": "3071",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235969@macro@CAN_FS1R_FSC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC4",
    "location": {
      "column": "10",
      "line": "3072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236085@macro@CAN_FS1R_FSC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC5",
    "location": {
      "column": "10",
      "line": "3073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236201@macro@CAN_FS1R_FSC6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC6",
    "location": {
      "column": "10",
      "line": "3074",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236317@macro@CAN_FS1R_FSC7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC7",
    "location": {
      "column": "10",
      "line": "3075",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236433@macro@CAN_FS1R_FSC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC8",
    "location": {
      "column": "10",
      "line": "3076",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236549@macro@CAN_FS1R_FSC9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC9",
    "location": {
      "column": "10",
      "line": "3077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236665@macro@CAN_FS1R_FSC10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC10",
    "location": {
      "column": "10",
      "line": "3078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236782@macro@CAN_FS1R_FSC11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC11",
    "location": {
      "column": "10",
      "line": "3079",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236899@macro@CAN_FS1R_FSC12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC12",
    "location": {
      "column": "10",
      "line": "3080",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237016@macro@CAN_FS1R_FSC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC13",
    "location": {
      "column": "10",
      "line": "3081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237217@macro@CAN_FFA1R_FFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA",
    "location": {
      "column": "10",
      "line": "3084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237323@macro@CAN_FFA1R_FFA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA0",
    "location": {
      "column": "10",
      "line": "3085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237442@macro@CAN_FFA1R_FFA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA1",
    "location": {
      "column": "10",
      "line": "3086",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237561@macro@CAN_FFA1R_FFA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA2",
    "location": {
      "column": "10",
      "line": "3087",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237680@macro@CAN_FFA1R_FFA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA3",
    "location": {
      "column": "10",
      "line": "3088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237799@macro@CAN_FFA1R_FFA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA4",
    "location": {
      "column": "10",
      "line": "3089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237918@macro@CAN_FFA1R_FFA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA5",
    "location": {
      "column": "10",
      "line": "3090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238037@macro@CAN_FFA1R_FFA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA6",
    "location": {
      "column": "10",
      "line": "3091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238156@macro@CAN_FFA1R_FFA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA7",
    "location": {
      "column": "10",
      "line": "3092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238275@macro@CAN_FFA1R_FFA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA8",
    "location": {
      "column": "10",
      "line": "3093",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238394@macro@CAN_FFA1R_FFA9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA9",
    "location": {
      "column": "10",
      "line": "3094",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238513@macro@CAN_FFA1R_FFA10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA10",
    "location": {
      "column": "10",
      "line": "3095",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238633@macro@CAN_FFA1R_FFA11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA11",
    "location": {
      "column": "10",
      "line": "3096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238753@macro@CAN_FFA1R_FFA12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA12",
    "location": {
      "column": "10",
      "line": "3097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238873@macro@CAN_FFA1R_FFA13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA13",
    "location": {
      "column": "10",
      "line": "3098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239077@macro@CAN_FA1R_FACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT",
    "location": {
      "column": "10",
      "line": "3101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239174@macro@CAN_FA1R_FACT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT0",
    "location": {
      "column": "10",
      "line": "3102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239273@macro@CAN_FA1R_FACT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT1",
    "location": {
      "column": "10",
      "line": "3103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239372@macro@CAN_FA1R_FACT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT2",
    "location": {
      "column": "10",
      "line": "3104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239471@macro@CAN_FA1R_FACT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT3",
    "location": {
      "column": "10",
      "line": "3105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239570@macro@CAN_FA1R_FACT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT4",
    "location": {
      "column": "10",
      "line": "3106",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239669@macro@CAN_FA1R_FACT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT5",
    "location": {
      "column": "10",
      "line": "3107",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239768@macro@CAN_FA1R_FACT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT6",
    "location": {
      "column": "10",
      "line": "3108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239867@macro@CAN_FA1R_FACT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT7",
    "location": {
      "column": "10",
      "line": "3109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239966@macro@CAN_FA1R_FACT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT8",
    "location": {
      "column": "10",
      "line": "3110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240065@macro@CAN_FA1R_FACT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT9",
    "location": {
      "column": "10",
      "line": "3111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240164@macro@CAN_FA1R_FACT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT10",
    "location": {
      "column": "10",
      "line": "3112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240264@macro@CAN_FA1R_FACT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT11",
    "location": {
      "column": "10",
      "line": "3113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240364@macro@CAN_FA1R_FACT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT12",
    "location": {
      "column": "10",
      "line": "3114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240464@macro@CAN_FA1R_FACT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT13",
    "location": {
      "column": "10",
      "line": "3115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240648@macro@CAN_F0R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB0",
    "location": {
      "column": "10",
      "line": "3118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240744@macro@CAN_F0R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB1",
    "location": {
      "column": "10",
      "line": "3119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240840@macro@CAN_F0R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB2",
    "location": {
      "column": "10",
      "line": "3120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240936@macro@CAN_F0R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB3",
    "location": {
      "column": "10",
      "line": "3121",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241032@macro@CAN_F0R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB4",
    "location": {
      "column": "10",
      "line": "3122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241128@macro@CAN_F0R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB5",
    "location": {
      "column": "10",
      "line": "3123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241224@macro@CAN_F0R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB6",
    "location": {
      "column": "10",
      "line": "3124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241320@macro@CAN_F0R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB7",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241416@macro@CAN_F0R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB8",
    "location": {
      "column": "10",
      "line": "3126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241512@macro@CAN_F0R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB9",
    "location": {
      "column": "10",
      "line": "3127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241608@macro@CAN_F0R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB10",
    "location": {
      "column": "10",
      "line": "3128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241705@macro@CAN_F0R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB11",
    "location": {
      "column": "10",
      "line": "3129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241802@macro@CAN_F0R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB12",
    "location": {
      "column": "10",
      "line": "3130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241899@macro@CAN_F0R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB13",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241996@macro@CAN_F0R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB14",
    "location": {
      "column": "10",
      "line": "3132",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242093@macro@CAN_F0R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB15",
    "location": {
      "column": "10",
      "line": "3133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242190@macro@CAN_F0R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB16",
    "location": {
      "column": "10",
      "line": "3134",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242287@macro@CAN_F0R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB17",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242384@macro@CAN_F0R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB18",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242481@macro@CAN_F0R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB19",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242578@macro@CAN_F0R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB20",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242675@macro@CAN_F0R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB21",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242772@macro@CAN_F0R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB22",
    "location": {
      "column": "10",
      "line": "3140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242869@macro@CAN_F0R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB23",
    "location": {
      "column": "10",
      "line": "3141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242966@macro@CAN_F0R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB24",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243063@macro@CAN_F0R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB25",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243160@macro@CAN_F0R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB26",
    "location": {
      "column": "10",
      "line": "3144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243257@macro@CAN_F0R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB27",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243354@macro@CAN_F0R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB28",
    "location": {
      "column": "10",
      "line": "3146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243451@macro@CAN_F0R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB29",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243548@macro@CAN_F0R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB30",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243645@macro@CAN_F0R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB31",
    "location": {
      "column": "10",
      "line": "3149",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243826@macro@CAN_F1R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB0",
    "location": {
      "column": "10",
      "line": "3152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243922@macro@CAN_F1R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB1",
    "location": {
      "column": "10",
      "line": "3153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244018@macro@CAN_F1R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB2",
    "location": {
      "column": "10",
      "line": "3154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244114@macro@CAN_F1R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB3",
    "location": {
      "column": "10",
      "line": "3155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244210@macro@CAN_F1R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB4",
    "location": {
      "column": "10",
      "line": "3156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244306@macro@CAN_F1R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB5",
    "location": {
      "column": "10",
      "line": "3157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244402@macro@CAN_F1R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB6",
    "location": {
      "column": "10",
      "line": "3158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244498@macro@CAN_F1R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB7",
    "location": {
      "column": "10",
      "line": "3159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244594@macro@CAN_F1R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB8",
    "location": {
      "column": "10",
      "line": "3160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244690@macro@CAN_F1R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB9",
    "location": {
      "column": "10",
      "line": "3161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244786@macro@CAN_F1R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB10",
    "location": {
      "column": "10",
      "line": "3162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244883@macro@CAN_F1R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB11",
    "location": {
      "column": "10",
      "line": "3163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244980@macro@CAN_F1R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB12",
    "location": {
      "column": "10",
      "line": "3164",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245077@macro@CAN_F1R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB13",
    "location": {
      "column": "10",
      "line": "3165",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245174@macro@CAN_F1R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB14",
    "location": {
      "column": "10",
      "line": "3166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245271@macro@CAN_F1R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB15",
    "location": {
      "column": "10",
      "line": "3167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245368@macro@CAN_F1R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB16",
    "location": {
      "column": "10",
      "line": "3168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245465@macro@CAN_F1R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB17",
    "location": {
      "column": "10",
      "line": "3169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245562@macro@CAN_F1R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB18",
    "location": {
      "column": "10",
      "line": "3170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245659@macro@CAN_F1R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB19",
    "location": {
      "column": "10",
      "line": "3171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245756@macro@CAN_F1R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB20",
    "location": {
      "column": "10",
      "line": "3172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245853@macro@CAN_F1R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB21",
    "location": {
      "column": "10",
      "line": "3173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245950@macro@CAN_F1R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB22",
    "location": {
      "column": "10",
      "line": "3174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246047@macro@CAN_F1R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB23",
    "location": {
      "column": "10",
      "line": "3175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246144@macro@CAN_F1R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB24",
    "location": {
      "column": "10",
      "line": "3176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246241@macro@CAN_F1R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB25",
    "location": {
      "column": "10",
      "line": "3177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246338@macro@CAN_F1R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB26",
    "location": {
      "column": "10",
      "line": "3178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246435@macro@CAN_F1R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB27",
    "location": {
      "column": "10",
      "line": "3179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246532@macro@CAN_F1R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB28",
    "location": {
      "column": "10",
      "line": "3180",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246629@macro@CAN_F1R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB29",
    "location": {
      "column": "10",
      "line": "3181",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246726@macro@CAN_F1R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB30",
    "location": {
      "column": "10",
      "line": "3182",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246823@macro@CAN_F1R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB31",
    "location": {
      "column": "10",
      "line": "3183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247004@macro@CAN_F2R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB0",
    "location": {
      "column": "10",
      "line": "3186",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247100@macro@CAN_F2R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB1",
    "location": {
      "column": "10",
      "line": "3187",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247196@macro@CAN_F2R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB2",
    "location": {
      "column": "10",
      "line": "3188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247292@macro@CAN_F2R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB3",
    "location": {
      "column": "10",
      "line": "3189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247388@macro@CAN_F2R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB4",
    "location": {
      "column": "10",
      "line": "3190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247484@macro@CAN_F2R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB5",
    "location": {
      "column": "10",
      "line": "3191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247580@macro@CAN_F2R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB6",
    "location": {
      "column": "10",
      "line": "3192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247676@macro@CAN_F2R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB7",
    "location": {
      "column": "10",
      "line": "3193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247772@macro@CAN_F2R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB8",
    "location": {
      "column": "10",
      "line": "3194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247868@macro@CAN_F2R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB9",
    "location": {
      "column": "10",
      "line": "3195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247964@macro@CAN_F2R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB10",
    "location": {
      "column": "10",
      "line": "3196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248061@macro@CAN_F2R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB11",
    "location": {
      "column": "10",
      "line": "3197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248158@macro@CAN_F2R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB12",
    "location": {
      "column": "10",
      "line": "3198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248255@macro@CAN_F2R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB13",
    "location": {
      "column": "10",
      "line": "3199",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248352@macro@CAN_F2R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB14",
    "location": {
      "column": "10",
      "line": "3200",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248449@macro@CAN_F2R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB15",
    "location": {
      "column": "10",
      "line": "3201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248546@macro@CAN_F2R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB16",
    "location": {
      "column": "10",
      "line": "3202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248643@macro@CAN_F2R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB17",
    "location": {
      "column": "10",
      "line": "3203",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248740@macro@CAN_F2R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB18",
    "location": {
      "column": "10",
      "line": "3204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248837@macro@CAN_F2R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB19",
    "location": {
      "column": "10",
      "line": "3205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248934@macro@CAN_F2R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB20",
    "location": {
      "column": "10",
      "line": "3206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249031@macro@CAN_F2R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB21",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249128@macro@CAN_F2R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB22",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249225@macro@CAN_F2R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB23",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249322@macro@CAN_F2R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB24",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249419@macro@CAN_F2R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB25",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249516@macro@CAN_F2R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB26",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249613@macro@CAN_F2R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB27",
    "location": {
      "column": "10",
      "line": "3213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249710@macro@CAN_F2R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB28",
    "location": {
      "column": "10",
      "line": "3214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249807@macro@CAN_F2R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB29",
    "location": {
      "column": "10",
      "line": "3215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249904@macro@CAN_F2R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB30",
    "location": {
      "column": "10",
      "line": "3216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250001@macro@CAN_F2R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB31",
    "location": {
      "column": "10",
      "line": "3217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250182@macro@CAN_F3R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB0",
    "location": {
      "column": "10",
      "line": "3220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250278@macro@CAN_F3R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB1",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250374@macro@CAN_F3R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB2",
    "location": {
      "column": "10",
      "line": "3222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250470@macro@CAN_F3R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB3",
    "location": {
      "column": "10",
      "line": "3223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250566@macro@CAN_F3R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB4",
    "location": {
      "column": "10",
      "line": "3224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250662@macro@CAN_F3R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB5",
    "location": {
      "column": "10",
      "line": "3225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250758@macro@CAN_F3R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB6",
    "location": {
      "column": "10",
      "line": "3226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250854@macro@CAN_F3R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB7",
    "location": {
      "column": "10",
      "line": "3227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250950@macro@CAN_F3R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB8",
    "location": {
      "column": "10",
      "line": "3228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251046@macro@CAN_F3R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB9",
    "location": {
      "column": "10",
      "line": "3229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251142@macro@CAN_F3R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB10",
    "location": {
      "column": "10",
      "line": "3230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251239@macro@CAN_F3R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB11",
    "location": {
      "column": "10",
      "line": "3231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251336@macro@CAN_F3R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB12",
    "location": {
      "column": "10",
      "line": "3232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251433@macro@CAN_F3R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB13",
    "location": {
      "column": "10",
      "line": "3233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251530@macro@CAN_F3R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB14",
    "location": {
      "column": "10",
      "line": "3234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251627@macro@CAN_F3R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB15",
    "location": {
      "column": "10",
      "line": "3235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251724@macro@CAN_F3R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB16",
    "location": {
      "column": "10",
      "line": "3236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251821@macro@CAN_F3R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB17",
    "location": {
      "column": "10",
      "line": "3237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251918@macro@CAN_F3R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB18",
    "location": {
      "column": "10",
      "line": "3238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252015@macro@CAN_F3R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB19",
    "location": {
      "column": "10",
      "line": "3239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252112@macro@CAN_F3R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB20",
    "location": {
      "column": "10",
      "line": "3240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252209@macro@CAN_F3R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB21",
    "location": {
      "column": "10",
      "line": "3241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252306@macro@CAN_F3R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB22",
    "location": {
      "column": "10",
      "line": "3242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252403@macro@CAN_F3R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB23",
    "location": {
      "column": "10",
      "line": "3243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252500@macro@CAN_F3R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB24",
    "location": {
      "column": "10",
      "line": "3244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252597@macro@CAN_F3R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB25",
    "location": {
      "column": "10",
      "line": "3245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252694@macro@CAN_F3R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB26",
    "location": {
      "column": "10",
      "line": "3246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252791@macro@CAN_F3R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB27",
    "location": {
      "column": "10",
      "line": "3247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252888@macro@CAN_F3R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB28",
    "location": {
      "column": "10",
      "line": "3248",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252985@macro@CAN_F3R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB29",
    "location": {
      "column": "10",
      "line": "3249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253082@macro@CAN_F3R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB30",
    "location": {
      "column": "10",
      "line": "3250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253179@macro@CAN_F3R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB31",
    "location": {
      "column": "10",
      "line": "3251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253360@macro@CAN_F4R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB0",
    "location": {
      "column": "10",
      "line": "3254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253456@macro@CAN_F4R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB1",
    "location": {
      "column": "10",
      "line": "3255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253552@macro@CAN_F4R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB2",
    "location": {
      "column": "10",
      "line": "3256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253648@macro@CAN_F4R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB3",
    "location": {
      "column": "10",
      "line": "3257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253744@macro@CAN_F4R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB4",
    "location": {
      "column": "10",
      "line": "3258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253840@macro@CAN_F4R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB5",
    "location": {
      "column": "10",
      "line": "3259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253936@macro@CAN_F4R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB6",
    "location": {
      "column": "10",
      "line": "3260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254032@macro@CAN_F4R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB7",
    "location": {
      "column": "10",
      "line": "3261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254128@macro@CAN_F4R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB8",
    "location": {
      "column": "10",
      "line": "3262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254224@macro@CAN_F4R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB9",
    "location": {
      "column": "10",
      "line": "3263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254320@macro@CAN_F4R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB10",
    "location": {
      "column": "10",
      "line": "3264",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254417@macro@CAN_F4R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB11",
    "location": {
      "column": "10",
      "line": "3265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254514@macro@CAN_F4R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB12",
    "location": {
      "column": "10",
      "line": "3266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254611@macro@CAN_F4R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB13",
    "location": {
      "column": "10",
      "line": "3267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254708@macro@CAN_F4R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB14",
    "location": {
      "column": "10",
      "line": "3268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254805@macro@CAN_F4R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB15",
    "location": {
      "column": "10",
      "line": "3269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254902@macro@CAN_F4R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB16",
    "location": {
      "column": "10",
      "line": "3270",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254999@macro@CAN_F4R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB17",
    "location": {
      "column": "10",
      "line": "3271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255096@macro@CAN_F4R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB18",
    "location": {
      "column": "10",
      "line": "3272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255193@macro@CAN_F4R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB19",
    "location": {
      "column": "10",
      "line": "3273",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255290@macro@CAN_F4R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB20",
    "location": {
      "column": "10",
      "line": "3274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255387@macro@CAN_F4R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB21",
    "location": {
      "column": "10",
      "line": "3275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255484@macro@CAN_F4R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB22",
    "location": {
      "column": "10",
      "line": "3276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255581@macro@CAN_F4R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB23",
    "location": {
      "column": "10",
      "line": "3277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255678@macro@CAN_F4R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB24",
    "location": {
      "column": "10",
      "line": "3278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255775@macro@CAN_F4R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB25",
    "location": {
      "column": "10",
      "line": "3279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255872@macro@CAN_F4R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB26",
    "location": {
      "column": "10",
      "line": "3280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255969@macro@CAN_F4R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB27",
    "location": {
      "column": "10",
      "line": "3281",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256066@macro@CAN_F4R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB28",
    "location": {
      "column": "10",
      "line": "3282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256163@macro@CAN_F4R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB29",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256260@macro@CAN_F4R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB30",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256357@macro@CAN_F4R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB31",
    "location": {
      "column": "10",
      "line": "3285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256538@macro@CAN_F5R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB0",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256634@macro@CAN_F5R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB1",
    "location": {
      "column": "10",
      "line": "3289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256730@macro@CAN_F5R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB2",
    "location": {
      "column": "10",
      "line": "3290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256826@macro@CAN_F5R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB3",
    "location": {
      "column": "10",
      "line": "3291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256922@macro@CAN_F5R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB4",
    "location": {
      "column": "10",
      "line": "3292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257018@macro@CAN_F5R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB5",
    "location": {
      "column": "10",
      "line": "3293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257114@macro@CAN_F5R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB6",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257210@macro@CAN_F5R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB7",
    "location": {
      "column": "10",
      "line": "3295",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257306@macro@CAN_F5R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB8",
    "location": {
      "column": "10",
      "line": "3296",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257402@macro@CAN_F5R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB9",
    "location": {
      "column": "10",
      "line": "3297",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257498@macro@CAN_F5R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB10",
    "location": {
      "column": "10",
      "line": "3298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257595@macro@CAN_F5R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB11",
    "location": {
      "column": "10",
      "line": "3299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257692@macro@CAN_F5R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB12",
    "location": {
      "column": "10",
      "line": "3300",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257789@macro@CAN_F5R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB13",
    "location": {
      "column": "10",
      "line": "3301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257886@macro@CAN_F5R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB14",
    "location": {
      "column": "10",
      "line": "3302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257983@macro@CAN_F5R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB15",
    "location": {
      "column": "10",
      "line": "3303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258080@macro@CAN_F5R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB16",
    "location": {
      "column": "10",
      "line": "3304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258177@macro@CAN_F5R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB17",
    "location": {
      "column": "10",
      "line": "3305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258274@macro@CAN_F5R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB18",
    "location": {
      "column": "10",
      "line": "3306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258371@macro@CAN_F5R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB19",
    "location": {
      "column": "10",
      "line": "3307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258468@macro@CAN_F5R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB20",
    "location": {
      "column": "10",
      "line": "3308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258565@macro@CAN_F5R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB21",
    "location": {
      "column": "10",
      "line": "3309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258662@macro@CAN_F5R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB22",
    "location": {
      "column": "10",
      "line": "3310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258759@macro@CAN_F5R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB23",
    "location": {
      "column": "10",
      "line": "3311",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258856@macro@CAN_F5R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB24",
    "location": {
      "column": "10",
      "line": "3312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258953@macro@CAN_F5R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB25",
    "location": {
      "column": "10",
      "line": "3313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259050@macro@CAN_F5R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB26",
    "location": {
      "column": "10",
      "line": "3314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259147@macro@CAN_F5R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB27",
    "location": {
      "column": "10",
      "line": "3315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259244@macro@CAN_F5R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB28",
    "location": {
      "column": "10",
      "line": "3316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259341@macro@CAN_F5R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB29",
    "location": {
      "column": "10",
      "line": "3317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259438@macro@CAN_F5R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB30",
    "location": {
      "column": "10",
      "line": "3318",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259535@macro@CAN_F5R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB31",
    "location": {
      "column": "10",
      "line": "3319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259716@macro@CAN_F6R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB0",
    "location": {
      "column": "10",
      "line": "3322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259812@macro@CAN_F6R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB1",
    "location": {
      "column": "10",
      "line": "3323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259908@macro@CAN_F6R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB2",
    "location": {
      "column": "10",
      "line": "3324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260004@macro@CAN_F6R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB3",
    "location": {
      "column": "10",
      "line": "3325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260100@macro@CAN_F6R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB4",
    "location": {
      "column": "10",
      "line": "3326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260196@macro@CAN_F6R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB5",
    "location": {
      "column": "10",
      "line": "3327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260292@macro@CAN_F6R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB6",
    "location": {
      "column": "10",
      "line": "3328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260388@macro@CAN_F6R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB7",
    "location": {
      "column": "10",
      "line": "3329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260484@macro@CAN_F6R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB8",
    "location": {
      "column": "10",
      "line": "3330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260580@macro@CAN_F6R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB9",
    "location": {
      "column": "10",
      "line": "3331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260676@macro@CAN_F6R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB10",
    "location": {
      "column": "10",
      "line": "3332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260773@macro@CAN_F6R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB11",
    "location": {
      "column": "10",
      "line": "3333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260870@macro@CAN_F6R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB12",
    "location": {
      "column": "10",
      "line": "3334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260967@macro@CAN_F6R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB13",
    "location": {
      "column": "10",
      "line": "3335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261064@macro@CAN_F6R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB14",
    "location": {
      "column": "10",
      "line": "3336",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261161@macro@CAN_F6R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB15",
    "location": {
      "column": "10",
      "line": "3337",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261258@macro@CAN_F6R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB16",
    "location": {
      "column": "10",
      "line": "3338",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261355@macro@CAN_F6R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB17",
    "location": {
      "column": "10",
      "line": "3339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261452@macro@CAN_F6R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB18",
    "location": {
      "column": "10",
      "line": "3340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261549@macro@CAN_F6R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB19",
    "location": {
      "column": "10",
      "line": "3341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261646@macro@CAN_F6R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB20",
    "location": {
      "column": "10",
      "line": "3342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261743@macro@CAN_F6R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB21",
    "location": {
      "column": "10",
      "line": "3343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261840@macro@CAN_F6R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB22",
    "location": {
      "column": "10",
      "line": "3344",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261937@macro@CAN_F6R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB23",
    "location": {
      "column": "10",
      "line": "3345",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262034@macro@CAN_F6R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB24",
    "location": {
      "column": "10",
      "line": "3346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262131@macro@CAN_F6R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB25",
    "location": {
      "column": "10",
      "line": "3347",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262228@macro@CAN_F6R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB26",
    "location": {
      "column": "10",
      "line": "3348",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262325@macro@CAN_F6R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB27",
    "location": {
      "column": "10",
      "line": "3349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262422@macro@CAN_F6R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB28",
    "location": {
      "column": "10",
      "line": "3350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262519@macro@CAN_F6R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB29",
    "location": {
      "column": "10",
      "line": "3351",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262616@macro@CAN_F6R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB30",
    "location": {
      "column": "10",
      "line": "3352",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262713@macro@CAN_F6R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB31",
    "location": {
      "column": "10",
      "line": "3353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262894@macro@CAN_F7R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB0",
    "location": {
      "column": "10",
      "line": "3356",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262990@macro@CAN_F7R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB1",
    "location": {
      "column": "10",
      "line": "3357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263086@macro@CAN_F7R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB2",
    "location": {
      "column": "10",
      "line": "3358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263182@macro@CAN_F7R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB3",
    "location": {
      "column": "10",
      "line": "3359",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263278@macro@CAN_F7R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB4",
    "location": {
      "column": "10",
      "line": "3360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263374@macro@CAN_F7R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB5",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263470@macro@CAN_F7R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB6",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263566@macro@CAN_F7R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB7",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263662@macro@CAN_F7R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB8",
    "location": {
      "column": "10",
      "line": "3364",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263758@macro@CAN_F7R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB9",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263854@macro@CAN_F7R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB10",
    "location": {
      "column": "10",
      "line": "3366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263951@macro@CAN_F7R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB11",
    "location": {
      "column": "10",
      "line": "3367",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264048@macro@CAN_F7R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB12",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264145@macro@CAN_F7R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB13",
    "location": {
      "column": "10",
      "line": "3369",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264242@macro@CAN_F7R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB14",
    "location": {
      "column": "10",
      "line": "3370",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264339@macro@CAN_F7R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB15",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264436@macro@CAN_F7R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB16",
    "location": {
      "column": "10",
      "line": "3372",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264533@macro@CAN_F7R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB17",
    "location": {
      "column": "10",
      "line": "3373",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264630@macro@CAN_F7R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB18",
    "location": {
      "column": "10",
      "line": "3374",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264727@macro@CAN_F7R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB19",
    "location": {
      "column": "10",
      "line": "3375",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264824@macro@CAN_F7R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB20",
    "location": {
      "column": "10",
      "line": "3376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264921@macro@CAN_F7R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB21",
    "location": {
      "column": "10",
      "line": "3377",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265018@macro@CAN_F7R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB22",
    "location": {
      "column": "10",
      "line": "3378",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265115@macro@CAN_F7R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB23",
    "location": {
      "column": "10",
      "line": "3379",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265212@macro@CAN_F7R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB24",
    "location": {
      "column": "10",
      "line": "3380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265309@macro@CAN_F7R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB25",
    "location": {
      "column": "10",
      "line": "3381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265406@macro@CAN_F7R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB26",
    "location": {
      "column": "10",
      "line": "3382",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265503@macro@CAN_F7R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB27",
    "location": {
      "column": "10",
      "line": "3383",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265600@macro@CAN_F7R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB28",
    "location": {
      "column": "10",
      "line": "3384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265697@macro@CAN_F7R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB29",
    "location": {
      "column": "10",
      "line": "3385",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265794@macro@CAN_F7R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB30",
    "location": {
      "column": "10",
      "line": "3386",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265891@macro@CAN_F7R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB31",
    "location": {
      "column": "10",
      "line": "3387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266072@macro@CAN_F8R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB0",
    "location": {
      "column": "10",
      "line": "3390",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266168@macro@CAN_F8R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB1",
    "location": {
      "column": "10",
      "line": "3391",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266264@macro@CAN_F8R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB2",
    "location": {
      "column": "10",
      "line": "3392",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266360@macro@CAN_F8R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB3",
    "location": {
      "column": "10",
      "line": "3393",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266456@macro@CAN_F8R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB4",
    "location": {
      "column": "10",
      "line": "3394",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266552@macro@CAN_F8R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB5",
    "location": {
      "column": "10",
      "line": "3395",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266648@macro@CAN_F8R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB6",
    "location": {
      "column": "10",
      "line": "3396",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266744@macro@CAN_F8R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB7",
    "location": {
      "column": "10",
      "line": "3397",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266840@macro@CAN_F8R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB8",
    "location": {
      "column": "10",
      "line": "3398",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266936@macro@CAN_F8R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB9",
    "location": {
      "column": "10",
      "line": "3399",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267032@macro@CAN_F8R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB10",
    "location": {
      "column": "10",
      "line": "3400",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267129@macro@CAN_F8R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB11",
    "location": {
      "column": "10",
      "line": "3401",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267226@macro@CAN_F8R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB12",
    "location": {
      "column": "10",
      "line": "3402",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267323@macro@CAN_F8R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB13",
    "location": {
      "column": "10",
      "line": "3403",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267420@macro@CAN_F8R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB14",
    "location": {
      "column": "10",
      "line": "3404",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267517@macro@CAN_F8R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB15",
    "location": {
      "column": "10",
      "line": "3405",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267614@macro@CAN_F8R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB16",
    "location": {
      "column": "10",
      "line": "3406",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267711@macro@CAN_F8R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB17",
    "location": {
      "column": "10",
      "line": "3407",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267808@macro@CAN_F8R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB18",
    "location": {
      "column": "10",
      "line": "3408",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267905@macro@CAN_F8R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB19",
    "location": {
      "column": "10",
      "line": "3409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268002@macro@CAN_F8R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB20",
    "location": {
      "column": "10",
      "line": "3410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268099@macro@CAN_F8R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB21",
    "location": {
      "column": "10",
      "line": "3411",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268196@macro@CAN_F8R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB22",
    "location": {
      "column": "10",
      "line": "3412",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268293@macro@CAN_F8R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB23",
    "location": {
      "column": "10",
      "line": "3413",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268390@macro@CAN_F8R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB24",
    "location": {
      "column": "10",
      "line": "3414",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268487@macro@CAN_F8R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB25",
    "location": {
      "column": "10",
      "line": "3415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268584@macro@CAN_F8R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB26",
    "location": {
      "column": "10",
      "line": "3416",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268681@macro@CAN_F8R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB27",
    "location": {
      "column": "10",
      "line": "3417",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268778@macro@CAN_F8R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB28",
    "location": {
      "column": "10",
      "line": "3418",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268875@macro@CAN_F8R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB29",
    "location": {
      "column": "10",
      "line": "3419",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268972@macro@CAN_F8R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB30",
    "location": {
      "column": "10",
      "line": "3420",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269069@macro@CAN_F8R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB31",
    "location": {
      "column": "10",
      "line": "3421",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269250@macro@CAN_F9R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB0",
    "location": {
      "column": "10",
      "line": "3424",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269346@macro@CAN_F9R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB1",
    "location": {
      "column": "10",
      "line": "3425",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269442@macro@CAN_F9R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB2",
    "location": {
      "column": "10",
      "line": "3426",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269538@macro@CAN_F9R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB3",
    "location": {
      "column": "10",
      "line": "3427",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269634@macro@CAN_F9R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB4",
    "location": {
      "column": "10",
      "line": "3428",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269730@macro@CAN_F9R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB5",
    "location": {
      "column": "10",
      "line": "3429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269826@macro@CAN_F9R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB6",
    "location": {
      "column": "10",
      "line": "3430",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269922@macro@CAN_F9R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB7",
    "location": {
      "column": "10",
      "line": "3431",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270018@macro@CAN_F9R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB8",
    "location": {
      "column": "10",
      "line": "3432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270114@macro@CAN_F9R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB9",
    "location": {
      "column": "10",
      "line": "3433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270210@macro@CAN_F9R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB10",
    "location": {
      "column": "10",
      "line": "3434",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270307@macro@CAN_F9R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB11",
    "location": {
      "column": "10",
      "line": "3435",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270404@macro@CAN_F9R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB12",
    "location": {
      "column": "10",
      "line": "3436",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270501@macro@CAN_F9R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB13",
    "location": {
      "column": "10",
      "line": "3437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270598@macro@CAN_F9R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB14",
    "location": {
      "column": "10",
      "line": "3438",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270695@macro@CAN_F9R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB15",
    "location": {
      "column": "10",
      "line": "3439",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270792@macro@CAN_F9R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB16",
    "location": {
      "column": "10",
      "line": "3440",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270889@macro@CAN_F9R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB17",
    "location": {
      "column": "10",
      "line": "3441",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270986@macro@CAN_F9R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB18",
    "location": {
      "column": "10",
      "line": "3442",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271083@macro@CAN_F9R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB19",
    "location": {
      "column": "10",
      "line": "3443",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271180@macro@CAN_F9R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB20",
    "location": {
      "column": "10",
      "line": "3444",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271277@macro@CAN_F9R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB21",
    "location": {
      "column": "10",
      "line": "3445",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271374@macro@CAN_F9R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB22",
    "location": {
      "column": "10",
      "line": "3446",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271471@macro@CAN_F9R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB23",
    "location": {
      "column": "10",
      "line": "3447",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271568@macro@CAN_F9R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB24",
    "location": {
      "column": "10",
      "line": "3448",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271665@macro@CAN_F9R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB25",
    "location": {
      "column": "10",
      "line": "3449",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271762@macro@CAN_F9R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB26",
    "location": {
      "column": "10",
      "line": "3450",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271859@macro@CAN_F9R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB27",
    "location": {
      "column": "10",
      "line": "3451",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271956@macro@CAN_F9R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB28",
    "location": {
      "column": "10",
      "line": "3452",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272053@macro@CAN_F9R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB29",
    "location": {
      "column": "10",
      "line": "3453",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272150@macro@CAN_F9R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB30",
    "location": {
      "column": "10",
      "line": "3454",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272247@macro@CAN_F9R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB31",
    "location": {
      "column": "10",
      "line": "3455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272428@macro@CAN_F10R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB0",
    "location": {
      "column": "10",
      "line": "3458",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272524@macro@CAN_F10R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB1",
    "location": {
      "column": "10",
      "line": "3459",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272620@macro@CAN_F10R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB2",
    "location": {
      "column": "10",
      "line": "3460",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272716@macro@CAN_F10R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB3",
    "location": {
      "column": "10",
      "line": "3461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272812@macro@CAN_F10R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB4",
    "location": {
      "column": "10",
      "line": "3462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272908@macro@CAN_F10R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB5",
    "location": {
      "column": "10",
      "line": "3463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273004@macro@CAN_F10R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB6",
    "location": {
      "column": "10",
      "line": "3464",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273100@macro@CAN_F10R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB7",
    "location": {
      "column": "10",
      "line": "3465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273196@macro@CAN_F10R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB8",
    "location": {
      "column": "10",
      "line": "3466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273292@macro@CAN_F10R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB9",
    "location": {
      "column": "10",
      "line": "3467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273388@macro@CAN_F10R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB10",
    "location": {
      "column": "10",
      "line": "3468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273485@macro@CAN_F10R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB11",
    "location": {
      "column": "10",
      "line": "3469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273582@macro@CAN_F10R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB12",
    "location": {
      "column": "10",
      "line": "3470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273679@macro@CAN_F10R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB13",
    "location": {
      "column": "10",
      "line": "3471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273776@macro@CAN_F10R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB14",
    "location": {
      "column": "10",
      "line": "3472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273873@macro@CAN_F10R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB15",
    "location": {
      "column": "10",
      "line": "3473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273970@macro@CAN_F10R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB16",
    "location": {
      "column": "10",
      "line": "3474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274067@macro@CAN_F10R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB17",
    "location": {
      "column": "10",
      "line": "3475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274164@macro@CAN_F10R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB18",
    "location": {
      "column": "10",
      "line": "3476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274261@macro@CAN_F10R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB19",
    "location": {
      "column": "10",
      "line": "3477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274358@macro@CAN_F10R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB20",
    "location": {
      "column": "10",
      "line": "3478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274455@macro@CAN_F10R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB21",
    "location": {
      "column": "10",
      "line": "3479",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274552@macro@CAN_F10R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB22",
    "location": {
      "column": "10",
      "line": "3480",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274649@macro@CAN_F10R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB23",
    "location": {
      "column": "10",
      "line": "3481",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274746@macro@CAN_F10R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB24",
    "location": {
      "column": "10",
      "line": "3482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274843@macro@CAN_F10R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB25",
    "location": {
      "column": "10",
      "line": "3483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274940@macro@CAN_F10R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB26",
    "location": {
      "column": "10",
      "line": "3484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275037@macro@CAN_F10R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB27",
    "location": {
      "column": "10",
      "line": "3485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275134@macro@CAN_F10R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB28",
    "location": {
      "column": "10",
      "line": "3486",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275231@macro@CAN_F10R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB29",
    "location": {
      "column": "10",
      "line": "3487",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275328@macro@CAN_F10R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB30",
    "location": {
      "column": "10",
      "line": "3488",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275425@macro@CAN_F10R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB31",
    "location": {
      "column": "10",
      "line": "3489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275606@macro@CAN_F11R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB0",
    "location": {
      "column": "10",
      "line": "3492",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275702@macro@CAN_F11R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB1",
    "location": {
      "column": "10",
      "line": "3493",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275798@macro@CAN_F11R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB2",
    "location": {
      "column": "10",
      "line": "3494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275894@macro@CAN_F11R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB3",
    "location": {
      "column": "10",
      "line": "3495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275990@macro@CAN_F11R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB4",
    "location": {
      "column": "10",
      "line": "3496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276086@macro@CAN_F11R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB5",
    "location": {
      "column": "10",
      "line": "3497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276182@macro@CAN_F11R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB6",
    "location": {
      "column": "10",
      "line": "3498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276278@macro@CAN_F11R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB7",
    "location": {
      "column": "10",
      "line": "3499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276374@macro@CAN_F11R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB8",
    "location": {
      "column": "10",
      "line": "3500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276470@macro@CAN_F11R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB9",
    "location": {
      "column": "10",
      "line": "3501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276566@macro@CAN_F11R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB10",
    "location": {
      "column": "10",
      "line": "3502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276663@macro@CAN_F11R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB11",
    "location": {
      "column": "10",
      "line": "3503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276760@macro@CAN_F11R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB12",
    "location": {
      "column": "10",
      "line": "3504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276857@macro@CAN_F11R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB13",
    "location": {
      "column": "10",
      "line": "3505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276954@macro@CAN_F11R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB14",
    "location": {
      "column": "10",
      "line": "3506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277051@macro@CAN_F11R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB15",
    "location": {
      "column": "10",
      "line": "3507",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277148@macro@CAN_F11R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB16",
    "location": {
      "column": "10",
      "line": "3508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277245@macro@CAN_F11R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB17",
    "location": {
      "column": "10",
      "line": "3509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277342@macro@CAN_F11R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB18",
    "location": {
      "column": "10",
      "line": "3510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277439@macro@CAN_F11R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB19",
    "location": {
      "column": "10",
      "line": "3511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277536@macro@CAN_F11R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB20",
    "location": {
      "column": "10",
      "line": "3512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277633@macro@CAN_F11R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB21",
    "location": {
      "column": "10",
      "line": "3513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277730@macro@CAN_F11R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB22",
    "location": {
      "column": "10",
      "line": "3514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277827@macro@CAN_F11R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB23",
    "location": {
      "column": "10",
      "line": "3515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277924@macro@CAN_F11R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB24",
    "location": {
      "column": "10",
      "line": "3516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278021@macro@CAN_F11R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB25",
    "location": {
      "column": "10",
      "line": "3517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278118@macro@CAN_F11R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB26",
    "location": {
      "column": "10",
      "line": "3518",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278215@macro@CAN_F11R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB27",
    "location": {
      "column": "10",
      "line": "3519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278312@macro@CAN_F11R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB28",
    "location": {
      "column": "10",
      "line": "3520",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278409@macro@CAN_F11R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB29",
    "location": {
      "column": "10",
      "line": "3521",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278506@macro@CAN_F11R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB30",
    "location": {
      "column": "10",
      "line": "3522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278603@macro@CAN_F11R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB31",
    "location": {
      "column": "10",
      "line": "3523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278784@macro@CAN_F12R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB0",
    "location": {
      "column": "10",
      "line": "3526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278880@macro@CAN_F12R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB1",
    "location": {
      "column": "10",
      "line": "3527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278976@macro@CAN_F12R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB2",
    "location": {
      "column": "10",
      "line": "3528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279072@macro@CAN_F12R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB3",
    "location": {
      "column": "10",
      "line": "3529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279168@macro@CAN_F12R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB4",
    "location": {
      "column": "10",
      "line": "3530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279264@macro@CAN_F12R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB5",
    "location": {
      "column": "10",
      "line": "3531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279360@macro@CAN_F12R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB6",
    "location": {
      "column": "10",
      "line": "3532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279456@macro@CAN_F12R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB7",
    "location": {
      "column": "10",
      "line": "3533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279552@macro@CAN_F12R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB8",
    "location": {
      "column": "10",
      "line": "3534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279648@macro@CAN_F12R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB9",
    "location": {
      "column": "10",
      "line": "3535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279744@macro@CAN_F12R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB10",
    "location": {
      "column": "10",
      "line": "3536",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279841@macro@CAN_F12R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB11",
    "location": {
      "column": "10",
      "line": "3537",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279938@macro@CAN_F12R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB12",
    "location": {
      "column": "10",
      "line": "3538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280035@macro@CAN_F12R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB13",
    "location": {
      "column": "10",
      "line": "3539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280132@macro@CAN_F12R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB14",
    "location": {
      "column": "10",
      "line": "3540",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280229@macro@CAN_F12R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB15",
    "location": {
      "column": "10",
      "line": "3541",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280326@macro@CAN_F12R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB16",
    "location": {
      "column": "10",
      "line": "3542",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280423@macro@CAN_F12R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB17",
    "location": {
      "column": "10",
      "line": "3543",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280520@macro@CAN_F12R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB18",
    "location": {
      "column": "10",
      "line": "3544",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280617@macro@CAN_F12R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB19",
    "location": {
      "column": "10",
      "line": "3545",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280714@macro@CAN_F12R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB20",
    "location": {
      "column": "10",
      "line": "3546",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280811@macro@CAN_F12R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB21",
    "location": {
      "column": "10",
      "line": "3547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280908@macro@CAN_F12R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB22",
    "location": {
      "column": "10",
      "line": "3548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281005@macro@CAN_F12R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB23",
    "location": {
      "column": "10",
      "line": "3549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281102@macro@CAN_F12R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB24",
    "location": {
      "column": "10",
      "line": "3550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281199@macro@CAN_F12R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB25",
    "location": {
      "column": "10",
      "line": "3551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281296@macro@CAN_F12R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB26",
    "location": {
      "column": "10",
      "line": "3552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281393@macro@CAN_F12R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB27",
    "location": {
      "column": "10",
      "line": "3553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281490@macro@CAN_F12R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB28",
    "location": {
      "column": "10",
      "line": "3554",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281587@macro@CAN_F12R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB29",
    "location": {
      "column": "10",
      "line": "3555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281684@macro@CAN_F12R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB30",
    "location": {
      "column": "10",
      "line": "3556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281781@macro@CAN_F12R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB31",
    "location": {
      "column": "10",
      "line": "3557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281962@macro@CAN_F13R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB0",
    "location": {
      "column": "10",
      "line": "3560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282058@macro@CAN_F13R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB1",
    "location": {
      "column": "10",
      "line": "3561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282154@macro@CAN_F13R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB2",
    "location": {
      "column": "10",
      "line": "3562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282250@macro@CAN_F13R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB3",
    "location": {
      "column": "10",
      "line": "3563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282346@macro@CAN_F13R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB4",
    "location": {
      "column": "10",
      "line": "3564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282442@macro@CAN_F13R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB5",
    "location": {
      "column": "10",
      "line": "3565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282538@macro@CAN_F13R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB6",
    "location": {
      "column": "10",
      "line": "3566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282634@macro@CAN_F13R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB7",
    "location": {
      "column": "10",
      "line": "3567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282730@macro@CAN_F13R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB8",
    "location": {
      "column": "10",
      "line": "3568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282826@macro@CAN_F13R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB9",
    "location": {
      "column": "10",
      "line": "3569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282922@macro@CAN_F13R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB10",
    "location": {
      "column": "10",
      "line": "3570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283019@macro@CAN_F13R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB11",
    "location": {
      "column": "10",
      "line": "3571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283116@macro@CAN_F13R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB12",
    "location": {
      "column": "10",
      "line": "3572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283213@macro@CAN_F13R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB13",
    "location": {
      "column": "10",
      "line": "3573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283310@macro@CAN_F13R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB14",
    "location": {
      "column": "10",
      "line": "3574",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283407@macro@CAN_F13R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB15",
    "location": {
      "column": "10",
      "line": "3575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283504@macro@CAN_F13R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB16",
    "location": {
      "column": "10",
      "line": "3576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283601@macro@CAN_F13R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB17",
    "location": {
      "column": "10",
      "line": "3577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283698@macro@CAN_F13R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB18",
    "location": {
      "column": "10",
      "line": "3578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283795@macro@CAN_F13R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB19",
    "location": {
      "column": "10",
      "line": "3579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283892@macro@CAN_F13R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB20",
    "location": {
      "column": "10",
      "line": "3580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283989@macro@CAN_F13R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB21",
    "location": {
      "column": "10",
      "line": "3581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284086@macro@CAN_F13R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB22",
    "location": {
      "column": "10",
      "line": "3582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284183@macro@CAN_F13R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB23",
    "location": {
      "column": "10",
      "line": "3583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284280@macro@CAN_F13R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB24",
    "location": {
      "column": "10",
      "line": "3584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284377@macro@CAN_F13R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB25",
    "location": {
      "column": "10",
      "line": "3585",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284474@macro@CAN_F13R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB26",
    "location": {
      "column": "10",
      "line": "3586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284571@macro@CAN_F13R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB27",
    "location": {
      "column": "10",
      "line": "3587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284668@macro@CAN_F13R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB28",
    "location": {
      "column": "10",
      "line": "3588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284765@macro@CAN_F13R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB29",
    "location": {
      "column": "10",
      "line": "3589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284862@macro@CAN_F13R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB30",
    "location": {
      "column": "10",
      "line": "3590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284959@macro@CAN_F13R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB31",
    "location": {
      "column": "10",
      "line": "3591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285140@macro@CAN_F0R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB0",
    "location": {
      "column": "10",
      "line": "3594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285236@macro@CAN_F0R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB1",
    "location": {
      "column": "10",
      "line": "3595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285332@macro@CAN_F0R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB2",
    "location": {
      "column": "10",
      "line": "3596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285428@macro@CAN_F0R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB3",
    "location": {
      "column": "10",
      "line": "3597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285524@macro@CAN_F0R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB4",
    "location": {
      "column": "10",
      "line": "3598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285620@macro@CAN_F0R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB5",
    "location": {
      "column": "10",
      "line": "3599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285716@macro@CAN_F0R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB6",
    "location": {
      "column": "10",
      "line": "3600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285812@macro@CAN_F0R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB7",
    "location": {
      "column": "10",
      "line": "3601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285908@macro@CAN_F0R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB8",
    "location": {
      "column": "10",
      "line": "3602",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286004@macro@CAN_F0R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB9",
    "location": {
      "column": "10",
      "line": "3603",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286100@macro@CAN_F0R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB10",
    "location": {
      "column": "10",
      "line": "3604",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286197@macro@CAN_F0R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB11",
    "location": {
      "column": "10",
      "line": "3605",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286294@macro@CAN_F0R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB12",
    "location": {
      "column": "10",
      "line": "3606",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286391@macro@CAN_F0R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB13",
    "location": {
      "column": "10",
      "line": "3607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286488@macro@CAN_F0R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB14",
    "location": {
      "column": "10",
      "line": "3608",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286585@macro@CAN_F0R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB15",
    "location": {
      "column": "10",
      "line": "3609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286682@macro@CAN_F0R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB16",
    "location": {
      "column": "10",
      "line": "3610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286779@macro@CAN_F0R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB17",
    "location": {
      "column": "10",
      "line": "3611",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286876@macro@CAN_F0R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB18",
    "location": {
      "column": "10",
      "line": "3612",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286973@macro@CAN_F0R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB19",
    "location": {
      "column": "10",
      "line": "3613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287070@macro@CAN_F0R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB20",
    "location": {
      "column": "10",
      "line": "3614",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287167@macro@CAN_F0R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB21",
    "location": {
      "column": "10",
      "line": "3615",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287264@macro@CAN_F0R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB22",
    "location": {
      "column": "10",
      "line": "3616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287361@macro@CAN_F0R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB23",
    "location": {
      "column": "10",
      "line": "3617",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287458@macro@CAN_F0R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB24",
    "location": {
      "column": "10",
      "line": "3618",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287555@macro@CAN_F0R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB25",
    "location": {
      "column": "10",
      "line": "3619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287652@macro@CAN_F0R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB26",
    "location": {
      "column": "10",
      "line": "3620",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287749@macro@CAN_F0R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB27",
    "location": {
      "column": "10",
      "line": "3621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287846@macro@CAN_F0R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB28",
    "location": {
      "column": "10",
      "line": "3622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287943@macro@CAN_F0R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB29",
    "location": {
      "column": "10",
      "line": "3623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288040@macro@CAN_F0R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB30",
    "location": {
      "column": "10",
      "line": "3624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288137@macro@CAN_F0R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB31",
    "location": {
      "column": "10",
      "line": "3625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288318@macro@CAN_F1R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB0",
    "location": {
      "column": "10",
      "line": "3628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288414@macro@CAN_F1R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB1",
    "location": {
      "column": "10",
      "line": "3629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288510@macro@CAN_F1R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB2",
    "location": {
      "column": "10",
      "line": "3630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288606@macro@CAN_F1R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB3",
    "location": {
      "column": "10",
      "line": "3631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288702@macro@CAN_F1R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB4",
    "location": {
      "column": "10",
      "line": "3632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288798@macro@CAN_F1R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB5",
    "location": {
      "column": "10",
      "line": "3633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288894@macro@CAN_F1R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB6",
    "location": {
      "column": "10",
      "line": "3634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288990@macro@CAN_F1R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB7",
    "location": {
      "column": "10",
      "line": "3635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289086@macro@CAN_F1R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB8",
    "location": {
      "column": "10",
      "line": "3636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289182@macro@CAN_F1R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB9",
    "location": {
      "column": "10",
      "line": "3637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289278@macro@CAN_F1R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB10",
    "location": {
      "column": "10",
      "line": "3638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289375@macro@CAN_F1R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB11",
    "location": {
      "column": "10",
      "line": "3639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289472@macro@CAN_F1R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB12",
    "location": {
      "column": "10",
      "line": "3640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289569@macro@CAN_F1R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB13",
    "location": {
      "column": "10",
      "line": "3641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289666@macro@CAN_F1R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB14",
    "location": {
      "column": "10",
      "line": "3642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289763@macro@CAN_F1R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB15",
    "location": {
      "column": "10",
      "line": "3643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289860@macro@CAN_F1R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB16",
    "location": {
      "column": "10",
      "line": "3644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289957@macro@CAN_F1R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB17",
    "location": {
      "column": "10",
      "line": "3645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290054@macro@CAN_F1R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB18",
    "location": {
      "column": "10",
      "line": "3646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290151@macro@CAN_F1R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB19",
    "location": {
      "column": "10",
      "line": "3647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290248@macro@CAN_F1R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB20",
    "location": {
      "column": "10",
      "line": "3648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290345@macro@CAN_F1R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB21",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290442@macro@CAN_F1R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB22",
    "location": {
      "column": "10",
      "line": "3650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290539@macro@CAN_F1R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB23",
    "location": {
      "column": "10",
      "line": "3651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290636@macro@CAN_F1R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB24",
    "location": {
      "column": "10",
      "line": "3652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290733@macro@CAN_F1R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB25",
    "location": {
      "column": "10",
      "line": "3653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290830@macro@CAN_F1R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB26",
    "location": {
      "column": "10",
      "line": "3654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290927@macro@CAN_F1R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB27",
    "location": {
      "column": "10",
      "line": "3655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291024@macro@CAN_F1R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB28",
    "location": {
      "column": "10",
      "line": "3656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291121@macro@CAN_F1R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB29",
    "location": {
      "column": "10",
      "line": "3657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291218@macro@CAN_F1R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB30",
    "location": {
      "column": "10",
      "line": "3658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291315@macro@CAN_F1R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB31",
    "location": {
      "column": "10",
      "line": "3659",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291496@macro@CAN_F2R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB0",
    "location": {
      "column": "10",
      "line": "3662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291592@macro@CAN_F2R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB1",
    "location": {
      "column": "10",
      "line": "3663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291688@macro@CAN_F2R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB2",
    "location": {
      "column": "10",
      "line": "3664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291784@macro@CAN_F2R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB3",
    "location": {
      "column": "10",
      "line": "3665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291880@macro@CAN_F2R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB4",
    "location": {
      "column": "10",
      "line": "3666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291976@macro@CAN_F2R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB5",
    "location": {
      "column": "10",
      "line": "3667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292072@macro@CAN_F2R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB6",
    "location": {
      "column": "10",
      "line": "3668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292168@macro@CAN_F2R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB7",
    "location": {
      "column": "10",
      "line": "3669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292264@macro@CAN_F2R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB8",
    "location": {
      "column": "10",
      "line": "3670",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292360@macro@CAN_F2R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB9",
    "location": {
      "column": "10",
      "line": "3671",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292456@macro@CAN_F2R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB10",
    "location": {
      "column": "10",
      "line": "3672",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292553@macro@CAN_F2R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB11",
    "location": {
      "column": "10",
      "line": "3673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292650@macro@CAN_F2R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB12",
    "location": {
      "column": "10",
      "line": "3674",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292747@macro@CAN_F2R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB13",
    "location": {
      "column": "10",
      "line": "3675",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292844@macro@CAN_F2R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB14",
    "location": {
      "column": "10",
      "line": "3676",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292941@macro@CAN_F2R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB15",
    "location": {
      "column": "10",
      "line": "3677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293038@macro@CAN_F2R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB16",
    "location": {
      "column": "10",
      "line": "3678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293135@macro@CAN_F2R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB17",
    "location": {
      "column": "10",
      "line": "3679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293232@macro@CAN_F2R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB18",
    "location": {
      "column": "10",
      "line": "3680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293329@macro@CAN_F2R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB19",
    "location": {
      "column": "10",
      "line": "3681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293426@macro@CAN_F2R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB20",
    "location": {
      "column": "10",
      "line": "3682",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293523@macro@CAN_F2R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB21",
    "location": {
      "column": "10",
      "line": "3683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293620@macro@CAN_F2R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB22",
    "location": {
      "column": "10",
      "line": "3684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293717@macro@CAN_F2R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB23",
    "location": {
      "column": "10",
      "line": "3685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293814@macro@CAN_F2R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB24",
    "location": {
      "column": "10",
      "line": "3686",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293911@macro@CAN_F2R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB25",
    "location": {
      "column": "10",
      "line": "3687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294008@macro@CAN_F2R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB26",
    "location": {
      "column": "10",
      "line": "3688",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294105@macro@CAN_F2R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB27",
    "location": {
      "column": "10",
      "line": "3689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294202@macro@CAN_F2R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB28",
    "location": {
      "column": "10",
      "line": "3690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294299@macro@CAN_F2R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB29",
    "location": {
      "column": "10",
      "line": "3691",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294396@macro@CAN_F2R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB30",
    "location": {
      "column": "10",
      "line": "3692",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294493@macro@CAN_F2R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB31",
    "location": {
      "column": "10",
      "line": "3693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294674@macro@CAN_F3R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB0",
    "location": {
      "column": "10",
      "line": "3696",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294770@macro@CAN_F3R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB1",
    "location": {
      "column": "10",
      "line": "3697",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294866@macro@CAN_F3R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB2",
    "location": {
      "column": "10",
      "line": "3698",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294962@macro@CAN_F3R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB3",
    "location": {
      "column": "10",
      "line": "3699",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295058@macro@CAN_F3R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB4",
    "location": {
      "column": "10",
      "line": "3700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295154@macro@CAN_F3R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB5",
    "location": {
      "column": "10",
      "line": "3701",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295250@macro@CAN_F3R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB6",
    "location": {
      "column": "10",
      "line": "3702",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295346@macro@CAN_F3R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB7",
    "location": {
      "column": "10",
      "line": "3703",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295442@macro@CAN_F3R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB8",
    "location": {
      "column": "10",
      "line": "3704",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295538@macro@CAN_F3R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB9",
    "location": {
      "column": "10",
      "line": "3705",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295634@macro@CAN_F3R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB10",
    "location": {
      "column": "10",
      "line": "3706",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295731@macro@CAN_F3R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB11",
    "location": {
      "column": "10",
      "line": "3707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295828@macro@CAN_F3R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB12",
    "location": {
      "column": "10",
      "line": "3708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295925@macro@CAN_F3R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB13",
    "location": {
      "column": "10",
      "line": "3709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296022@macro@CAN_F3R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB14",
    "location": {
      "column": "10",
      "line": "3710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296119@macro@CAN_F3R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB15",
    "location": {
      "column": "10",
      "line": "3711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296216@macro@CAN_F3R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB16",
    "location": {
      "column": "10",
      "line": "3712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296313@macro@CAN_F3R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB17",
    "location": {
      "column": "10",
      "line": "3713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296410@macro@CAN_F3R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB18",
    "location": {
      "column": "10",
      "line": "3714",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296507@macro@CAN_F3R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB19",
    "location": {
      "column": "10",
      "line": "3715",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296604@macro@CAN_F3R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB20",
    "location": {
      "column": "10",
      "line": "3716",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296701@macro@CAN_F3R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB21",
    "location": {
      "column": "10",
      "line": "3717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296798@macro@CAN_F3R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB22",
    "location": {
      "column": "10",
      "line": "3718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296895@macro@CAN_F3R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB23",
    "location": {
      "column": "10",
      "line": "3719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296992@macro@CAN_F3R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB24",
    "location": {
      "column": "10",
      "line": "3720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297089@macro@CAN_F3R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB25",
    "location": {
      "column": "10",
      "line": "3721",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297186@macro@CAN_F3R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB26",
    "location": {
      "column": "10",
      "line": "3722",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297283@macro@CAN_F3R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB27",
    "location": {
      "column": "10",
      "line": "3723",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297380@macro@CAN_F3R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB28",
    "location": {
      "column": "10",
      "line": "3724",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297477@macro@CAN_F3R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB29",
    "location": {
      "column": "10",
      "line": "3725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297574@macro@CAN_F3R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB30",
    "location": {
      "column": "10",
      "line": "3726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297671@macro@CAN_F3R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB31",
    "location": {
      "column": "10",
      "line": "3727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297852@macro@CAN_F4R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB0",
    "location": {
      "column": "10",
      "line": "3730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297948@macro@CAN_F4R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB1",
    "location": {
      "column": "10",
      "line": "3731",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298044@macro@CAN_F4R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB2",
    "location": {
      "column": "10",
      "line": "3732",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298140@macro@CAN_F4R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB3",
    "location": {
      "column": "10",
      "line": "3733",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298236@macro@CAN_F4R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB4",
    "location": {
      "column": "10",
      "line": "3734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298332@macro@CAN_F4R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB5",
    "location": {
      "column": "10",
      "line": "3735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298428@macro@CAN_F4R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB6",
    "location": {
      "column": "10",
      "line": "3736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298524@macro@CAN_F4R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB7",
    "location": {
      "column": "10",
      "line": "3737",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298620@macro@CAN_F4R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB8",
    "location": {
      "column": "10",
      "line": "3738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298716@macro@CAN_F4R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB9",
    "location": {
      "column": "10",
      "line": "3739",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298812@macro@CAN_F4R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB10",
    "location": {
      "column": "10",
      "line": "3740",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298909@macro@CAN_F4R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB11",
    "location": {
      "column": "10",
      "line": "3741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299006@macro@CAN_F4R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB12",
    "location": {
      "column": "10",
      "line": "3742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299103@macro@CAN_F4R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB13",
    "location": {
      "column": "10",
      "line": "3743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299200@macro@CAN_F4R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB14",
    "location": {
      "column": "10",
      "line": "3744",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299297@macro@CAN_F4R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB15",
    "location": {
      "column": "10",
      "line": "3745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299394@macro@CAN_F4R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB16",
    "location": {
      "column": "10",
      "line": "3746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299491@macro@CAN_F4R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB17",
    "location": {
      "column": "10",
      "line": "3747",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299588@macro@CAN_F4R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB18",
    "location": {
      "column": "10",
      "line": "3748",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299685@macro@CAN_F4R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB19",
    "location": {
      "column": "10",
      "line": "3749",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299782@macro@CAN_F4R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB20",
    "location": {
      "column": "10",
      "line": "3750",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299879@macro@CAN_F4R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB21",
    "location": {
      "column": "10",
      "line": "3751",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299976@macro@CAN_F4R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB22",
    "location": {
      "column": "10",
      "line": "3752",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300073@macro@CAN_F4R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB23",
    "location": {
      "column": "10",
      "line": "3753",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300170@macro@CAN_F4R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB24",
    "location": {
      "column": "10",
      "line": "3754",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300267@macro@CAN_F4R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB25",
    "location": {
      "column": "10",
      "line": "3755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300364@macro@CAN_F4R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB26",
    "location": {
      "column": "10",
      "line": "3756",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300461@macro@CAN_F4R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB27",
    "location": {
      "column": "10",
      "line": "3757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300558@macro@CAN_F4R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB28",
    "location": {
      "column": "10",
      "line": "3758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300655@macro@CAN_F4R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB29",
    "location": {
      "column": "10",
      "line": "3759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300752@macro@CAN_F4R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB30",
    "location": {
      "column": "10",
      "line": "3760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300849@macro@CAN_F4R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB31",
    "location": {
      "column": "10",
      "line": "3761",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301030@macro@CAN_F5R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB0",
    "location": {
      "column": "10",
      "line": "3764",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301126@macro@CAN_F5R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB1",
    "location": {
      "column": "10",
      "line": "3765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301222@macro@CAN_F5R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB2",
    "location": {
      "column": "10",
      "line": "3766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301318@macro@CAN_F5R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB3",
    "location": {
      "column": "10",
      "line": "3767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301414@macro@CAN_F5R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB4",
    "location": {
      "column": "10",
      "line": "3768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301510@macro@CAN_F5R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB5",
    "location": {
      "column": "10",
      "line": "3769",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301606@macro@CAN_F5R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB6",
    "location": {
      "column": "10",
      "line": "3770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301702@macro@CAN_F5R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB7",
    "location": {
      "column": "10",
      "line": "3771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301798@macro@CAN_F5R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB8",
    "location": {
      "column": "10",
      "line": "3772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301894@macro@CAN_F5R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB9",
    "location": {
      "column": "10",
      "line": "3773",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301990@macro@CAN_F5R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB10",
    "location": {
      "column": "10",
      "line": "3774",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302087@macro@CAN_F5R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB11",
    "location": {
      "column": "10",
      "line": "3775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302184@macro@CAN_F5R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB12",
    "location": {
      "column": "10",
      "line": "3776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302281@macro@CAN_F5R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB13",
    "location": {
      "column": "10",
      "line": "3777",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302378@macro@CAN_F5R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB14",
    "location": {
      "column": "10",
      "line": "3778",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302475@macro@CAN_F5R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB15",
    "location": {
      "column": "10",
      "line": "3779",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302572@macro@CAN_F5R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB16",
    "location": {
      "column": "10",
      "line": "3780",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302669@macro@CAN_F5R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB17",
    "location": {
      "column": "10",
      "line": "3781",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302766@macro@CAN_F5R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB18",
    "location": {
      "column": "10",
      "line": "3782",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302863@macro@CAN_F5R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB19",
    "location": {
      "column": "10",
      "line": "3783",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302960@macro@CAN_F5R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB20",
    "location": {
      "column": "10",
      "line": "3784",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303057@macro@CAN_F5R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB21",
    "location": {
      "column": "10",
      "line": "3785",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303154@macro@CAN_F5R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB22",
    "location": {
      "column": "10",
      "line": "3786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303251@macro@CAN_F5R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB23",
    "location": {
      "column": "10",
      "line": "3787",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303348@macro@CAN_F5R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB24",
    "location": {
      "column": "10",
      "line": "3788",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303445@macro@CAN_F5R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB25",
    "location": {
      "column": "10",
      "line": "3789",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303542@macro@CAN_F5R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB26",
    "location": {
      "column": "10",
      "line": "3790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303639@macro@CAN_F5R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB27",
    "location": {
      "column": "10",
      "line": "3791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303736@macro@CAN_F5R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB28",
    "location": {
      "column": "10",
      "line": "3792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303833@macro@CAN_F5R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB29",
    "location": {
      "column": "10",
      "line": "3793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303930@macro@CAN_F5R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB30",
    "location": {
      "column": "10",
      "line": "3794",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304027@macro@CAN_F5R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB31",
    "location": {
      "column": "10",
      "line": "3795",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304208@macro@CAN_F6R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB0",
    "location": {
      "column": "10",
      "line": "3798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304304@macro@CAN_F6R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB1",
    "location": {
      "column": "10",
      "line": "3799",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304400@macro@CAN_F6R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB2",
    "location": {
      "column": "10",
      "line": "3800",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304496@macro@CAN_F6R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB3",
    "location": {
      "column": "10",
      "line": "3801",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304592@macro@CAN_F6R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB4",
    "location": {
      "column": "10",
      "line": "3802",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304688@macro@CAN_F6R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB5",
    "location": {
      "column": "10",
      "line": "3803",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304784@macro@CAN_F6R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB6",
    "location": {
      "column": "10",
      "line": "3804",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304880@macro@CAN_F6R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB7",
    "location": {
      "column": "10",
      "line": "3805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304976@macro@CAN_F6R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB8",
    "location": {
      "column": "10",
      "line": "3806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305072@macro@CAN_F6R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB9",
    "location": {
      "column": "10",
      "line": "3807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305168@macro@CAN_F6R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB10",
    "location": {
      "column": "10",
      "line": "3808",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305265@macro@CAN_F6R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB11",
    "location": {
      "column": "10",
      "line": "3809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305362@macro@CAN_F6R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB12",
    "location": {
      "column": "10",
      "line": "3810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305459@macro@CAN_F6R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB13",
    "location": {
      "column": "10",
      "line": "3811",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305556@macro@CAN_F6R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB14",
    "location": {
      "column": "10",
      "line": "3812",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305653@macro@CAN_F6R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB15",
    "location": {
      "column": "10",
      "line": "3813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305750@macro@CAN_F6R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB16",
    "location": {
      "column": "10",
      "line": "3814",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305847@macro@CAN_F6R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB17",
    "location": {
      "column": "10",
      "line": "3815",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305944@macro@CAN_F6R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB18",
    "location": {
      "column": "10",
      "line": "3816",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306041@macro@CAN_F6R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB19",
    "location": {
      "column": "10",
      "line": "3817",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306138@macro@CAN_F6R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB20",
    "location": {
      "column": "10",
      "line": "3818",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306235@macro@CAN_F6R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB21",
    "location": {
      "column": "10",
      "line": "3819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306332@macro@CAN_F6R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB22",
    "location": {
      "column": "10",
      "line": "3820",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306429@macro@CAN_F6R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB23",
    "location": {
      "column": "10",
      "line": "3821",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306526@macro@CAN_F6R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB24",
    "location": {
      "column": "10",
      "line": "3822",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306623@macro@CAN_F6R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB25",
    "location": {
      "column": "10",
      "line": "3823",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306720@macro@CAN_F6R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB26",
    "location": {
      "column": "10",
      "line": "3824",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306817@macro@CAN_F6R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB27",
    "location": {
      "column": "10",
      "line": "3825",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306914@macro@CAN_F6R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB28",
    "location": {
      "column": "10",
      "line": "3826",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307011@macro@CAN_F6R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB29",
    "location": {
      "column": "10",
      "line": "3827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307108@macro@CAN_F6R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB30",
    "location": {
      "column": "10",
      "line": "3828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307205@macro@CAN_F6R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB31",
    "location": {
      "column": "10",
      "line": "3829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307386@macro@CAN_F7R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB0",
    "location": {
      "column": "10",
      "line": "3832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307482@macro@CAN_F7R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB1",
    "location": {
      "column": "10",
      "line": "3833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307578@macro@CAN_F7R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB2",
    "location": {
      "column": "10",
      "line": "3834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307674@macro@CAN_F7R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB3",
    "location": {
      "column": "10",
      "line": "3835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307770@macro@CAN_F7R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB4",
    "location": {
      "column": "10",
      "line": "3836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307866@macro@CAN_F7R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB5",
    "location": {
      "column": "10",
      "line": "3837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307962@macro@CAN_F7R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB6",
    "location": {
      "column": "10",
      "line": "3838",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308058@macro@CAN_F7R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB7",
    "location": {
      "column": "10",
      "line": "3839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308154@macro@CAN_F7R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB8",
    "location": {
      "column": "10",
      "line": "3840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308250@macro@CAN_F7R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB9",
    "location": {
      "column": "10",
      "line": "3841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308346@macro@CAN_F7R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB10",
    "location": {
      "column": "10",
      "line": "3842",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308443@macro@CAN_F7R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB11",
    "location": {
      "column": "10",
      "line": "3843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308540@macro@CAN_F7R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB12",
    "location": {
      "column": "10",
      "line": "3844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308637@macro@CAN_F7R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB13",
    "location": {
      "column": "10",
      "line": "3845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308734@macro@CAN_F7R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB14",
    "location": {
      "column": "10",
      "line": "3846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308831@macro@CAN_F7R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB15",
    "location": {
      "column": "10",
      "line": "3847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308928@macro@CAN_F7R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB16",
    "location": {
      "column": "10",
      "line": "3848",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309025@macro@CAN_F7R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB17",
    "location": {
      "column": "10",
      "line": "3849",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309122@macro@CAN_F7R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB18",
    "location": {
      "column": "10",
      "line": "3850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309219@macro@CAN_F7R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB19",
    "location": {
      "column": "10",
      "line": "3851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309316@macro@CAN_F7R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB20",
    "location": {
      "column": "10",
      "line": "3852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309413@macro@CAN_F7R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB21",
    "location": {
      "column": "10",
      "line": "3853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309510@macro@CAN_F7R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB22",
    "location": {
      "column": "10",
      "line": "3854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309607@macro@CAN_F7R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB23",
    "location": {
      "column": "10",
      "line": "3855",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309704@macro@CAN_F7R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB24",
    "location": {
      "column": "10",
      "line": "3856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309801@macro@CAN_F7R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB25",
    "location": {
      "column": "10",
      "line": "3857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309898@macro@CAN_F7R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB26",
    "location": {
      "column": "10",
      "line": "3858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309995@macro@CAN_F7R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB27",
    "location": {
      "column": "10",
      "line": "3859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310092@macro@CAN_F7R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB28",
    "location": {
      "column": "10",
      "line": "3860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310189@macro@CAN_F7R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB29",
    "location": {
      "column": "10",
      "line": "3861",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310286@macro@CAN_F7R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB30",
    "location": {
      "column": "10",
      "line": "3862",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310383@macro@CAN_F7R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB31",
    "location": {
      "column": "10",
      "line": "3863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310564@macro@CAN_F8R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB0",
    "location": {
      "column": "10",
      "line": "3866",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310660@macro@CAN_F8R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB1",
    "location": {
      "column": "10",
      "line": "3867",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310756@macro@CAN_F8R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB2",
    "location": {
      "column": "10",
      "line": "3868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310852@macro@CAN_F8R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB3",
    "location": {
      "column": "10",
      "line": "3869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310948@macro@CAN_F8R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB4",
    "location": {
      "column": "10",
      "line": "3870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311044@macro@CAN_F8R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB5",
    "location": {
      "column": "10",
      "line": "3871",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311140@macro@CAN_F8R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB6",
    "location": {
      "column": "10",
      "line": "3872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311236@macro@CAN_F8R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB7",
    "location": {
      "column": "10",
      "line": "3873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311332@macro@CAN_F8R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB8",
    "location": {
      "column": "10",
      "line": "3874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311428@macro@CAN_F8R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB9",
    "location": {
      "column": "10",
      "line": "3875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311524@macro@CAN_F8R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB10",
    "location": {
      "column": "10",
      "line": "3876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311621@macro@CAN_F8R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB11",
    "location": {
      "column": "10",
      "line": "3877",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311718@macro@CAN_F8R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB12",
    "location": {
      "column": "10",
      "line": "3878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311815@macro@CAN_F8R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB13",
    "location": {
      "column": "10",
      "line": "3879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311912@macro@CAN_F8R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB14",
    "location": {
      "column": "10",
      "line": "3880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312009@macro@CAN_F8R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB15",
    "location": {
      "column": "10",
      "line": "3881",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312106@macro@CAN_F8R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB16",
    "location": {
      "column": "10",
      "line": "3882",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312203@macro@CAN_F8R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB17",
    "location": {
      "column": "10",
      "line": "3883",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312300@macro@CAN_F8R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB18",
    "location": {
      "column": "10",
      "line": "3884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312397@macro@CAN_F8R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB19",
    "location": {
      "column": "10",
      "line": "3885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312494@macro@CAN_F8R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB20",
    "location": {
      "column": "10",
      "line": "3886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312591@macro@CAN_F8R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB21",
    "location": {
      "column": "10",
      "line": "3887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312688@macro@CAN_F8R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB22",
    "location": {
      "column": "10",
      "line": "3888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312785@macro@CAN_F8R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB23",
    "location": {
      "column": "10",
      "line": "3889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312882@macro@CAN_F8R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB24",
    "location": {
      "column": "10",
      "line": "3890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312979@macro@CAN_F8R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB25",
    "location": {
      "column": "10",
      "line": "3891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313076@macro@CAN_F8R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB26",
    "location": {
      "column": "10",
      "line": "3892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313173@macro@CAN_F8R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB27",
    "location": {
      "column": "10",
      "line": "3893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313270@macro@CAN_F8R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB28",
    "location": {
      "column": "10",
      "line": "3894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313367@macro@CAN_F8R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB29",
    "location": {
      "column": "10",
      "line": "3895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313464@macro@CAN_F8R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB30",
    "location": {
      "column": "10",
      "line": "3896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313561@macro@CAN_F8R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB31",
    "location": {
      "column": "10",
      "line": "3897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313742@macro@CAN_F9R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB0",
    "location": {
      "column": "10",
      "line": "3900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313838@macro@CAN_F9R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB1",
    "location": {
      "column": "10",
      "line": "3901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313934@macro@CAN_F9R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB2",
    "location": {
      "column": "10",
      "line": "3902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314030@macro@CAN_F9R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB3",
    "location": {
      "column": "10",
      "line": "3903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314126@macro@CAN_F9R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB4",
    "location": {
      "column": "10",
      "line": "3904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314222@macro@CAN_F9R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB5",
    "location": {
      "column": "10",
      "line": "3905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314318@macro@CAN_F9R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB6",
    "location": {
      "column": "10",
      "line": "3906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314414@macro@CAN_F9R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB7",
    "location": {
      "column": "10",
      "line": "3907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314510@macro@CAN_F9R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB8",
    "location": {
      "column": "10",
      "line": "3908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314606@macro@CAN_F9R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB9",
    "location": {
      "column": "10",
      "line": "3909",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314702@macro@CAN_F9R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB10",
    "location": {
      "column": "10",
      "line": "3910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314799@macro@CAN_F9R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB11",
    "location": {
      "column": "10",
      "line": "3911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314896@macro@CAN_F9R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB12",
    "location": {
      "column": "10",
      "line": "3912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314993@macro@CAN_F9R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB13",
    "location": {
      "column": "10",
      "line": "3913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315090@macro@CAN_F9R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB14",
    "location": {
      "column": "10",
      "line": "3914",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315187@macro@CAN_F9R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB15",
    "location": {
      "column": "10",
      "line": "3915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315284@macro@CAN_F9R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB16",
    "location": {
      "column": "10",
      "line": "3916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315381@macro@CAN_F9R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB17",
    "location": {
      "column": "10",
      "line": "3917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315478@macro@CAN_F9R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB18",
    "location": {
      "column": "10",
      "line": "3918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315575@macro@CAN_F9R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB19",
    "location": {
      "column": "10",
      "line": "3919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315672@macro@CAN_F9R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB20",
    "location": {
      "column": "10",
      "line": "3920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315769@macro@CAN_F9R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB21",
    "location": {
      "column": "10",
      "line": "3921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315866@macro@CAN_F9R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB22",
    "location": {
      "column": "10",
      "line": "3922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315963@macro@CAN_F9R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB23",
    "location": {
      "column": "10",
      "line": "3923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316060@macro@CAN_F9R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB24",
    "location": {
      "column": "10",
      "line": "3924",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316157@macro@CAN_F9R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB25",
    "location": {
      "column": "10",
      "line": "3925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316254@macro@CAN_F9R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB26",
    "location": {
      "column": "10",
      "line": "3926",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316351@macro@CAN_F9R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB27",
    "location": {
      "column": "10",
      "line": "3927",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316448@macro@CAN_F9R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB28",
    "location": {
      "column": "10",
      "line": "3928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316545@macro@CAN_F9R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB29",
    "location": {
      "column": "10",
      "line": "3929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316642@macro@CAN_F9R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB30",
    "location": {
      "column": "10",
      "line": "3930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316739@macro@CAN_F9R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB31",
    "location": {
      "column": "10",
      "line": "3931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316920@macro@CAN_F10R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB0",
    "location": {
      "column": "10",
      "line": "3934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317016@macro@CAN_F10R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB1",
    "location": {
      "column": "10",
      "line": "3935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317112@macro@CAN_F10R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB2",
    "location": {
      "column": "10",
      "line": "3936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317208@macro@CAN_F10R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB3",
    "location": {
      "column": "10",
      "line": "3937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317304@macro@CAN_F10R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB4",
    "location": {
      "column": "10",
      "line": "3938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317400@macro@CAN_F10R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB5",
    "location": {
      "column": "10",
      "line": "3939",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317496@macro@CAN_F10R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB6",
    "location": {
      "column": "10",
      "line": "3940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317592@macro@CAN_F10R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB7",
    "location": {
      "column": "10",
      "line": "3941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317688@macro@CAN_F10R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB8",
    "location": {
      "column": "10",
      "line": "3942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317784@macro@CAN_F10R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB9",
    "location": {
      "column": "10",
      "line": "3943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317880@macro@CAN_F10R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB10",
    "location": {
      "column": "10",
      "line": "3944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317977@macro@CAN_F10R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB11",
    "location": {
      "column": "10",
      "line": "3945",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318074@macro@CAN_F10R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB12",
    "location": {
      "column": "10",
      "line": "3946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318171@macro@CAN_F10R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB13",
    "location": {
      "column": "10",
      "line": "3947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318268@macro@CAN_F10R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB14",
    "location": {
      "column": "10",
      "line": "3948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318365@macro@CAN_F10R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB15",
    "location": {
      "column": "10",
      "line": "3949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318462@macro@CAN_F10R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB16",
    "location": {
      "column": "10",
      "line": "3950",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318559@macro@CAN_F10R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB17",
    "location": {
      "column": "10",
      "line": "3951",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318656@macro@CAN_F10R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB18",
    "location": {
      "column": "10",
      "line": "3952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318753@macro@CAN_F10R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB19",
    "location": {
      "column": "10",
      "line": "3953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318850@macro@CAN_F10R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB20",
    "location": {
      "column": "10",
      "line": "3954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318947@macro@CAN_F10R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB21",
    "location": {
      "column": "10",
      "line": "3955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319044@macro@CAN_F10R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB22",
    "location": {
      "column": "10",
      "line": "3956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319141@macro@CAN_F10R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB23",
    "location": {
      "column": "10",
      "line": "3957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319238@macro@CAN_F10R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB24",
    "location": {
      "column": "10",
      "line": "3958",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319335@macro@CAN_F10R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB25",
    "location": {
      "column": "10",
      "line": "3959",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319432@macro@CAN_F10R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB26",
    "location": {
      "column": "10",
      "line": "3960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319529@macro@CAN_F10R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB27",
    "location": {
      "column": "10",
      "line": "3961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319626@macro@CAN_F10R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB28",
    "location": {
      "column": "10",
      "line": "3962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319723@macro@CAN_F10R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB29",
    "location": {
      "column": "10",
      "line": "3963",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319820@macro@CAN_F10R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB30",
    "location": {
      "column": "10",
      "line": "3964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319917@macro@CAN_F10R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB31",
    "location": {
      "column": "10",
      "line": "3965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320098@macro@CAN_F11R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB0",
    "location": {
      "column": "10",
      "line": "3968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320194@macro@CAN_F11R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB1",
    "location": {
      "column": "10",
      "line": "3969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320290@macro@CAN_F11R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB2",
    "location": {
      "column": "10",
      "line": "3970",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320386@macro@CAN_F11R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB3",
    "location": {
      "column": "10",
      "line": "3971",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320482@macro@CAN_F11R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB4",
    "location": {
      "column": "10",
      "line": "3972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320578@macro@CAN_F11R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB5",
    "location": {
      "column": "10",
      "line": "3973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320674@macro@CAN_F11R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB6",
    "location": {
      "column": "10",
      "line": "3974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320770@macro@CAN_F11R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB7",
    "location": {
      "column": "10",
      "line": "3975",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320866@macro@CAN_F11R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB8",
    "location": {
      "column": "10",
      "line": "3976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320962@macro@CAN_F11R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB9",
    "location": {
      "column": "10",
      "line": "3977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321058@macro@CAN_F11R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB10",
    "location": {
      "column": "10",
      "line": "3978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321155@macro@CAN_F11R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB11",
    "location": {
      "column": "10",
      "line": "3979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321252@macro@CAN_F11R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB12",
    "location": {
      "column": "10",
      "line": "3980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321349@macro@CAN_F11R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB13",
    "location": {
      "column": "10",
      "line": "3981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321446@macro@CAN_F11R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB14",
    "location": {
      "column": "10",
      "line": "3982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321543@macro@CAN_F11R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB15",
    "location": {
      "column": "10",
      "line": "3983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321640@macro@CAN_F11R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB16",
    "location": {
      "column": "10",
      "line": "3984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321737@macro@CAN_F11R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB17",
    "location": {
      "column": "10",
      "line": "3985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321834@macro@CAN_F11R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB18",
    "location": {
      "column": "10",
      "line": "3986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321931@macro@CAN_F11R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB19",
    "location": {
      "column": "10",
      "line": "3987",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322028@macro@CAN_F11R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB20",
    "location": {
      "column": "10",
      "line": "3988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322125@macro@CAN_F11R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB21",
    "location": {
      "column": "10",
      "line": "3989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322222@macro@CAN_F11R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB22",
    "location": {
      "column": "10",
      "line": "3990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322319@macro@CAN_F11R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB23",
    "location": {
      "column": "10",
      "line": "3991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322416@macro@CAN_F11R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB24",
    "location": {
      "column": "10",
      "line": "3992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322513@macro@CAN_F11R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB25",
    "location": {
      "column": "10",
      "line": "3993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322610@macro@CAN_F11R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB26",
    "location": {
      "column": "10",
      "line": "3994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322707@macro@CAN_F11R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB27",
    "location": {
      "column": "10",
      "line": "3995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322804@macro@CAN_F11R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB28",
    "location": {
      "column": "10",
      "line": "3996",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322901@macro@CAN_F11R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB29",
    "location": {
      "column": "10",
      "line": "3997",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322998@macro@CAN_F11R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB30",
    "location": {
      "column": "10",
      "line": "3998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323095@macro@CAN_F11R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB31",
    "location": {
      "column": "10",
      "line": "3999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323276@macro@CAN_F12R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB0",
    "location": {
      "column": "10",
      "line": "4002",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323372@macro@CAN_F12R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB1",
    "location": {
      "column": "10",
      "line": "4003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323468@macro@CAN_F12R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB2",
    "location": {
      "column": "10",
      "line": "4004",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323564@macro@CAN_F12R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB3",
    "location": {
      "column": "10",
      "line": "4005",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323660@macro@CAN_F12R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB4",
    "location": {
      "column": "10",
      "line": "4006",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323756@macro@CAN_F12R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB5",
    "location": {
      "column": "10",
      "line": "4007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323852@macro@CAN_F12R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB6",
    "location": {
      "column": "10",
      "line": "4008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323948@macro@CAN_F12R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB7",
    "location": {
      "column": "10",
      "line": "4009",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324044@macro@CAN_F12R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB8",
    "location": {
      "column": "10",
      "line": "4010",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324140@macro@CAN_F12R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB9",
    "location": {
      "column": "10",
      "line": "4011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324236@macro@CAN_F12R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB10",
    "location": {
      "column": "10",
      "line": "4012",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324333@macro@CAN_F12R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB11",
    "location": {
      "column": "10",
      "line": "4013",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324430@macro@CAN_F12R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB12",
    "location": {
      "column": "10",
      "line": "4014",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324527@macro@CAN_F12R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB13",
    "location": {
      "column": "10",
      "line": "4015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324624@macro@CAN_F12R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB14",
    "location": {
      "column": "10",
      "line": "4016",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324721@macro@CAN_F12R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB15",
    "location": {
      "column": "10",
      "line": "4017",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324818@macro@CAN_F12R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB16",
    "location": {
      "column": "10",
      "line": "4018",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324915@macro@CAN_F12R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB17",
    "location": {
      "column": "10",
      "line": "4019",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325012@macro@CAN_F12R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB18",
    "location": {
      "column": "10",
      "line": "4020",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325109@macro@CAN_F12R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB19",
    "location": {
      "column": "10",
      "line": "4021",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325206@macro@CAN_F12R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB20",
    "location": {
      "column": "10",
      "line": "4022",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325303@macro@CAN_F12R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB21",
    "location": {
      "column": "10",
      "line": "4023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325400@macro@CAN_F12R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB22",
    "location": {
      "column": "10",
      "line": "4024",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325497@macro@CAN_F12R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB23",
    "location": {
      "column": "10",
      "line": "4025",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325594@macro@CAN_F12R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB24",
    "location": {
      "column": "10",
      "line": "4026",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325691@macro@CAN_F12R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB25",
    "location": {
      "column": "10",
      "line": "4027",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325788@macro@CAN_F12R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB26",
    "location": {
      "column": "10",
      "line": "4028",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325885@macro@CAN_F12R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB27",
    "location": {
      "column": "10",
      "line": "4029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325982@macro@CAN_F12R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB28",
    "location": {
      "column": "10",
      "line": "4030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326079@macro@CAN_F12R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB29",
    "location": {
      "column": "10",
      "line": "4031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326176@macro@CAN_F12R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB30",
    "location": {
      "column": "10",
      "line": "4032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326273@macro@CAN_F12R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB31",
    "location": {
      "column": "10",
      "line": "4033",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326454@macro@CAN_F13R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB0",
    "location": {
      "column": "10",
      "line": "4036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326550@macro@CAN_F13R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB1",
    "location": {
      "column": "10",
      "line": "4037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326646@macro@CAN_F13R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB2",
    "location": {
      "column": "10",
      "line": "4038",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326742@macro@CAN_F13R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB3",
    "location": {
      "column": "10",
      "line": "4039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326838@macro@CAN_F13R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB4",
    "location": {
      "column": "10",
      "line": "4040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326934@macro@CAN_F13R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB5",
    "location": {
      "column": "10",
      "line": "4041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327030@macro@CAN_F13R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB6",
    "location": {
      "column": "10",
      "line": "4042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327126@macro@CAN_F13R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB7",
    "location": {
      "column": "10",
      "line": "4043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327222@macro@CAN_F13R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB8",
    "location": {
      "column": "10",
      "line": "4044",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327318@macro@CAN_F13R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB9",
    "location": {
      "column": "10",
      "line": "4045",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327414@macro@CAN_F13R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB10",
    "location": {
      "column": "10",
      "line": "4046",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327511@macro@CAN_F13R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB11",
    "location": {
      "column": "10",
      "line": "4047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327608@macro@CAN_F13R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB12",
    "location": {
      "column": "10",
      "line": "4048",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327705@macro@CAN_F13R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB13",
    "location": {
      "column": "10",
      "line": "4049",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327802@macro@CAN_F13R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB14",
    "location": {
      "column": "10",
      "line": "4050",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327899@macro@CAN_F13R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB15",
    "location": {
      "column": "10",
      "line": "4051",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327996@macro@CAN_F13R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB16",
    "location": {
      "column": "10",
      "line": "4052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328093@macro@CAN_F13R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB17",
    "location": {
      "column": "10",
      "line": "4053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328190@macro@CAN_F13R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB18",
    "location": {
      "column": "10",
      "line": "4054",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328287@macro@CAN_F13R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB19",
    "location": {
      "column": "10",
      "line": "4055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328384@macro@CAN_F13R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB20",
    "location": {
      "column": "10",
      "line": "4056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328481@macro@CAN_F13R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB21",
    "location": {
      "column": "10",
      "line": "4057",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328578@macro@CAN_F13R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB22",
    "location": {
      "column": "10",
      "line": "4058",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328675@macro@CAN_F13R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB23",
    "location": {
      "column": "10",
      "line": "4059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328772@macro@CAN_F13R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB24",
    "location": {
      "column": "10",
      "line": "4060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328869@macro@CAN_F13R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB25",
    "location": {
      "column": "10",
      "line": "4061",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328966@macro@CAN_F13R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB26",
    "location": {
      "column": "10",
      "line": "4062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329063@macro@CAN_F13R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB27",
    "location": {
      "column": "10",
      "line": "4063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329160@macro@CAN_F13R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB28",
    "location": {
      "column": "10",
      "line": "4064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329257@macro@CAN_F13R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB29",
    "location": {
      "column": "10",
      "line": "4065",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329354@macro@CAN_F13R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB30",
    "location": {
      "column": "10",
      "line": "4066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329451@macro@CAN_F13R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB31",
    "location": {
      "column": "10",
      "line": "4067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@335984@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "10",
      "line": "4135",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336166@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "10",
      "line": "4139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336370@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "10",
      "line": "4143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336950@macro@CRYP_CR_ALGODIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGODIR",
    "location": {
      "column": "9",
      "line": "4151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGODIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337021@macro@CRYP_CR_ALGOMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE",
    "location": {
      "column": "9",
      "line": "4153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337090@macro@CRYP_CR_ALGOMODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_0",
    "location": {
      "column": "9",
      "line": "4154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337159@macro@CRYP_CR_ALGOMODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_1",
    "location": {
      "column": "9",
      "line": "4155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337228@macro@CRYP_CR_ALGOMODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_2",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337297@macro@CRYP_CR_ALGOMODE_TDES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_ECB",
    "location": {
      "column": "9",
      "line": "4157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337366@macro@CRYP_CR_ALGOMODE_TDES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_CBC",
    "location": {
      "column": "9",
      "line": "4158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337435@macro@CRYP_CR_ALGOMODE_DES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_ECB",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337504@macro@CRYP_CR_ALGOMODE_DES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_CBC",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337573@macro@CRYP_CR_ALGOMODE_AES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_ECB",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337642@macro@CRYP_CR_ALGOMODE_AES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CBC",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337711@macro@CRYP_CR_ALGOMODE_AES_CTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CTR",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337780@macro@CRYP_CR_ALGOMODE_AES_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_KEY",
    "location": {
      "column": "9",
      "line": "4164",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337851@macro@CRYP_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "4166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337920@macro@CRYP_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337989@macro@CRYP_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338058@macro@CRYP_CR_KEYSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE",
    "location": {
      "column": "9",
      "line": "4169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338127@macro@CRYP_CR_KEYSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_0",
    "location": {
      "column": "9",
      "line": "4170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338196@macro@CRYP_CR_KEYSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_1",
    "location": {
      "column": "9",
      "line": "4171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338265@macro@CRYP_CR_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_FFLUSH",
    "location": {
      "column": "9",
      "line": "4172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338334@macro@CRYP_CR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_CRYPEN",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338405@macro@CRYP_CR_GCM_CCMPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH",
    "location": {
      "column": "9",
      "line": "4175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338474@macro@CRYP_CR_GCM_CCMPH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_0",
    "location": {
      "column": "9",
      "line": "4176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338543@macro@CRYP_CR_GCM_CCMPH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_1",
    "location": {
      "column": "9",
      "line": "4177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338612@macro@CRYP_CR_ALGOMODE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_3",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338765@macro@CRYP_SR_IFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFEM",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338834@macro@CRYP_SR_IFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFNF",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338903@macro@CRYP_SR_OFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFNE",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338972@macro@CRYP_SR_OFFU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFFU",
    "location": {
      "column": "9",
      "line": "4184",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFFU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339041@macro@CRYP_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_BUSY",
    "location": {
      "column": "9",
      "line": "4185",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339192@macro@CRYP_DMACR_DIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DIEN",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339261@macro@CRYP_DMACR_DOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DOEN",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339412@macro@CRYP_IMSCR_INIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_INIM",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_INIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339481@macro@CRYP_IMSCR_OUTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_OUTIM",
    "location": {
      "column": "9",
      "line": "4191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_OUTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339632@macro@CRYP_RISR_OUTRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_OUTRIS",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_OUTRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339701@macro@CRYP_RISR_INRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_INRIS",
    "location": {
      "column": "9",
      "line": "4194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_INRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339852@macro@CRYP_MISR_INMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_INMIS",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_INMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339921@macro@CRYP_MISR_OUTMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_OUTMIS",
    "location": {
      "column": "9",
      "line": "4197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_OUTMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340485@macro@DAC_CR_EN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1",
    "location": {
      "column": "10",
      "line": "4205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340588@macro@DAC_CR_BOFF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1",
    "location": {
      "column": "10",
      "line": "4206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340706@macro@DAC_CR_TEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1",
    "location": {
      "column": "10",
      "line": "4207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340819@macro@DAC_CR_TSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1",
    "location": {
      "column": "10",
      "line": "4209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340946@macro@DAC_CR_TSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_0",
    "location": {
      "column": "10",
      "line": "4210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341035@macro@DAC_CR_TSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_1",
    "location": {
      "column": "10",
      "line": "4211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341124@macro@DAC_CR_TSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_2",
    "location": {
      "column": "10",
      "line": "4212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341215@macro@DAC_CR_WAVE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1",
    "location": {
      "column": "10",
      "line": "4214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341362@macro@DAC_CR_WAVE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_0",
    "location": {
      "column": "10",
      "line": "4215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341451@macro@DAC_CR_WAVE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_1",
    "location": {
      "column": "10",
      "line": "4216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341542@macro@DAC_CR_MAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1",
    "location": {
      "column": "10",
      "line": "4218",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341675@macro@DAC_CR_MAMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_0",
    "location": {
      "column": "10",
      "line": "4219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341764@macro@DAC_CR_MAMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_1",
    "location": {
      "column": "10",
      "line": "4220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341853@macro@DAC_CR_MAMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_2",
    "location": {
      "column": "10",
      "line": "4221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341942@macro@DAC_CR_MAMP1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_3",
    "location": {
      "column": "10",
      "line": "4222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342033@macro@DAC_CR_DMAEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1",
    "location": {
      "column": "10",
      "line": "4224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342140@macro@DAC_CR_DMAUDRIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1",
    "location": {
      "column": "10",
      "line": "4225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342265@macro@DAC_CR_EN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2",
    "location": {
      "column": "10",
      "line": "4226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342368@macro@DAC_CR_BOFF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2",
    "location": {
      "column": "10",
      "line": "4227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342486@macro@DAC_CR_TEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2",
    "location": {
      "column": "10",
      "line": "4228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342599@macro@DAC_CR_TSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2",
    "location": {
      "column": "10",
      "line": "4230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342726@macro@DAC_CR_TSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_0",
    "location": {
      "column": "10",
      "line": "4231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342815@macro@DAC_CR_TSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_1",
    "location": {
      "column": "10",
      "line": "4232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342904@macro@DAC_CR_TSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_2",
    "location": {
      "column": "10",
      "line": "4233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342995@macro@DAC_CR_WAVE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2",
    "location": {
      "column": "10",
      "line": "4235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343142@macro@DAC_CR_WAVE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_0",
    "location": {
      "column": "10",
      "line": "4236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343231@macro@DAC_CR_WAVE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_1",
    "location": {
      "column": "10",
      "line": "4237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343322@macro@DAC_CR_MAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2",
    "location": {
      "column": "10",
      "line": "4239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343455@macro@DAC_CR_MAMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_0",
    "location": {
      "column": "10",
      "line": "4240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343544@macro@DAC_CR_MAMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_1",
    "location": {
      "column": "10",
      "line": "4241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343633@macro@DAC_CR_MAMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_2",
    "location": {
      "column": "10",
      "line": "4242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343722@macro@DAC_CR_MAMP2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_3",
    "location": {
      "column": "10",
      "line": "4243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343813@macro@DAC_CR_DMAEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2",
    "location": {
      "column": "10",
      "line": "4245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343921@macro@DAC_CR_DMAUDRIE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2",
    "location": {
      "column": "10",
      "line": "4246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344131@macro@DAC_SWTRIGR_SWTRIG1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1",
    "location": {
      "column": "10",
      "line": "4249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344244@macro@DAC_SWTRIGR_SWTRIG2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2",
    "location": {
      "column": "10",
      "line": "4250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344441@macro@DAC_DHR12R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344647@macro@DAC_DHR12L1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344852@macro@DAC_DHR8R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345057@macro@DAC_DHR12R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345263@macro@DAC_DHR12L2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345468@macro@DAC_DHR8R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345673@macro@DAC_DHR12RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345795@macro@DAC_DHR12RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346001@macro@DAC_DHR12LD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346122@macro@DAC_DHR12LD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346327@macro@DAC_DHR8RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346448@macro@DAC_DHR8RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346653@macro@DAC_DOR1_DACC1DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR",
    "location": {
      "column": "10",
      "line": "4283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DOR1_DACC1DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346845@macro@DAC_DOR2_DACC2DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR",
    "location": {
      "column": "10",
      "line": "4286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_DOR2_DACC2DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347037@macro@DAC_SR_DMAUDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1",
    "location": {
      "column": "10",
      "line": "4289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347151@macro@DAC_SR_DMAUDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2",
    "location": {
      "column": "10",
      "line": "4290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348170@macro@DCMI_CR_CAPTURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CAPTURE",
    "location": {
      "column": "9",
      "line": "4304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CAPTURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348239@macro@DCMI_CR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CM",
    "location": {
      "column": "9",
      "line": "4305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348308@macro@DCMI_CR_CROP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CROP",
    "location": {
      "column": "9",
      "line": "4306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CROP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348377@macro@DCMI_CR_JPEG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_JPEG",
    "location": {
      "column": "9",
      "line": "4307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_JPEG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348446@macro@DCMI_CR_ESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ESS",
    "location": {
      "column": "9",
      "line": "4308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348515@macro@DCMI_CR_PCKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_PCKPOL",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_PCKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348584@macro@DCMI_CR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_HSPOL",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348653@macro@DCMI_CR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_VSPOL",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348722@macro@DCMI_CR_FCRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_0",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348791@macro@DCMI_CR_FCRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_1",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348860@macro@DCMI_CR_EDM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_0",
    "location": {
      "column": "9",
      "line": "4314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348929@macro@DCMI_CR_EDM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_1",
    "location": {
      "column": "9",
      "line": "4315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348998@macro@DCMI_CR_CRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CRE",
    "location": {
      "column": "9",
      "line": "4316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349067@macro@DCMI_CR_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ENABLE",
    "location": {
      "column": "9",
      "line": "4317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349220@macro@DCMI_SR_HSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_HSYNC",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_SR_HSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349289@macro@DCMI_SR_VSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_VSYNC",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_SR_VSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349358@macro@DCMI_SR_FNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_FNE",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_SR_FNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349511@macro@DCMI_RIS_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349580@macro@DCMI_RIS_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349649@macro@DCMI_RIS_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349718@macro@DCMI_RIS_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349787@macro@DCMI_RIS_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349879@macro@DCMI_RISR_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349944@macro@DCMI_RISR_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350007@macro@DCMI_RISR_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350070@macro@DCMI_RISR_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350135@macro@DCMI_RISR_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350199@macro@DCMI_RISR_OVF_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVF_RIS",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVF_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350346@macro@DCMI_IER_FRAME_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_FRAME_IE",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_FRAME_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350415@macro@DCMI_IER_OVR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVR_IE",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350484@macro@DCMI_IER_ERR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_ERR_IE",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_ERR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350553@macro@DCMI_IER_VSYNC_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_VSYNC_IE",
    "location": {
      "column": "9",
      "line": "4342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_VSYNC_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350622@macro@DCMI_IER_LINE_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_LINE_IE",
    "location": {
      "column": "9",
      "line": "4343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_LINE_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350715@macro@DCMI_IER_OVF_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVF_IE",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVF_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350860@macro@DCMI_MIS_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350929@macro@DCMI_MIS_OVR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_OVR_MIS",
    "location": {
      "column": "9",
      "line": "4350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_OVR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350998@macro@DCMI_MIS_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351067@macro@DCMI_MIS_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4352",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351136@macro@DCMI_MIS_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351229@macro@DCMI_MISR_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351294@macro@DCMI_MISR_OVF_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_OVF_MIS",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_OVF_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351357@macro@DCMI_MISR_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351420@macro@DCMI_MISR_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4359",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351485@macro@DCMI_MISR_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351633@macro@DCMI_ICR_FRAME_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_FRAME_ISC",
    "location": {
      "column": "9",
      "line": "4363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_FRAME_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351702@macro@DCMI_ICR_OVR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVR_ISC",
    "location": {
      "column": "9",
      "line": "4364",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351771@macro@DCMI_ICR_ERR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_ERR_ISC",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_ERR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351840@macro@DCMI_ICR_VSYNC_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_VSYNC_ISC",
    "location": {
      "column": "9",
      "line": "4366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_VSYNC_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351909@macro@DCMI_ICR_LINE_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_LINE_ISC",
    "location": {
      "column": "9",
      "line": "4367",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_LINE_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352002@macro@DCMI_ICR_OVF_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVF_ISC",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVF_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352151@macro@DCMI_ESCR_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FSC",
    "location": {
      "column": "9",
      "line": "4373",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352220@macro@DCMI_ESCR_LSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LSC",
    "location": {
      "column": "9",
      "line": "4374",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352289@macro@DCMI_ESCR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LEC",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352358@macro@DCMI_ESCR_FEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FEC",
    "location": {
      "column": "9",
      "line": "4376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352513@macro@DCMI_ESUR_FSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FSU",
    "location": {
      "column": "9",
      "line": "4379",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352582@macro@DCMI_ESUR_LSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LSU",
    "location": {
      "column": "9",
      "line": "4380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352651@macro@DCMI_ESUR_LEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LEU",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352720@macro@DCMI_ESUR_FEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FEU",
    "location": {
      "column": "9",
      "line": "4382",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352877@macro@DCMI_CWSTRT_HOFFCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_HOFFCNT",
    "location": {
      "column": "9",
      "line": "4385",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_HOFFCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352946@macro@DCMI_CWSTRT_VST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_VST",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_VST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353103@macro@DCMI_CWSIZE_CAPCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_CAPCNT",
    "location": {
      "column": "9",
      "line": "4389",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_CAPCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353172@macro@DCMI_CWSIZE_VLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_VLINE",
    "location": {
      "column": "9",
      "line": "4390",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_VLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353325@macro@DCMI_DR_BYTE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE0",
    "location": {
      "column": "9",
      "line": "4393",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353394@macro@DCMI_DR_BYTE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE1",
    "location": {
      "column": "9",
      "line": "4394",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353463@macro@DCMI_DR_BYTE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE2",
    "location": {
      "column": "9",
      "line": "4395",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353532@macro@DCMI_DR_BYTE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE3",
    "location": {
      "column": "9",
      "line": "4396",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354182@macro@DFSDM_CHCFGR1_DFSDMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DFSDMEN",
    "location": {
      "column": "10",
      "line": "4407",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DFSDMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354305@macro@DFSDM_CHCFGR1_CKOUTSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTSRC",
    "location": {
      "column": "10",
      "line": "4408",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354431@macro@DFSDM_CHCFGR1_CKOUTDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTDIV",
    "location": {
      "column": "10",
      "line": "4409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354562@macro@DFSDM_CHCFGR1_DATPACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK",
    "location": {
      "column": "10",
      "line": "4410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354682@macro@DFSDM_CHCFGR1_DATPACK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_1",
    "location": {
      "column": "10",
      "line": "4411",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354796@macro@DFSDM_CHCFGR1_DATPACK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_0",
    "location": {
      "column": "10",
      "line": "4412",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354910@macro@DFSDM_CHCFGR1_DATMPX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX",
    "location": {
      "column": "10",
      "line": "4413",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355048@macro@DFSDM_CHCFGR1_DATMPX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_1",
    "location": {
      "column": "10",
      "line": "4414",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355181@macro@DFSDM_CHCFGR1_DATMPX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_0",
    "location": {
      "column": "10",
      "line": "4415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355314@macro@DFSDM_CHCFGR1_CHINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHINSEL",
    "location": {
      "column": "10",
      "line": "4416",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355441@macro@DFSDM_CHCFGR1_CHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHEN",
    "location": {
      "column": "10",
      "line": "4417",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355547@macro@DFSDM_CHCFGR1_CKABEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKABEN",
    "location": {
      "column": "10",
      "line": "4418",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKABEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355679@macro@DFSDM_CHCFGR1_SCDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SCDEN",
    "location": {
      "column": "10",
      "line": "4419",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SCDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355811@macro@DFSDM_CHCFGR1_SPICKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL",
    "location": {
      "column": "10",
      "line": "4420",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355945@macro@DFSDM_CHCFGR1_SPICKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_1",
    "location": {
      "column": "10",
      "line": "4421",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356072@macro@DFSDM_CHCFGR1_SPICKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_0",
    "location": {
      "column": "10",
      "line": "4422",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356199@macro@DFSDM_CHCFGR1_SITP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP",
    "location": {
      "column": "10",
      "line": "4423",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356334@macro@DFSDM_CHCFGR1_SITP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_1",
    "location": {
      "column": "10",
      "line": "4424",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356466@macro@DFSDM_CHCFGR1_SITP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_0",
    "location": {
      "column": "10",
      "line": "4425",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356682@macro@DFSDM_CHCFGR2_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_OFFSET",
    "location": {
      "column": "10",
      "line": "4428",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356824@macro@DFSDM_CHCFGR2_DTRBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_DTRBS",
    "location": {
      "column": "10",
      "line": "4429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_DTRBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357043@macro@DFSDM_CHAWSCDR_AWFORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD",
    "location": {
      "column": "10",
      "line": "4432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357191@macro@DFSDM_CHAWSCDR_AWFORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_1",
    "location": {
      "column": "10",
      "line": "4433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357334@macro@DFSDM_CHAWSCDR_AWFORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_0",
    "location": {
      "column": "10",
      "line": "4434",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357477@macro@DFSDM_CHAWSCDR_AWFOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFOSR",
    "location": {
      "column": "10",
      "line": "4435",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357633@macro@DFSDM_CHAWSCDR_BKSCD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_BKSCD",
    "location": {
      "column": "10",
      "line": "4436",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_BKSCD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357797@macro@DFSDM_CHAWSCDR_SCDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_SCDT",
    "location": {
      "column": "10",
      "line": "4437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_SCDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358028@macro@DFSDM_CHWDATR_WDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHWDATR_WDATA",
    "location": {
      "column": "10",
      "line": "4440",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHWDATR_WDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358243@macro@DFSDM_CHDATINR_INDAT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT0",
    "location": {
      "column": "10",
      "line": "4443",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358388@macro@DFSDM_CHDATINR_INDAT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT1",
    "location": {
      "column": "10",
      "line": "4444",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358685@macro@DFSDM_FLTCR1_AWFSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_AWFSEL",
    "location": {
      "column": "10",
      "line": "4449",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_AWFSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358807@macro@DFSDM_FLTCR1_FAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_FAST",
    "location": {
      "column": "10",
      "line": "4450",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_FAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358927@macro@DFSDM_FLTCR1_RCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCH",
    "location": {
      "column": "10",
      "line": "4451",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359051@macro@DFSDM_FLTCR1_RDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RDMAEN",
    "location": {
      "column": "10",
      "line": "4452",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359200@macro@DFSDM_FLTCR1_RSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSYNC",
    "location": {
      "column": "10",
      "line": "4453",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359341@macro@DFSDM_FLTCR1_RCONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCONT",
    "location": {
      "column": "10",
      "line": "4454",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359480@macro@DFSDM_FLTCR1_RSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSWSTART",
    "location": {
      "column": "10",
      "line": "4455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359623@macro@DFSDM_FLTCR1_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN",
    "location": {
      "column": "10",
      "line": "4456",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359791@macro@DFSDM_FLTCR1_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "4457",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359954@macro@DFSDM_FLTCR1_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "4458",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360117@macro@DFSDM_FLTCR1_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL",
    "location": {
      "column": "10",
      "line": "4459",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360278@macro@DFSDM_FLTCR1_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "4460",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360434@macro@DFSDM_FLTCR1_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "4461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360590@macro@DFSDM_FLTCR1_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "4462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360746@macro@DFSDM_FLTCR1_JDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JDMAEN",
    "location": {
      "column": "10",
      "line": "4463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360899@macro@DFSDM_FLTCR1_JSCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSCAN",
    "location": {
      "column": "10",
      "line": "4464",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361062@macro@DFSDM_FLTCR1_JSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSYNC",
    "location": {
      "column": "10",
      "line": "4465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361225@macro@DFSDM_FLTCR1_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSWSTART",
    "location": {
      "column": "10",
      "line": "4466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361369@macro@DFSDM_FLTCR1_DFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_DFEN",
    "location": {
      "column": "10",
      "line": "4467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_DFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361555@macro@DFSDM_FLTCR2_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDCH",
    "location": {
      "column": "10",
      "line": "4470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361689@macro@DFSDM_FLTCR2_EXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_EXCH",
    "location": {
      "column": "10",
      "line": "4471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_EXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361823@macro@DFSDM_FLTCR2_CKABIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_CKABIE",
    "location": {
      "column": "10",
      "line": "4472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_CKABIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361943@macro@DFSDM_FLTCR2_SCDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_SCDIE",
    "location": {
      "column": "10",
      "line": "4473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_SCDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362072@macro@DFSDM_FLTCR2_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDIE",
    "location": {
      "column": "10",
      "line": "4474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362194@macro@DFSDM_FLTCR2_ROVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_ROVRIE",
    "location": {
      "column": "10",
      "line": "4475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_ROVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362321@macro@DFSDM_FLTCR2_JOVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JOVRIE",
    "location": {
      "column": "10",
      "line": "4476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JOVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362449@macro@DFSDM_FLTCR2_REOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_REOCIE",
    "location": {
      "column": "10",
      "line": "4477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_REOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362581@macro@DFSDM_FLTCR2_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JEOCIE",
    "location": {
      "column": "10",
      "line": "4478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362799@macro@DFSDM_FLTISR_SCDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_SCDF",
    "location": {
      "column": "10",
      "line": "4481",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_SCDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362926@macro@DFSDM_FLTISR_CKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_CKABF",
    "location": {
      "column": "10",
      "line": "4482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_CKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363045@macro@DFSDM_FLTISR_RCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_RCIP",
    "location": {
      "column": "10",
      "line": "4483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_RCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363172@macro@DFSDM_FLTISR_JCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JCIP",
    "location": {
      "column": "10",
      "line": "4484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363300@macro@DFSDM_FLTISR_AWDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_AWDF",
    "location": {
      "column": "10",
      "line": "4485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_AWDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363405@macro@DFSDM_FLTISR_ROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_ROVRF",
    "location": {
      "column": "10",
      "line": "4486",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_ROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363526@macro@DFSDM_FLTISR_JOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JOVRF",
    "location": {
      "column": "10",
      "line": "4487",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363648@macro@DFSDM_FLTISR_REOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_REOCF",
    "location": {
      "column": "10",
      "line": "4488",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_REOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363768@macro@DFSDM_FLTISR_JEOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JEOCF",
    "location": {
      "column": "10",
      "line": "4489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JEOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363974@macro@DFSDM_FLTICR_CLRSCSDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRSCSDF",
    "location": {
      "column": "10",
      "line": "4492",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRSCSDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364115@macro@DFSDM_FLTICR_CLRCKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRCKABF",
    "location": {
      "column": "10",
      "line": "4493",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRCKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364247@macro@DFSDM_FLTICR_CLRROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRROVRF",
    "location": {
      "column": "10",
      "line": "4494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364378@macro@DFSDM_FLTICR_CLRJOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRJOVRF",
    "location": {
      "column": "10",
      "line": "4495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRJOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364595@macro@DFSDM_FLTJCHGR_JCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJCHGR_JCHG",
    "location": {
      "column": "10",
      "line": "4498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJCHGR_JCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364812@macro@DFSDM_FLTFCR_FORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD",
    "location": {
      "column": "10",
      "line": "4501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364929@macro@DFSDM_FLTFCR_FORD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_2",
    "location": {
      "column": "10",
      "line": "4502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365043@macro@DFSDM_FLTFCR_FORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_1",
    "location": {
      "column": "10",
      "line": "4503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365157@macro@DFSDM_FLTFCR_FORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_0",
    "location": {
      "column": "10",
      "line": "4504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365271@macro@DFSDM_FLTFCR_FOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FOSR",
    "location": {
      "column": "10",
      "line": "4505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365419@macro@DFSDM_FLTFCR_IOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_IOSR",
    "location": {
      "column": "10",
      "line": "4506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_IOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365651@macro@DFSDM_FLTJDATAR_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATA",
    "location": {
      "column": "10",
      "line": "4509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365783@macro@DFSDM_FLTJDATAR_JDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATACH",
    "location": {
      "column": "10",
      "line": "4510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366010@macro@DFSDM_FLTRDATAR_RDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATA",
    "location": {
      "column": "10",
      "line": "4513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366143@macro@DFSDM_FLTRDATAR_RPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RPEND",
    "location": {
      "column": "10",
      "line": "4514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366267@macro@DFSDM_FLTRDATAR_RDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATACH",
    "location": {
      "column": "10",
      "line": "4515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366493@macro@DFSDM_FLTAWHTR_AWHT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_AWHT",
    "location": {
      "column": "10",
      "line": "4518",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_AWHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366624@macro@DFSDM_FLTAWHTR_BKAWH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_BKAWH",
    "location": {
      "column": "10",
      "line": "4519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_BKAWH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366872@macro@DFSDM_FLTAWLTR_AWLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_AWLT",
    "location": {
      "column": "10",
      "line": "4522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_AWLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367002@macro@DFSDM_FLTAWLTR_BKAWL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_BKAWL",
    "location": {
      "column": "10",
      "line": "4523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_BKAWL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367249@macro@DFSDM_FLTAWSR_AWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWHTF",
    "location": {
      "column": "10",
      "line": "4526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367405@macro@DFSDM_FLTAWSR_AWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWLTF",
    "location": {
      "column": "10",
      "line": "4527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367643@macro@DFSDM_FLTAWCFR_CLRAWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWHTF",
    "location": {
      "column": "10",
      "line": "4530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367793@macro@DFSDM_FLTAWCFR_CLRAWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWLTF",
    "location": {
      "column": "10",
      "line": "4531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368025@macro@DFSDM_FLTEXMAX_EXMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAX",
    "location": {
      "column": "10",
      "line": "4534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368157@macro@DFSDM_FLTEXMAX_EXMAXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAXCH",
    "location": {
      "column": "10",
      "line": "4535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368381@macro@DFSDM_FLTEXMIN_EXMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMIN",
    "location": {
      "column": "10",
      "line": "4538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368513@macro@DFSDM_FLTEXMIN_EXMINCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMINCH",
    "location": {
      "column": "10",
      "line": "4539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMINCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368737@macro@DFSDM_FLTCNVTIMR_CNVCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCNVTIMR_CNVCNT",
    "location": {
      "column": "10",
      "line": "4542",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCNVTIMR_CNVCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369371@macro@DMA_SxCR_CHSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL",
    "location": {
      "column": "9",
      "line": "4550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369440@macro@DMA_SxCR_CHSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_0",
    "location": {
      "column": "9",
      "line": "4551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369509@macro@DMA_SxCR_CHSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_1",
    "location": {
      "column": "9",
      "line": "4552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369578@macro@DMA_SxCR_CHSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_2",
    "location": {
      "column": "9",
      "line": "4553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369647@macro@DMA_SxCR_MBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST",
    "location": {
      "column": "9",
      "line": "4554",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369716@macro@DMA_SxCR_MBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_0",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369785@macro@DMA_SxCR_MBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_1",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369854@macro@DMA_SxCR_PBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST",
    "location": {
      "column": "9",
      "line": "4557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369923@macro@DMA_SxCR_PBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_0",
    "location": {
      "column": "9",
      "line": "4558",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369992@macro@DMA_SxCR_PBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_1",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370061@macro@DMA_SxCR_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370130@macro@DMA_SxCR_CT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370199@macro@DMA_SxCR_DBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370268@macro@DMA_SxCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370337@macro@DMA_SxCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_0",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370406@macro@DMA_SxCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_1",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370475@macro@DMA_SxCR_PINCOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS",
    "location": {
      "column": "9",
      "line": "4566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINCOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370544@macro@DMA_SxCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370613@macro@DMA_SxCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370682@macro@DMA_SxCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370751@macro@DMA_SxCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370820@macro@DMA_SxCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370889@macro@DMA_SxCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370958@macro@DMA_SxCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC",
    "location": {
      "column": "9",
      "line": "4573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371027@macro@DMA_SxCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC",
    "location": {
      "column": "9",
      "line": "4574",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371096@macro@DMA_SxCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC",
    "location": {
      "column": "9",
      "line": "4575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371165@macro@DMA_SxCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371234@macro@DMA_SxCR_DIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_0",
    "location": {
      "column": "9",
      "line": "4577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371303@macro@DMA_SxCR_DIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_1",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371372@macro@DMA_SxCR_PFCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL",
    "location": {
      "column": "9",
      "line": "4579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PFCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371441@macro@DMA_SxCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE",
    "location": {
      "column": "9",
      "line": "4580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371510@macro@DMA_SxCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE",
    "location": {
      "column": "9",
      "line": "4581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371579@macro@DMA_SxCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE",
    "location": {
      "column": "9",
      "line": "4582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371648@macro@DMA_SxCR_DMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE",
    "location": {
      "column": "9",
      "line": "4583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371717@macro@DMA_SxCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN",
    "location": {
      "column": "9",
      "line": "4584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371870@macro@DMA_SxNDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371939@macro@DMA_SxNDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_0",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372008@macro@DMA_SxNDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_1",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372077@macro@DMA_SxNDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_2",
    "location": {
      "column": "9",
      "line": "4590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372146@macro@DMA_SxNDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_3",
    "location": {
      "column": "9",
      "line": "4591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372215@macro@DMA_SxNDT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_4",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372284@macro@DMA_SxNDT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_5",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372353@macro@DMA_SxNDT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_6",
    "location": {
      "column": "9",
      "line": "4594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372422@macro@DMA_SxNDT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_7",
    "location": {
      "column": "9",
      "line": "4595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372491@macro@DMA_SxNDT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_8",
    "location": {
      "column": "9",
      "line": "4596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372560@macro@DMA_SxNDT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_9",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372629@macro@DMA_SxNDT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_10",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372698@macro@DMA_SxNDT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_11",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372767@macro@DMA_SxNDT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_12",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372836@macro@DMA_SxNDT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_13",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372905@macro@DMA_SxNDT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_14",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372974@macro@DMA_SxNDT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_15",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373127@macro@DMA_SxFCR_FEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373196@macro@DMA_SxFCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373265@macro@DMA_SxFCR_FS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_0",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373334@macro@DMA_SxFCR_FS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_1",
    "location": {
      "column": "9",
      "line": "4609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373403@macro@DMA_SxFCR_FS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_2",
    "location": {
      "column": "9",
      "line": "4610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373472@macro@DMA_SxFCR_DMDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_DMDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373541@macro@DMA_SxFCR_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373610@macro@DMA_SxFCR_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_0",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373679@macro@DMA_SxFCR_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_1",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373832@macro@DMA_LISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373901@macro@DMA_LISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3",
    "location": {
      "column": "9",
      "line": "4618",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373970@macro@DMA_LISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374039@macro@DMA_LISR_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3",
    "location": {
      "column": "9",
      "line": "4620",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374108@macro@DMA_LISR_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3",
    "location": {
      "column": "9",
      "line": "4621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374177@macro@DMA_LISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2",
    "location": {
      "column": "9",
      "line": "4622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374246@macro@DMA_LISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374315@macro@DMA_LISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374384@macro@DMA_LISR_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2",
    "location": {
      "column": "9",
      "line": "4625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374453@macro@DMA_LISR_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2",
    "location": {
      "column": "9",
      "line": "4626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374522@macro@DMA_LISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1",
    "location": {
      "column": "9",
      "line": "4627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374591@macro@DMA_LISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1",
    "location": {
      "column": "9",
      "line": "4628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374660@macro@DMA_LISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1",
    "location": {
      "column": "9",
      "line": "4629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374729@macro@DMA_LISR_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374798@macro@DMA_LISR_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1",
    "location": {
      "column": "9",
      "line": "4631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374867@macro@DMA_LISR_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0",
    "location": {
      "column": "9",
      "line": "4632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374936@macro@DMA_LISR_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0",
    "location": {
      "column": "9",
      "line": "4633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375005@macro@DMA_LISR_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0",
    "location": {
      "column": "9",
      "line": "4634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375074@macro@DMA_LISR_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0",
    "location": {
      "column": "9",
      "line": "4635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375143@macro@DMA_LISR_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0",
    "location": {
      "column": "9",
      "line": "4636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375296@macro@DMA_HISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375365@macro@DMA_HISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375434@macro@DMA_HISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375503@macro@DMA_HISR_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7",
    "location": {
      "column": "9",
      "line": "4642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375572@macro@DMA_HISR_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7",
    "location": {
      "column": "9",
      "line": "4643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375641@macro@DMA_HISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375710@macro@DMA_HISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375779@macro@DMA_HISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6",
    "location": {
      "column": "9",
      "line": "4646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375848@macro@DMA_HISR_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375917@macro@DMA_HISR_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375986@macro@DMA_HISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376055@macro@DMA_HISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376124@macro@DMA_HISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376193@macro@DMA_HISR_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5",
    "location": {
      "column": "9",
      "line": "4652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376262@macro@DMA_HISR_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376331@macro@DMA_HISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376400@macro@DMA_HISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376469@macro@DMA_HISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376538@macro@DMA_HISR_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376607@macro@DMA_HISR_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376760@macro@DMA_LIFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376829@macro@DMA_LIFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376898@macro@DMA_LIFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376967@macro@DMA_LIFCR_CDMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3",
    "location": {
      "column": "9",
      "line": "4664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377036@macro@DMA_LIFCR_CFEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3",
    "location": {
      "column": "9",
      "line": "4665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377105@macro@DMA_LIFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "4666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377174@macro@DMA_LIFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377243@macro@DMA_LIFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377312@macro@DMA_LIFCR_CDMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377381@macro@DMA_LIFCR_CFEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2",
    "location": {
      "column": "9",
      "line": "4670",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377450@macro@DMA_LIFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "4671",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377519@macro@DMA_LIFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "4672",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377588@macro@DMA_LIFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "4673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377657@macro@DMA_LIFCR_CDMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377726@macro@DMA_LIFCR_CFEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377795@macro@DMA_LIFCR_CTCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377864@macro@DMA_LIFCR_CHTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377933@macro@DMA_LIFCR_CTEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0",
    "location": {
      "column": "9",
      "line": "4678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378002@macro@DMA_LIFCR_CDMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378071@macro@DMA_LIFCR_CFEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0",
    "location": {
      "column": "9",
      "line": "4680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378225@macro@DMA_HIFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378294@macro@DMA_HIFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378363@macro@DMA_HIFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378432@macro@DMA_HIFCR_CDMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7",
    "location": {
      "column": "9",
      "line": "4686",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378501@macro@DMA_HIFCR_CFEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7",
    "location": {
      "column": "9",
      "line": "4687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378570@macro@DMA_HIFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378639@macro@DMA_HIFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378708@macro@DMA_HIFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378777@macro@DMA_HIFCR_CDMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378846@macro@DMA_HIFCR_CFEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6",
    "location": {
      "column": "9",
      "line": "4692",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378915@macro@DMA_HIFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378984@macro@DMA_HIFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379053@macro@DMA_HIFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379122@macro@DMA_HIFCR_CDMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379191@macro@DMA_HIFCR_CFEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379260@macro@DMA_HIFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379329@macro@DMA_HIFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379398@macro@DMA_HIFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "4700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379467@macro@DMA_HIFCR_CDMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4",
    "location": {
      "column": "9",
      "line": "4701",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379536@macro@DMA_HIFCR_CFEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380103@macro@DMA2D_CR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_START",
    "location": {
      "column": "9",
      "line": "4712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380207@macro@DMA2D_CR_SUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_SUSP",
    "location": {
      "column": "9",
      "line": "4713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_SUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380313@macro@DMA2D_CR_ABORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_ABORT",
    "location": {
      "column": "9",
      "line": "4714",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_ABORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380417@macro@DMA2D_CR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TEIE",
    "location": {
      "column": "9",
      "line": "4715",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380538@macro@DMA2D_CR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TCIE",
    "location": {
      "column": "9",
      "line": "4716",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380662@macro@DMA2D_CR_TWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TWIE",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380787@macro@DMA2D_CR_CAEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CAEIE",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CAEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380911@macro@DMA2D_CR_CTCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CTCIE",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CTCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381040@macro@DMA2D_CR_CEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CEIE",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381166@macro@DMA2D_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_MODE",
    "location": {
      "column": "9",
      "line": "4721",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381352@macro@DMA2D_ISR_TEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TEIF",
    "location": {
      "column": "9",
      "line": "4725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381471@macro@DMA2D_ISR_TCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TCIF",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381593@macro@DMA2D_ISR_TWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TWIF",
    "location": {
      "column": "9",
      "line": "4727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381716@macro@DMA2D_ISR_CAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CAEIF",
    "location": {
      "column": "9",
      "line": "4728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381838@macro@DMA2D_ISR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CTCIF",
    "location": {
      "column": "9",
      "line": "4729",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381965@macro@DMA2D_ISR_CEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CEIF",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382175@macro@DMA2D_IFCR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTEIF",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382309@macro@DMA2D_IFCR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTCIF",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382443@macro@DMA2D_IFCR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTWIF",
    "location": {
      "column": "9",
      "line": "4736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382577@macro@DMA2D_IFCR_CAECIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CAECIF",
    "location": {
      "column": "9",
      "line": "4737",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CAECIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382711@macro@DMA2D_IFCR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382845@macro@DMA2D_IFCR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCEIF",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383003@macro@DMA2D_IFSR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTEIF",
    "location": {
      "column": "9",
      "line": "4742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383137@macro@DMA2D_IFSR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTCIF",
    "location": {
      "column": "9",
      "line": "4743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383271@macro@DMA2D_IFSR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTWIF",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383405@macro@DMA2D_IFSR_CCAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCAEIF",
    "location": {
      "column": "9",
      "line": "4745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383539@macro@DMA2D_IFSR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383673@macro@DMA2D_IFSR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCEIF",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383893@macro@DMA2D_FGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGMAR_MA",
    "location": {
      "column": "9",
      "line": "4751",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384083@macro@DMA2D_FGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGOR_LO",
    "location": {
      "column": "9",
      "line": "4755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384270@macro@DMA2D_BGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGMAR_MA",
    "location": {
      "column": "9",
      "line": "4759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384460@macro@DMA2D_BGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGOR_LO",
    "location": {
      "column": "9",
      "line": "4763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384647@macro@DMA2D_FGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384761@macro@DMA2D_FGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384876@macro@DMA2D_FGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4769",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384991@macro@DMA2D_FGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385106@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385221@macro@DMA2D_FGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385326@macro@DMA2D_FGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385421@macro@DMA2D_FGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385520@macro@DMA2D_FGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385628@macro@DMA2D_FGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385737@macro@DMA2D_FGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385846@macro@DMA2D_FGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386033@macro@DMA2D_FGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386133@macro@DMA2D_FGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386234@macro@DMA2D_FGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4784",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386419@macro@DMA2D_BGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386533@macro@DMA2D_BGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386648@macro@DMA2D_BGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386763@macro@DMA2D_BGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386878@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386993@macro@DMA2D_BGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387098@macro@DMA2D_BGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4794",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387193@macro@DMA2D_BGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4795",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387292@macro@DMA2D_BGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4796",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387400@macro@DMA2D_BGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4797",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387509@macro@DMA2D_BGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387618@macro@DMA2D_BGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387805@macro@DMA2D_BGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4803",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387905@macro@DMA2D_BGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4804",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388006@macro@DMA2D_BGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388191@macro@DMA2D_FGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388381@macro@DMA2D_BGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388571@macro@DMA2D_OPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4817",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388679@macro@DMA2D_OPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388788@macro@DMA2D_OPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388897@macro@DMA2D_OPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4820",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389123@macro@DMA2D_OCOLR_BLUE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_1",
    "location": {
      "column": "9",
      "line": "4826",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389223@macro@DMA2D_OCOLR_GREEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_1",
    "location": {
      "column": "9",
      "line": "4827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389325@macro@DMA2D_OCOLR_RED_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_1",
    "location": {
      "column": "9",
      "line": "4828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389424@macro@DMA2D_OCOLR_ALPHA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_1",
    "location": {
      "column": "9",
      "line": "4829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389555@macro@DMA2D_OCOLR_BLUE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_2",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389655@macro@DMA2D_OCOLR_GREEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_2",
    "location": {
      "column": "9",
      "line": "4833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389757@macro@DMA2D_OCOLR_RED_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_2",
    "location": {
      "column": "9",
      "line": "4834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389880@macro@DMA2D_OCOLR_BLUE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_3",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389980@macro@DMA2D_OCOLR_GREEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_3",
    "location": {
      "column": "9",
      "line": "4838",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390082@macro@DMA2D_OCOLR_RED_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_3",
    "location": {
      "column": "9",
      "line": "4839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390181@macro@DMA2D_OCOLR_ALPHA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_3",
    "location": {
      "column": "9",
      "line": "4840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390314@macro@DMA2D_OCOLR_BLUE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_4",
    "location": {
      "column": "9",
      "line": "4843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390414@macro@DMA2D_OCOLR_GREEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_4",
    "location": {
      "column": "9",
      "line": "4844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390516@macro@DMA2D_OCOLR_RED_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_4",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390615@macro@DMA2D_OCOLR_ALPHA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_4",
    "location": {
      "column": "9",
      "line": "4846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390810@macro@DMA2D_OMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OMAR_MA",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391000@macro@DMA2D_OOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OOR_LO",
    "location": {
      "column": "9",
      "line": "4854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_OOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391187@macro@DMA2D_NLR_NL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_NL",
    "location": {
      "column": "9",
      "line": "4858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_NL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391292@macro@DMA2D_NLR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_PL",
    "location": {
      "column": "9",
      "line": "4859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391483@macro@DMA2D_LWR_LW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_LWR_LW",
    "location": {
      "column": "9",
      "line": "4863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_LWR_LW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391673@macro@DMA2D_AMTCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_EN",
    "location": {
      "column": "9",
      "line": "4867",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391769@macro@DMA2D_AMTCR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_DT",
    "location": {
      "column": "9",
      "line": "4868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392537@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "10",
      "line": "4883",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392646@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "10",
      "line": "4884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392755@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "10",
      "line": "4885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392864@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "10",
      "line": "4886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392973@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "10",
      "line": "4887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393082@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "10",
      "line": "4888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393191@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "10",
      "line": "4889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393300@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "10",
      "line": "4890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393409@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "10",
      "line": "4891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393518@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "10",
      "line": "4892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393627@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "10",
      "line": "4893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393737@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "10",
      "line": "4894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393847@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "10",
      "line": "4895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393957@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "10",
      "line": "4896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394067@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "10",
      "line": "4897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394177@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "10",
      "line": "4898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394287@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "10",
      "line": "4899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394397@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "10",
      "line": "4900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394507@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "10",
      "line": "4901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394617@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "10",
      "line": "4902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394727@macro@EXTI_IMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR23",
    "location": {
      "column": "10",
      "line": "4903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394921@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "10",
      "line": "4906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395026@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "10",
      "line": "4907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395131@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "10",
      "line": "4908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395236@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "10",
      "line": "4909",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395341@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "10",
      "line": "4910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395446@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "10",
      "line": "4911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395551@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "10",
      "line": "4912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395656@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "10",
      "line": "4913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395761@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "10",
      "line": "4914",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395866@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "10",
      "line": "4915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395971@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "10",
      "line": "4916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396077@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "10",
      "line": "4917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396183@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "10",
      "line": "4918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396289@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "10",
      "line": "4919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396395@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "10",
      "line": "4920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396501@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "10",
      "line": "4921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396607@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "10",
      "line": "4922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396713@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "10",
      "line": "4923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396819@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "10",
      "line": "4924",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396925@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "10",
      "line": "4925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397031@macro@EXTI_EMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR23",
    "location": {
      "column": "10",
      "line": "4926",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397221@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "10",
      "line": "4929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397354@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "10",
      "line": "4930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397487@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "10",
      "line": "4931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397620@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "10",
      "line": "4932",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397753@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "10",
      "line": "4933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397886@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "10",
      "line": "4934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398019@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "10",
      "line": "4935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398152@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "10",
      "line": "4936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398285@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "10",
      "line": "4937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398418@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "10",
      "line": "4938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398551@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "10",
      "line": "4939",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398685@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "10",
      "line": "4940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398819@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "10",
      "line": "4941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398953@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "10",
      "line": "4942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399087@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "10",
      "line": "4943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399221@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "10",
      "line": "4944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399355@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "10",
      "line": "4945",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399489@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "10",
      "line": "4946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399623@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "10",
      "line": "4947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399757@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "10",
      "line": "4948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399891@macro@EXTI_RTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR23",
    "location": {
      "column": "10",
      "line": "4949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400109@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "10",
      "line": "4952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400243@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "10",
      "line": "4953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400377@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "10",
      "line": "4954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400511@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "10",
      "line": "4955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400645@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "10",
      "line": "4956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400779@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "10",
      "line": "4957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400913@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "10",
      "line": "4958",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401047@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "10",
      "line": "4959",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401181@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "10",
      "line": "4960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401315@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "10",
      "line": "4961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401449@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "10",
      "line": "4962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401584@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "10",
      "line": "4963",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401719@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "10",
      "line": "4964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401854@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "10",
      "line": "4965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401989@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "10",
      "line": "4966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402124@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "10",
      "line": "4967",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402259@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "10",
      "line": "4968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402394@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "10",
      "line": "4969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402529@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "10",
      "line": "4970",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402664@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "10",
      "line": "4971",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402799@macro@EXTI_FTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR23",
    "location": {
      "column": "10",
      "line": "4972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403018@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "10",
      "line": "4975",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403131@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "10",
      "line": "4976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403244@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "10",
      "line": "4977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403357@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "10",
      "line": "4978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403470@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "10",
      "line": "4979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403583@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "10",
      "line": "4980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403696@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "10",
      "line": "4981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403809@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "10",
      "line": "4982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403922@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "10",
      "line": "4983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404035@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "10",
      "line": "4984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404148@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "10",
      "line": "4985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404262@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "10",
      "line": "4986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404376@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "10",
      "line": "4987",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404490@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "10",
      "line": "4988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404604@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "10",
      "line": "4989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404718@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "10",
      "line": "4990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404832@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "10",
      "line": "4991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404946@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "10",
      "line": "4992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405060@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "10",
      "line": "4993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405174@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "10",
      "line": "4994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405288@macro@EXTI_SWIER_SWIER23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER23",
    "location": {
      "column": "10",
      "line": "4995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405486@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "10",
      "line": "4998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405593@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "10",
      "line": "4999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405700@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "10",
      "line": "5000",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405807@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "10",
      "line": "5001",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405914@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "10",
      "line": "5002",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406021@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "10",
      "line": "5003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406128@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "10",
      "line": "5004",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406235@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "10",
      "line": "5005",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406342@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "10",
      "line": "5006",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406449@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "10",
      "line": "5007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406556@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "10",
      "line": "5008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406664@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "10",
      "line": "5009",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406772@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "10",
      "line": "5010",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406880@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "10",
      "line": "5011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406988@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "10",
      "line": "5012",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407096@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "10",
      "line": "5013",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407204@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "10",
      "line": "5014",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407312@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "10",
      "line": "5015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407420@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "10",
      "line": "5016",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407528@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "10",
      "line": "5017",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407636@macro@EXTI_PR_PR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR23",
    "location": {
      "column": "10",
      "line": "5018",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408237@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "9",
      "line": "5026",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408306@macro@FLASH_ACR_LATENCY_0WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0WS",
    "location": {
      "column": "9",
      "line": "5027",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_0WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408375@macro@FLASH_ACR_LATENCY_1WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1WS",
    "location": {
      "column": "9",
      "line": "5028",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_1WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408444@macro@FLASH_ACR_LATENCY_2WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2WS",
    "location": {
      "column": "9",
      "line": "5029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_2WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408513@macro@FLASH_ACR_LATENCY_3WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_3WS",
    "location": {
      "column": "9",
      "line": "5030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_3WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408582@macro@FLASH_ACR_LATENCY_4WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_4WS",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_4WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408651@macro@FLASH_ACR_LATENCY_5WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_5WS",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_5WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408720@macro@FLASH_ACR_LATENCY_6WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_6WS",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_6WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408789@macro@FLASH_ACR_LATENCY_7WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_7WS",
    "location": {
      "column": "9",
      "line": "5034",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_7WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408858@macro@FLASH_ACR_LATENCY_8WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_8WS",
    "location": {
      "column": "9",
      "line": "5035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_8WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408927@macro@FLASH_ACR_LATENCY_9WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_9WS",
    "location": {
      "column": "9",
      "line": "5036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_9WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408996@macro@FLASH_ACR_LATENCY_10WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_10WS",
    "location": {
      "column": "9",
      "line": "5037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_10WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409065@macro@FLASH_ACR_LATENCY_11WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_11WS",
    "location": {
      "column": "9",
      "line": "5038",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_11WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409134@macro@FLASH_ACR_LATENCY_12WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_12WS",
    "location": {
      "column": "9",
      "line": "5039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_12WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409203@macro@FLASH_ACR_LATENCY_13WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_13WS",
    "location": {
      "column": "9",
      "line": "5040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_13WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409272@macro@FLASH_ACR_LATENCY_14WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_14WS",
    "location": {
      "column": "9",
      "line": "5041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_14WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409341@macro@FLASH_ACR_LATENCY_15WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_15WS",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_15WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409412@macro@FLASH_ACR_PRFTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_PRFTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409481@macro@FLASH_ACR_ICEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409550@macro@FLASH_ACR_DCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409619@macro@FLASH_ACR_ICRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST",
    "location": {
      "column": "9",
      "line": "5047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409688@macro@FLASH_ACR_DCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST",
    "location": {
      "column": "9",
      "line": "5048",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409757@macro@FLASH_ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409826@macro@FLASH_ACR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409979@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "5053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410048@macro@FLASH_SR_SOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP",
    "location": {
      "column": "9",
      "line": "5054",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_SOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410117@macro@FLASH_SR_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR",
    "location": {
      "column": "9",
      "line": "5055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410186@macro@FLASH_SR_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR",
    "location": {
      "column": "9",
      "line": "5056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410255@macro@FLASH_SR_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR",
    "location": {
      "column": "9",
      "line": "5057",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410324@macro@FLASH_SR_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR",
    "location": {
      "column": "9",
      "line": "5058",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410393@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "5059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410546@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410615@macro@FLASH_CR_SER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410684@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410753@macro@FLASH_CR_MER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER1",
    "location": {
      "column": "9",
      "line": "5065",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410812@macro@FLASH_CR_SNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB",
    "location": {
      "column": "9",
      "line": "5066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410881@macro@FLASH_CR_SNB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_0",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410950@macro@FLASH_CR_SNB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_1",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411019@macro@FLASH_CR_SNB_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_2",
    "location": {
      "column": "9",
      "line": "5069",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411088@macro@FLASH_CR_SNB_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_3",
    "location": {
      "column": "9",
      "line": "5070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411157@macro@FLASH_CR_SNB_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_4",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411226@macro@FLASH_CR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411295@macro@FLASH_CR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411364@macro@FLASH_CR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411433@macro@FLASH_CR_MER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER2",
    "location": {
      "column": "9",
      "line": "5075",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411502@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "5076",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411571@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "5077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411640@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "5078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411793@macro@FLASH_OPTCR_OPTLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK",
    "location": {
      "column": "9",
      "line": "5081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411861@macro@FLASH_OPTCR_OPTSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT",
    "location": {
      "column": "9",
      "line": "5082",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411929@macro@FLASH_OPTCR_BOR_LEV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_0",
    "location": {
      "column": "9",
      "line": "5083",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411997@macro@FLASH_OPTCR_BOR_LEV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_1",
    "location": {
      "column": "9",
      "line": "5084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412065@macro@FLASH_OPTCR_BOR_LEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV",
    "location": {
      "column": "9",
      "line": "5085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412133@macro@FLASH_OPTCR_BFB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BFB2",
    "location": {
      "column": "9",
      "line": "5086",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BFB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412203@macro@FLASH_OPTCR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412271@macro@FLASH_OPTCR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412339@macro@FLASH_OPTCR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412407@macro@FLASH_OPTCR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412475@macro@FLASH_OPTCR_RDP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_0",
    "location": {
      "column": "9",
      "line": "5092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412543@macro@FLASH_OPTCR_RDP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_1",
    "location": {
      "column": "9",
      "line": "5093",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412611@macro@FLASH_OPTCR_RDP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_2",
    "location": {
      "column": "9",
      "line": "5094",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412679@macro@FLASH_OPTCR_RDP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_3",
    "location": {
      "column": "9",
      "line": "5095",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412747@macro@FLASH_OPTCR_RDP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_4",
    "location": {
      "column": "9",
      "line": "5096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412815@macro@FLASH_OPTCR_RDP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_5",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412883@macro@FLASH_OPTCR_RDP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_6",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412951@macro@FLASH_OPTCR_RDP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_7",
    "location": {
      "column": "9",
      "line": "5099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413019@macro@FLASH_OPTCR_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP",
    "location": {
      "column": "9",
      "line": "5100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413087@macro@FLASH_OPTCR_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_0",
    "location": {
      "column": "9",
      "line": "5101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413155@macro@FLASH_OPTCR_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_1",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413223@macro@FLASH_OPTCR_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_2",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413291@macro@FLASH_OPTCR_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_3",
    "location": {
      "column": "9",
      "line": "5104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413359@macro@FLASH_OPTCR_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_4",
    "location": {
      "column": "9",
      "line": "5105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413427@macro@FLASH_OPTCR_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_5",
    "location": {
      "column": "9",
      "line": "5106",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413495@macro@FLASH_OPTCR_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_6",
    "location": {
      "column": "9",
      "line": "5107",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413563@macro@FLASH_OPTCR_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_7",
    "location": {
      "column": "9",
      "line": "5108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413631@macro@FLASH_OPTCR_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_8",
    "location": {
      "column": "9",
      "line": "5109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413699@macro@FLASH_OPTCR_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_9",
    "location": {
      "column": "9",
      "line": "5110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413767@macro@FLASH_OPTCR_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_10",
    "location": {
      "column": "9",
      "line": "5111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413835@macro@FLASH_OPTCR_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_11",
    "location": {
      "column": "9",
      "line": "5112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413905@macro@FLASH_OPTCR_DB1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_DB1M",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_DB1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413973@macro@FLASH_OPTCR_SPRMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_SPRMOD",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_SPRMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414125@macro@FLASH_OPTCR1_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP",
    "location": {
      "column": "9",
      "line": "5118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414194@macro@FLASH_OPTCR1_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_0",
    "location": {
      "column": "9",
      "line": "5119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414263@macro@FLASH_OPTCR1_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_1",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414332@macro@FLASH_OPTCR1_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_2",
    "location": {
      "column": "9",
      "line": "5121",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414401@macro@FLASH_OPTCR1_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_3",
    "location": {
      "column": "9",
      "line": "5122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414470@macro@FLASH_OPTCR1_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_4",
    "location": {
      "column": "9",
      "line": "5123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414539@macro@FLASH_OPTCR1_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_5",
    "location": {
      "column": "9",
      "line": "5124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414608@macro@FLASH_OPTCR1_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_6",
    "location": {
      "column": "9",
      "line": "5125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414677@macro@FLASH_OPTCR1_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_7",
    "location": {
      "column": "9",
      "line": "5126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414746@macro@FLASH_OPTCR1_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_8",
    "location": {
      "column": "9",
      "line": "5127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414815@macro@FLASH_OPTCR1_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_9",
    "location": {
      "column": "9",
      "line": "5128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414884@macro@FLASH_OPTCR1_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_10",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414953@macro@FLASH_OPTCR1_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_11",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415598@macro@FSMC_BCR1_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MBKEN",
    "location": {
      "column": "10",
      "line": "5139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415720@macro@FSMC_BCR1_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MUXEN",
    "location": {
      "column": "10",
      "line": "5140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415844@macro@FSMC_BCR1_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP",
    "location": {
      "column": "10",
      "line": "5142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415966@macro@FSMC_BCR1_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_0",
    "location": {
      "column": "10",
      "line": "5143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416055@macro@FSMC_BCR1_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_1",
    "location": {
      "column": "10",
      "line": "5144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416146@macro@FSMC_BCR1_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID",
    "location": {
      "column": "10",
      "line": "5146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416268@macro@FSMC_BCR1_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_0",
    "location": {
      "column": "10",
      "line": "5147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416357@macro@FSMC_BCR1_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_1",
    "location": {
      "column": "10",
      "line": "5148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416448@macro@FSMC_BCR1_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_FACCEN",
    "location": {
      "column": "10",
      "line": "5150",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416570@macro@FSMC_BCR1_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_BURSTEN",
    "location": {
      "column": "10",
      "line": "5151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416692@macro@FSMC_BCR1_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITPOL",
    "location": {
      "column": "10",
      "line": "5152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416814@macro@FSMC_BCR1_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416936@macro@FSMC_BCR1_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITCFG",
    "location": {
      "column": "10",
      "line": "5154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417058@macro@FSMC_BCR1_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WREN",
    "location": {
      "column": "10",
      "line": "5155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417180@macro@FSMC_BCR1_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITEN",
    "location": {
      "column": "10",
      "line": "5156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417302@macro@FSMC_BCR1_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_EXTMOD",
    "location": {
      "column": "10",
      "line": "5157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417424@macro@FSMC_BCR1_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417546@macro@FSMC_BCR1_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417752@macro@FSMC_BCR2_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MBKEN",
    "location": {
      "column": "10",
      "line": "5162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417873@macro@FSMC_BCR2_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MUXEN",
    "location": {
      "column": "10",
      "line": "5163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417997@macro@FSMC_BCR2_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP",
    "location": {
      "column": "10",
      "line": "5165",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418119@macro@FSMC_BCR2_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_0",
    "location": {
      "column": "10",
      "line": "5166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418208@macro@FSMC_BCR2_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_1",
    "location": {
      "column": "10",
      "line": "5167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418299@macro@FSMC_BCR2_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID",
    "location": {
      "column": "10",
      "line": "5169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418421@macro@FSMC_BCR2_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_0",
    "location": {
      "column": "10",
      "line": "5170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418510@macro@FSMC_BCR2_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_1",
    "location": {
      "column": "10",
      "line": "5171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418601@macro@FSMC_BCR2_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_FACCEN",
    "location": {
      "column": "10",
      "line": "5173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418723@macro@FSMC_BCR2_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_BURSTEN",
    "location": {
      "column": "10",
      "line": "5174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418845@macro@FSMC_BCR2_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITPOL",
    "location": {
      "column": "10",
      "line": "5175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418967@macro@FSMC_BCR2_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419089@macro@FSMC_BCR2_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITCFG",
    "location": {
      "column": "10",
      "line": "5177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419211@macro@FSMC_BCR2_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WREN",
    "location": {
      "column": "10",
      "line": "5178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419333@macro@FSMC_BCR2_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITEN",
    "location": {
      "column": "10",
      "line": "5179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419455@macro@FSMC_BCR2_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_EXTMOD",
    "location": {
      "column": "10",
      "line": "5180",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419577@macro@FSMC_BCR2_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5181",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419699@macro@FSMC_BCR2_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5182",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419905@macro@FSMC_BCR3_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MBKEN",
    "location": {
      "column": "10",
      "line": "5185",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420027@macro@FSMC_BCR3_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MUXEN",
    "location": {
      "column": "10",
      "line": "5186",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420151@macro@FSMC_BCR3_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP",
    "location": {
      "column": "10",
      "line": "5188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420273@macro@FSMC_BCR3_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_0",
    "location": {
      "column": "10",
      "line": "5189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420362@macro@FSMC_BCR3_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_1",
    "location": {
      "column": "10",
      "line": "5190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420453@macro@FSMC_BCR3_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID",
    "location": {
      "column": "10",
      "line": "5192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420575@macro@FSMC_BCR3_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_0",
    "location": {
      "column": "10",
      "line": "5193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420664@macro@FSMC_BCR3_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_1",
    "location": {
      "column": "10",
      "line": "5194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420755@macro@FSMC_BCR3_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_FACCEN",
    "location": {
      "column": "10",
      "line": "5196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420877@macro@FSMC_BCR3_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_BURSTEN",
    "location": {
      "column": "10",
      "line": "5197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420999@macro@FSMC_BCR3_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITPOL",
    "location": {
      "column": "10",
      "line": "5198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421121@macro@FSMC_BCR3_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5199",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421243@macro@FSMC_BCR3_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITCFG",
    "location": {
      "column": "10",
      "line": "5200",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421365@macro@FSMC_BCR3_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WREN",
    "location": {
      "column": "10",
      "line": "5201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421487@macro@FSMC_BCR3_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITEN",
    "location": {
      "column": "10",
      "line": "5202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421609@macro@FSMC_BCR3_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_EXTMOD",
    "location": {
      "column": "10",
      "line": "5203",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421731@macro@FSMC_BCR3_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421853@macro@FSMC_BCR3_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422059@macro@FSMC_BCR4_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MBKEN",
    "location": {
      "column": "10",
      "line": "5208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422165@macro@FSMC_BCR4_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MUXEN",
    "location": {
      "column": "10",
      "line": "5209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422289@macro@FSMC_BCR4_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP",
    "location": {
      "column": "10",
      "line": "5211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422411@macro@FSMC_BCR4_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_0",
    "location": {
      "column": "10",
      "line": "5212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422500@macro@FSMC_BCR4_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_1",
    "location": {
      "column": "10",
      "line": "5213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422591@macro@FSMC_BCR4_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID",
    "location": {
      "column": "10",
      "line": "5215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422713@macro@FSMC_BCR4_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_0",
    "location": {
      "column": "10",
      "line": "5216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422802@macro@FSMC_BCR4_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_1",
    "location": {
      "column": "10",
      "line": "5217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422893@macro@FSMC_BCR4_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_FACCEN",
    "location": {
      "column": "10",
      "line": "5219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423015@macro@FSMC_BCR4_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_BURSTEN",
    "location": {
      "column": "10",
      "line": "5220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423137@macro@FSMC_BCR4_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITPOL",
    "location": {
      "column": "10",
      "line": "5221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423259@macro@FSMC_BCR4_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423381@macro@FSMC_BCR4_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITCFG",
    "location": {
      "column": "10",
      "line": "5223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423503@macro@FSMC_BCR4_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WREN",
    "location": {
      "column": "10",
      "line": "5224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423625@macro@FSMC_BCR4_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITEN",
    "location": {
      "column": "10",
      "line": "5225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423747@macro@FSMC_BCR4_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_EXTMOD",
    "location": {
      "column": "10",
      "line": "5226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423869@macro@FSMC_BCR4_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423991@macro@FSMC_BCR4_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424196@macro@FSMC_BTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "5231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424327@macro@FSMC_BTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424416@macro@FSMC_BTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424505@macro@FSMC_BTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424594@macro@FSMC_BTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424685@macro@FSMC_BTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "5237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424815@macro@FSMC_BTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424904@macro@FSMC_BTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424993@macro@FSMC_BTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425082@macro@FSMC_BTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425173@macro@FSMC_BTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST",
    "location": {
      "column": "10",
      "line": "5243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425296@macro@FSMC_BTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "5244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425385@macro@FSMC_BTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "5245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425474@macro@FSMC_BTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "5246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425563@macro@FSMC_BTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "5247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425654@macro@FSMC_BTR1_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN",
    "location": {
      "column": "10",
      "line": "5249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425787@macro@FSMC_BTR1_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425876@macro@FSMC_BTR1_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425965@macro@FSMC_BTR1_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5252",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426054@macro@FSMC_BTR1_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426145@macro@FSMC_BTR1_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV",
    "location": {
      "column": "10",
      "line": "5255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426266@macro@FSMC_BTR1_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426355@macro@FSMC_BTR1_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426444@macro@FSMC_BTR1_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426533@macro@FSMC_BTR1_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426624@macro@FSMC_BTR1_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT",
    "location": {
      "column": "10",
      "line": "5261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426738@macro@FSMC_BTR1_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426827@macro@FSMC_BTR1_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426916@macro@FSMC_BTR1_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5264",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427005@macro@FSMC_BTR1_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427096@macro@FSMC_BTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "5267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427210@macro@FSMC_BTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427299@macro@FSMC_BTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427472@macro@FSMC_BTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "5272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427603@macro@FSMC_BTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5273",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427692@macro@FSMC_BTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427781@macro@FSMC_BTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427870@macro@FSMC_BTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427961@macro@FSMC_BTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "5278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428091@macro@FSMC_BTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428180@macro@FSMC_BTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428269@macro@FSMC_BTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5281",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428358@macro@FSMC_BTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428449@macro@FSMC_BTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST",
    "location": {
      "column": "10",
      "line": "5284",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428572@macro@FSMC_BTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "5285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428661@macro@FSMC_BTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "5286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428750@macro@FSMC_BTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "5287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428839@macro@FSMC_BTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "5288",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428930@macro@FSMC_BTR2_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN",
    "location": {
      "column": "10",
      "line": "5290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429063@macro@FSMC_BTR2_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429152@macro@FSMC_BTR2_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429241@macro@FSMC_BTR2_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429330@macro@FSMC_BTR2_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429421@macro@FSMC_BTR2_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV",
    "location": {
      "column": "10",
      "line": "5296",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429542@macro@FSMC_BTR2_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5297",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429631@macro@FSMC_BTR2_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429720@macro@FSMC_BTR2_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429809@macro@FSMC_BTR2_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5300",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429900@macro@FSMC_BTR2_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT",
    "location": {
      "column": "10",
      "line": "5302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430014@macro@FSMC_BTR2_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430103@macro@FSMC_BTR2_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430192@macro@FSMC_BTR2_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430281@macro@FSMC_BTR2_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430372@macro@FSMC_BTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "5308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430486@macro@FSMC_BTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430575@macro@FSMC_BTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430749@macro@FSMC_BTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "5313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430880@macro@FSMC_BTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430969@macro@FSMC_BTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431058@macro@FSMC_BTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431147@macro@FSMC_BTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431238@macro@FSMC_BTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "5319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431368@macro@FSMC_BTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431457@macro@FSMC_BTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5321",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431546@macro@FSMC_BTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431635@macro@FSMC_BTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431726@macro@FSMC_BTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST",
    "location": {
      "column": "10",
      "line": "5325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431849@macro@FSMC_BTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "5326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431938@macro@FSMC_BTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "5327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432027@macro@FSMC_BTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "5328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432116@macro@FSMC_BTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "5329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432207@macro@FSMC_BTR3_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN",
    "location": {
      "column": "10",
      "line": "5331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432340@macro@FSMC_BTR3_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432429@macro@FSMC_BTR3_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432518@macro@FSMC_BTR3_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432607@macro@FSMC_BTR3_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432698@macro@FSMC_BTR3_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV",
    "location": {
      "column": "10",
      "line": "5337",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432819@macro@FSMC_BTR3_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5338",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432908@macro@FSMC_BTR3_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432997@macro@FSMC_BTR3_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433086@macro@FSMC_BTR3_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433177@macro@FSMC_BTR3_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT",
    "location": {
      "column": "10",
      "line": "5343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433291@macro@FSMC_BTR3_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5344",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433380@macro@FSMC_BTR3_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5345",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433469@macro@FSMC_BTR3_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433558@macro@FSMC_BTR3_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5347",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433649@macro@FSMC_BTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "5349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433763@macro@FSMC_BTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433852@macro@FSMC_BTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5351",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434025@macro@FSMC_BTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "5354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434156@macro@FSMC_BTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5355",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434245@macro@FSMC_BTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5356",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434334@macro@FSMC_BTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434423@macro@FSMC_BTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434514@macro@FSMC_BTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "5360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434644@macro@FSMC_BTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5361",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434733@macro@FSMC_BTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5362",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434822@macro@FSMC_BTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434911@macro@FSMC_BTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5364",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435002@macro@FSMC_BTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST",
    "location": {
      "column": "10",
      "line": "5366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435125@macro@FSMC_BTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "5367",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435214@macro@FSMC_BTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "5368",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435303@macro@FSMC_BTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "5369",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435392@macro@FSMC_BTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "5370",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435483@macro@FSMC_BTR4_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN",
    "location": {
      "column": "10",
      "line": "5372",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435616@macro@FSMC_BTR4_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5373",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435705@macro@FSMC_BTR4_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5374",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435794@macro@FSMC_BTR4_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5375",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435883@macro@FSMC_BTR4_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435974@macro@FSMC_BTR4_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV",
    "location": {
      "column": "10",
      "line": "5378",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436095@macro@FSMC_BTR4_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5379",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436184@macro@FSMC_BTR4_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436273@macro@FSMC_BTR4_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436362@macro@FSMC_BTR4_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5382",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436453@macro@FSMC_BTR4_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT",
    "location": {
      "column": "10",
      "line": "5384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436567@macro@FSMC_BTR4_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5385",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436656@macro@FSMC_BTR4_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5386",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436745@macro@FSMC_BTR4_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436834@macro@FSMC_BTR4_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5388",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436925@macro@FSMC_BTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "5390",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437039@macro@FSMC_BTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5391",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437128@macro@FSMC_BTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5392",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437301@macro@FSMC_BWTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "5395",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437432@macro@FSMC_BWTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5396",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437521@macro@FSMC_BWTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5397",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437610@macro@FSMC_BWTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5398",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437699@macro@FSMC_BWTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5399",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437790@macro@FSMC_BWTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "5401",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437920@macro@FSMC_BWTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5402",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438009@macro@FSMC_BWTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5403",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438098@macro@FSMC_BWTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5404",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438187@macro@FSMC_BWTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5405",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438278@macro@FSMC_BWTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST",
    "location": {
      "column": "10",
      "line": "5407",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438401@macro@FSMC_BWTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "5408",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438490@macro@FSMC_BWTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "5409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438579@macro@FSMC_BWTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "5410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438668@macro@FSMC_BWTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "5411",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438759@macro@FSMC_BWTR1_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN",
    "location": {
      "column": "10",
      "line": "5413",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438886@macro@FSMC_BWTR1_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5414",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438975@macro@FSMC_BWTR1_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439064@macro@FSMC_BWTR1_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5416",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439153@macro@FSMC_BWTR1_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5417",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439244@macro@FSMC_BWTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "5419",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439358@macro@FSMC_BWTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5420",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439447@macro@FSMC_BWTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5421",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439620@macro@FSMC_BWTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "5424",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439751@macro@FSMC_BWTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5425",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439840@macro@FSMC_BWTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5426",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439929@macro@FSMC_BWTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5427",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440018@macro@FSMC_BWTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5428",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440109@macro@FSMC_BWTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "5430",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440239@macro@FSMC_BWTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5431",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440328@macro@FSMC_BWTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440417@macro@FSMC_BWTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440506@macro@FSMC_BWTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5434",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440597@macro@FSMC_BWTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST",
    "location": {
      "column": "10",
      "line": "5436",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440720@macro@FSMC_BWTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "5437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440809@macro@FSMC_BWTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "5438",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440898@macro@FSMC_BWTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "5439",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440987@macro@FSMC_BWTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "5440",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441078@macro@FSMC_BWTR2_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN",
    "location": {
      "column": "10",
      "line": "5442",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441205@macro@FSMC_BWTR2_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5443",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441294@macro@FSMC_BWTR2_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5444",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441383@macro@FSMC_BWTR2_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5445",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441472@macro@FSMC_BWTR2_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5446",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441563@macro@FSMC_BWTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "5448",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441677@macro@FSMC_BWTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5449",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441766@macro@FSMC_BWTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5450",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441939@macro@FSMC_BWTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "5453",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442070@macro@FSMC_BWTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5454",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442159@macro@FSMC_BWTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442248@macro@FSMC_BWTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5456",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442337@macro@FSMC_BWTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5457",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442428@macro@FSMC_BWTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "5459",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442558@macro@FSMC_BWTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5460",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442647@macro@FSMC_BWTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442736@macro@FSMC_BWTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442825@macro@FSMC_BWTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442916@macro@FSMC_BWTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST",
    "location": {
      "column": "10",
      "line": "5465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443039@macro@FSMC_BWTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "5466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443128@macro@FSMC_BWTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "5467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443217@macro@FSMC_BWTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "5468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443306@macro@FSMC_BWTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "5469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443397@macro@FSMC_BWTR3_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN",
    "location": {
      "column": "10",
      "line": "5471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443524@macro@FSMC_BWTR3_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443613@macro@FSMC_BWTR3_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443702@macro@FSMC_BWTR3_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443791@macro@FSMC_BWTR3_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443882@macro@FSMC_BWTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "5477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443996@macro@FSMC_BWTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444085@macro@FSMC_BWTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5479",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444258@macro@FSMC_BWTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "5482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444389@macro@FSMC_BWTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444478@macro@FSMC_BWTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444567@macro@FSMC_BWTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444656@macro@FSMC_BWTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5486",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444747@macro@FSMC_BWTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "5488",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444877@macro@FSMC_BWTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444966@macro@FSMC_BWTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5490",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445055@macro@FSMC_BWTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5491",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445144@macro@FSMC_BWTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5492",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445235@macro@FSMC_BWTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST",
    "location": {
      "column": "10",
      "line": "5494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445358@macro@FSMC_BWTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "5495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445447@macro@FSMC_BWTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "5496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445536@macro@FSMC_BWTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "5497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445625@macro@FSMC_BWTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "5498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445716@macro@FSMC_BWTR4_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN",
    "location": {
      "column": "10",
      "line": "5500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445843@macro@FSMC_BWTR4_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445932@macro@FSMC_BWTR4_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446021@macro@FSMC_BWTR4_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446110@macro@FSMC_BWTR4_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446201@macro@FSMC_BWTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "5506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446315@macro@FSMC_BWTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5507",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446404@macro@FSMC_BWTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446577@macro@FSMC_PCR2_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWAITEN",
    "location": {
      "column": "10",
      "line": "5511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446684@macro@FSMC_PCR2_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PBKEN",
    "location": {
      "column": "10",
      "line": "5512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446809@macro@FSMC_PCR2_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PTYP",
    "location": {
      "column": "10",
      "line": "5513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446906@macro@FSMC_PCR2_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID",
    "location": {
      "column": "10",
      "line": "5515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447031@macro@FSMC_PCR2_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_0",
    "location": {
      "column": "10",
      "line": "5516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447120@macro@FSMC_PCR2_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_1",
    "location": {
      "column": "10",
      "line": "5517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447211@macro@FSMC_PCR2_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCEN",
    "location": {
      "column": "10",
      "line": "5519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447329@macro@FSMC_PCR2_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR",
    "location": {
      "column": "10",
      "line": "5521",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447445@macro@FSMC_PCR2_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_0",
    "location": {
      "column": "10",
      "line": "5522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447534@macro@FSMC_PCR2_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_1",
    "location": {
      "column": "10",
      "line": "5523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447623@macro@FSMC_PCR2_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_2",
    "location": {
      "column": "10",
      "line": "5524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447712@macro@FSMC_PCR2_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_3",
    "location": {
      "column": "10",
      "line": "5525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447803@macro@FSMC_PCR2_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR",
    "location": {
      "column": "10",
      "line": "5527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447918@macro@FSMC_PCR2_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_0",
    "location": {
      "column": "10",
      "line": "5528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448007@macro@FSMC_PCR2_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_1",
    "location": {
      "column": "10",
      "line": "5529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448096@macro@FSMC_PCR2_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_2",
    "location": {
      "column": "10",
      "line": "5530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448185@macro@FSMC_PCR2_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_3",
    "location": {
      "column": "10",
      "line": "5531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448276@macro@FSMC_PCR2_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS",
    "location": {
      "column": "10",
      "line": "5533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448391@macro@FSMC_PCR2_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448480@macro@FSMC_PCR2_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448569@macro@FSMC_PCR2_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5536",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448742@macro@FSMC_PCR3_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWAITEN",
    "location": {
      "column": "10",
      "line": "5539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448849@macro@FSMC_PCR3_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PBKEN",
    "location": {
      "column": "10",
      "line": "5540",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448974@macro@FSMC_PCR3_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PTYP",
    "location": {
      "column": "10",
      "line": "5541",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449071@macro@FSMC_PCR3_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID",
    "location": {
      "column": "10",
      "line": "5543",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449196@macro@FSMC_PCR3_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_0",
    "location": {
      "column": "10",
      "line": "5544",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449285@macro@FSMC_PCR3_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_1",
    "location": {
      "column": "10",
      "line": "5545",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449376@macro@FSMC_PCR3_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCEN",
    "location": {
      "column": "10",
      "line": "5547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449494@macro@FSMC_PCR3_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR",
    "location": {
      "column": "10",
      "line": "5549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449610@macro@FSMC_PCR3_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_0",
    "location": {
      "column": "10",
      "line": "5550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449699@macro@FSMC_PCR3_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_1",
    "location": {
      "column": "10",
      "line": "5551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449788@macro@FSMC_PCR3_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_2",
    "location": {
      "column": "10",
      "line": "5552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449877@macro@FSMC_PCR3_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_3",
    "location": {
      "column": "10",
      "line": "5553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449968@macro@FSMC_PCR3_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR",
    "location": {
      "column": "10",
      "line": "5555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450083@macro@FSMC_PCR3_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_0",
    "location": {
      "column": "10",
      "line": "5556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450172@macro@FSMC_PCR3_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_1",
    "location": {
      "column": "10",
      "line": "5557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450261@macro@FSMC_PCR3_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_2",
    "location": {
      "column": "10",
      "line": "5558",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450350@macro@FSMC_PCR3_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_3",
    "location": {
      "column": "10",
      "line": "5559",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450441@macro@FSMC_PCR3_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS",
    "location": {
      "column": "10",
      "line": "5561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450556@macro@FSMC_PCR3_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450645@macro@FSMC_PCR3_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450734@macro@FSMC_PCR3_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450907@macro@FSMC_PCR4_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWAITEN",
    "location": {
      "column": "10",
      "line": "5567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451014@macro@FSMC_PCR4_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PBKEN",
    "location": {
      "column": "10",
      "line": "5568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451139@macro@FSMC_PCR4_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PTYP",
    "location": {
      "column": "10",
      "line": "5569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451236@macro@FSMC_PCR4_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID",
    "location": {
      "column": "10",
      "line": "5571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451361@macro@FSMC_PCR4_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_0",
    "location": {
      "column": "10",
      "line": "5572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451450@macro@FSMC_PCR4_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_1",
    "location": {
      "column": "10",
      "line": "5573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451541@macro@FSMC_PCR4_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCEN",
    "location": {
      "column": "10",
      "line": "5575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451659@macro@FSMC_PCR4_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR",
    "location": {
      "column": "10",
      "line": "5577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451775@macro@FSMC_PCR4_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_0",
    "location": {
      "column": "10",
      "line": "5578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451864@macro@FSMC_PCR4_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_1",
    "location": {
      "column": "10",
      "line": "5579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451953@macro@FSMC_PCR4_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_2",
    "location": {
      "column": "10",
      "line": "5580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452042@macro@FSMC_PCR4_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_3",
    "location": {
      "column": "10",
      "line": "5581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452133@macro@FSMC_PCR4_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR",
    "location": {
      "column": "10",
      "line": "5583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452248@macro@FSMC_PCR4_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_0",
    "location": {
      "column": "10",
      "line": "5584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452337@macro@FSMC_PCR4_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_1",
    "location": {
      "column": "10",
      "line": "5585",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452426@macro@FSMC_PCR4_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_2",
    "location": {
      "column": "10",
      "line": "5586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452515@macro@FSMC_PCR4_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_3",
    "location": {
      "column": "10",
      "line": "5587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452606@macro@FSMC_PCR4_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS",
    "location": {
      "column": "10",
      "line": "5589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452721@macro@FSMC_PCR4_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452810@macro@FSMC_PCR4_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452899@macro@FSMC_PCR4_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453072@macro@FSMC_SR2_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IRS",
    "location": {
      "column": "10",
      "line": "5595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453199@macro@FSMC_SR2_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILS",
    "location": {
      "column": "10",
      "line": "5596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453326@macro@FSMC_SR2_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFS",
    "location": {
      "column": "10",
      "line": "5597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453453@macro@FSMC_SR2_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IREN",
    "location": {
      "column": "10",
      "line": "5598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453580@macro@FSMC_SR2_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILEN",
    "location": {
      "column": "10",
      "line": "5599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453707@macro@FSMC_SR2_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFEN",
    "location": {
      "column": "10",
      "line": "5600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453834@macro@FSMC_SR2_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_FEMPT",
    "location": {
      "column": "10",
      "line": "5601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454012@macro@FSMC_SR3_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IRS",
    "location": {
      "column": "10",
      "line": "5604",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454139@macro@FSMC_SR3_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILS",
    "location": {
      "column": "10",
      "line": "5605",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454266@macro@FSMC_SR3_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFS",
    "location": {
      "column": "10",
      "line": "5606",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454393@macro@FSMC_SR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IREN",
    "location": {
      "column": "10",
      "line": "5607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454520@macro@FSMC_SR3_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILEN",
    "location": {
      "column": "10",
      "line": "5608",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454647@macro@FSMC_SR3_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFEN",
    "location": {
      "column": "10",
      "line": "5609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454774@macro@FSMC_SR3_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_FEMPT",
    "location": {
      "column": "10",
      "line": "5610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454952@macro@FSMC_SR4_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IRS",
    "location": {
      "column": "10",
      "line": "5613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455080@macro@FSMC_SR4_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILS",
    "location": {
      "column": "10",
      "line": "5614",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455208@macro@FSMC_SR4_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFS",
    "location": {
      "column": "10",
      "line": "5615",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455336@macro@FSMC_SR4_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IREN",
    "location": {
      "column": "10",
      "line": "5616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455464@macro@FSMC_SR4_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILEN",
    "location": {
      "column": "10",
      "line": "5617",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455592@macro@FSMC_SR4_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFEN",
    "location": {
      "column": "10",
      "line": "5618",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455720@macro@FSMC_SR4_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_FEMPT",
    "location": {
      "column": "10",
      "line": "5619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455898@macro@FSMC_PMEM2_MEMSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2",
    "location": {
      "column": "10",
      "line": "5622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456028@macro@FSMC_PMEM2_MEMSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_0",
    "location": {
      "column": "10",
      "line": "5623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456117@macro@FSMC_PMEM2_MEMSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_1",
    "location": {
      "column": "10",
      "line": "5624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456206@macro@FSMC_PMEM2_MEMSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_2",
    "location": {
      "column": "10",
      "line": "5625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456295@macro@FSMC_PMEM2_MEMSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_3",
    "location": {
      "column": "10",
      "line": "5626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456384@macro@FSMC_PMEM2_MEMSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_4",
    "location": {
      "column": "10",
      "line": "5627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456473@macro@FSMC_PMEM2_MEMSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_5",
    "location": {
      "column": "10",
      "line": "5628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456562@macro@FSMC_PMEM2_MEMSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_6",
    "location": {
      "column": "10",
      "line": "5629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456651@macro@FSMC_PMEM2_MEMSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_7",
    "location": {
      "column": "10",
      "line": "5630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456742@macro@FSMC_PMEM2_MEMWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2",
    "location": {
      "column": "10",
      "line": "5632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456872@macro@FSMC_PMEM2_MEMWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_0",
    "location": {
      "column": "10",
      "line": "5633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456961@macro@FSMC_PMEM2_MEMWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_1",
    "location": {
      "column": "10",
      "line": "5634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457050@macro@FSMC_PMEM2_MEMWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_2",
    "location": {
      "column": "10",
      "line": "5635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457139@macro@FSMC_PMEM2_MEMWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_3",
    "location": {
      "column": "10",
      "line": "5636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457228@macro@FSMC_PMEM2_MEMWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_4",
    "location": {
      "column": "10",
      "line": "5637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457317@macro@FSMC_PMEM2_MEMWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_5",
    "location": {
      "column": "10",
      "line": "5638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457406@macro@FSMC_PMEM2_MEMWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_6",
    "location": {
      "column": "10",
      "line": "5639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457495@macro@FSMC_PMEM2_MEMWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_7",
    "location": {
      "column": "10",
      "line": "5640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457586@macro@FSMC_PMEM2_MEMHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2",
    "location": {
      "column": "10",
      "line": "5642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457716@macro@FSMC_PMEM2_MEMHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_0",
    "location": {
      "column": "10",
      "line": "5643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457805@macro@FSMC_PMEM2_MEMHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_1",
    "location": {
      "column": "10",
      "line": "5644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457894@macro@FSMC_PMEM2_MEMHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_2",
    "location": {
      "column": "10",
      "line": "5645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457983@macro@FSMC_PMEM2_MEMHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_3",
    "location": {
      "column": "10",
      "line": "5646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458072@macro@FSMC_PMEM2_MEMHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_4",
    "location": {
      "column": "10",
      "line": "5647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458161@macro@FSMC_PMEM2_MEMHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_5",
    "location": {
      "column": "10",
      "line": "5648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458250@macro@FSMC_PMEM2_MEMHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_6",
    "location": {
      "column": "10",
      "line": "5649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458339@macro@FSMC_PMEM2_MEMHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_7",
    "location": {
      "column": "10",
      "line": "5650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458430@macro@FSMC_PMEM2_MEMHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2",
    "location": {
      "column": "10",
      "line": "5652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458566@macro@FSMC_PMEM2_MEMHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_0",
    "location": {
      "column": "10",
      "line": "5653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458655@macro@FSMC_PMEM2_MEMHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_1",
    "location": {
      "column": "10",
      "line": "5654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458744@macro@FSMC_PMEM2_MEMHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_2",
    "location": {
      "column": "10",
      "line": "5655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458833@macro@FSMC_PMEM2_MEMHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_3",
    "location": {
      "column": "10",
      "line": "5656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458922@macro@FSMC_PMEM2_MEMHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_4",
    "location": {
      "column": "10",
      "line": "5657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459011@macro@FSMC_PMEM2_MEMHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_5",
    "location": {
      "column": "10",
      "line": "5658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459100@macro@FSMC_PMEM2_MEMHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_6",
    "location": {
      "column": "10",
      "line": "5659",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459189@macro@FSMC_PMEM2_MEMHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_7",
    "location": {
      "column": "10",
      "line": "5660",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459362@macro@FSMC_PMEM3_MEMSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3",
    "location": {
      "column": "10",
      "line": "5663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459492@macro@FSMC_PMEM3_MEMSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_0",
    "location": {
      "column": "10",
      "line": "5664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459581@macro@FSMC_PMEM3_MEMSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_1",
    "location": {
      "column": "10",
      "line": "5665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459670@macro@FSMC_PMEM3_MEMSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_2",
    "location": {
      "column": "10",
      "line": "5666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459759@macro@FSMC_PMEM3_MEMSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_3",
    "location": {
      "column": "10",
      "line": "5667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459848@macro@FSMC_PMEM3_MEMSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_4",
    "location": {
      "column": "10",
      "line": "5668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459937@macro@FSMC_PMEM3_MEMSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_5",
    "location": {
      "column": "10",
      "line": "5669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460026@macro@FSMC_PMEM3_MEMSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_6",
    "location": {
      "column": "10",
      "line": "5670",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460115@macro@FSMC_PMEM3_MEMSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_7",
    "location": {
      "column": "10",
      "line": "5671",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460206@macro@FSMC_PMEM3_MEMWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3",
    "location": {
      "column": "10",
      "line": "5673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460336@macro@FSMC_PMEM3_MEMWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_0",
    "location": {
      "column": "10",
      "line": "5674",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460425@macro@FSMC_PMEM3_MEMWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_1",
    "location": {
      "column": "10",
      "line": "5675",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460514@macro@FSMC_PMEM3_MEMWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_2",
    "location": {
      "column": "10",
      "line": "5676",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460603@macro@FSMC_PMEM3_MEMWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_3",
    "location": {
      "column": "10",
      "line": "5677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460692@macro@FSMC_PMEM3_MEMWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_4",
    "location": {
      "column": "10",
      "line": "5678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460781@macro@FSMC_PMEM3_MEMWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_5",
    "location": {
      "column": "10",
      "line": "5679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460870@macro@FSMC_PMEM3_MEMWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_6",
    "location": {
      "column": "10",
      "line": "5680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460959@macro@FSMC_PMEM3_MEMWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_7",
    "location": {
      "column": "10",
      "line": "5681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461050@macro@FSMC_PMEM3_MEMHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3",
    "location": {
      "column": "10",
      "line": "5683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461180@macro@FSMC_PMEM3_MEMHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_0",
    "location": {
      "column": "10",
      "line": "5684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461269@macro@FSMC_PMEM3_MEMHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_1",
    "location": {
      "column": "10",
      "line": "5685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461358@macro@FSMC_PMEM3_MEMHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_2",
    "location": {
      "column": "10",
      "line": "5686",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461447@macro@FSMC_PMEM3_MEMHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_3",
    "location": {
      "column": "10",
      "line": "5687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461536@macro@FSMC_PMEM3_MEMHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_4",
    "location": {
      "column": "10",
      "line": "5688",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461625@macro@FSMC_PMEM3_MEMHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_5",
    "location": {
      "column": "10",
      "line": "5689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461714@macro@FSMC_PMEM3_MEMHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_6",
    "location": {
      "column": "10",
      "line": "5690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461803@macro@FSMC_PMEM3_MEMHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_7",
    "location": {
      "column": "10",
      "line": "5691",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461894@macro@FSMC_PMEM3_MEMHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3",
    "location": {
      "column": "10",
      "line": "5693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462030@macro@FSMC_PMEM3_MEMHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_0",
    "location": {
      "column": "10",
      "line": "5694",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462119@macro@FSMC_PMEM3_MEMHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_1",
    "location": {
      "column": "10",
      "line": "5695",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462208@macro@FSMC_PMEM3_MEMHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_2",
    "location": {
      "column": "10",
      "line": "5696",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462297@macro@FSMC_PMEM3_MEMHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_3",
    "location": {
      "column": "10",
      "line": "5697",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462386@macro@FSMC_PMEM3_MEMHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_4",
    "location": {
      "column": "10",
      "line": "5698",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462475@macro@FSMC_PMEM3_MEMHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_5",
    "location": {
      "column": "10",
      "line": "5699",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462564@macro@FSMC_PMEM3_MEMHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_6",
    "location": {
      "column": "10",
      "line": "5700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462653@macro@FSMC_PMEM3_MEMHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_7",
    "location": {
      "column": "10",
      "line": "5701",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462826@macro@FSMC_PMEM4_MEMSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4",
    "location": {
      "column": "10",
      "line": "5704",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462956@macro@FSMC_PMEM4_MEMSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_0",
    "location": {
      "column": "10",
      "line": "5705",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463045@macro@FSMC_PMEM4_MEMSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_1",
    "location": {
      "column": "10",
      "line": "5706",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463134@macro@FSMC_PMEM4_MEMSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_2",
    "location": {
      "column": "10",
      "line": "5707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463223@macro@FSMC_PMEM4_MEMSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_3",
    "location": {
      "column": "10",
      "line": "5708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463312@macro@FSMC_PMEM4_MEMSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_4",
    "location": {
      "column": "10",
      "line": "5709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463401@macro@FSMC_PMEM4_MEMSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_5",
    "location": {
      "column": "10",
      "line": "5710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463490@macro@FSMC_PMEM4_MEMSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_6",
    "location": {
      "column": "10",
      "line": "5711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463579@macro@FSMC_PMEM4_MEMSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_7",
    "location": {
      "column": "10",
      "line": "5712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463670@macro@FSMC_PMEM4_MEMWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4",
    "location": {
      "column": "10",
      "line": "5714",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463800@macro@FSMC_PMEM4_MEMWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_0",
    "location": {
      "column": "10",
      "line": "5715",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463889@macro@FSMC_PMEM4_MEMWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_1",
    "location": {
      "column": "10",
      "line": "5716",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463978@macro@FSMC_PMEM4_MEMWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_2",
    "location": {
      "column": "10",
      "line": "5717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464067@macro@FSMC_PMEM4_MEMWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_3",
    "location": {
      "column": "10",
      "line": "5718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464156@macro@FSMC_PMEM4_MEMWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_4",
    "location": {
      "column": "10",
      "line": "5719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464245@macro@FSMC_PMEM4_MEMWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_5",
    "location": {
      "column": "10",
      "line": "5720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464334@macro@FSMC_PMEM4_MEMWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_6",
    "location": {
      "column": "10",
      "line": "5721",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464423@macro@FSMC_PMEM4_MEMWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_7",
    "location": {
      "column": "10",
      "line": "5722",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464514@macro@FSMC_PMEM4_MEMHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4",
    "location": {
      "column": "10",
      "line": "5724",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464644@macro@FSMC_PMEM4_MEMHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_0",
    "location": {
      "column": "10",
      "line": "5725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464733@macro@FSMC_PMEM4_MEMHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_1",
    "location": {
      "column": "10",
      "line": "5726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464822@macro@FSMC_PMEM4_MEMHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_2",
    "location": {
      "column": "10",
      "line": "5727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464911@macro@FSMC_PMEM4_MEMHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_3",
    "location": {
      "column": "10",
      "line": "5728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465000@macro@FSMC_PMEM4_MEMHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_4",
    "location": {
      "column": "10",
      "line": "5729",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465089@macro@FSMC_PMEM4_MEMHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_5",
    "location": {
      "column": "10",
      "line": "5730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465178@macro@FSMC_PMEM4_MEMHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_6",
    "location": {
      "column": "10",
      "line": "5731",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465267@macro@FSMC_PMEM4_MEMHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_7",
    "location": {
      "column": "10",
      "line": "5732",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465358@macro@FSMC_PMEM4_MEMHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4",
    "location": {
      "column": "10",
      "line": "5734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465494@macro@FSMC_PMEM4_MEMHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_0",
    "location": {
      "column": "10",
      "line": "5735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465583@macro@FSMC_PMEM4_MEMHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_1",
    "location": {
      "column": "10",
      "line": "5736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465672@macro@FSMC_PMEM4_MEMHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_2",
    "location": {
      "column": "10",
      "line": "5737",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465761@macro@FSMC_PMEM4_MEMHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_3",
    "location": {
      "column": "10",
      "line": "5738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465850@macro@FSMC_PMEM4_MEMHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_4",
    "location": {
      "column": "10",
      "line": "5739",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465939@macro@FSMC_PMEM4_MEMHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_5",
    "location": {
      "column": "10",
      "line": "5740",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466028@macro@FSMC_PMEM4_MEMHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_6",
    "location": {
      "column": "10",
      "line": "5741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466117@macro@FSMC_PMEM4_MEMHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_7",
    "location": {
      "column": "10",
      "line": "5742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466290@macro@FSMC_PATT2_ATTSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2",
    "location": {
      "column": "10",
      "line": "5745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466423@macro@FSMC_PATT2_ATTSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_0",
    "location": {
      "column": "10",
      "line": "5746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466512@macro@FSMC_PATT2_ATTSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_1",
    "location": {
      "column": "10",
      "line": "5747",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466601@macro@FSMC_PATT2_ATTSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_2",
    "location": {
      "column": "10",
      "line": "5748",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466690@macro@FSMC_PATT2_ATTSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_3",
    "location": {
      "column": "10",
      "line": "5749",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466779@macro@FSMC_PATT2_ATTSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_4",
    "location": {
      "column": "10",
      "line": "5750",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466868@macro@FSMC_PATT2_ATTSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_5",
    "location": {
      "column": "10",
      "line": "5751",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466957@macro@FSMC_PATT2_ATTSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_6",
    "location": {
      "column": "10",
      "line": "5752",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467046@macro@FSMC_PATT2_ATTSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_7",
    "location": {
      "column": "10",
      "line": "5753",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467137@macro@FSMC_PATT2_ATTWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2",
    "location": {
      "column": "10",
      "line": "5755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467270@macro@FSMC_PATT2_ATTWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_0",
    "location": {
      "column": "10",
      "line": "5756",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467359@macro@FSMC_PATT2_ATTWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_1",
    "location": {
      "column": "10",
      "line": "5757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467448@macro@FSMC_PATT2_ATTWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_2",
    "location": {
      "column": "10",
      "line": "5758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467537@macro@FSMC_PATT2_ATTWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_3",
    "location": {
      "column": "10",
      "line": "5759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467626@macro@FSMC_PATT2_ATTWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_4",
    "location": {
      "column": "10",
      "line": "5760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467715@macro@FSMC_PATT2_ATTWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_5",
    "location": {
      "column": "10",
      "line": "5761",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467804@macro@FSMC_PATT2_ATTWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_6",
    "location": {
      "column": "10",
      "line": "5762",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467893@macro@FSMC_PATT2_ATTWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_7",
    "location": {
      "column": "10",
      "line": "5763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467984@macro@FSMC_PATT2_ATTHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2",
    "location": {
      "column": "10",
      "line": "5765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468117@macro@FSMC_PATT2_ATTHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_0",
    "location": {
      "column": "10",
      "line": "5766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468206@macro@FSMC_PATT2_ATTHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_1",
    "location": {
      "column": "10",
      "line": "5767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468295@macro@FSMC_PATT2_ATTHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_2",
    "location": {
      "column": "10",
      "line": "5768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468384@macro@FSMC_PATT2_ATTHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_3",
    "location": {
      "column": "10",
      "line": "5769",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468473@macro@FSMC_PATT2_ATTHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_4",
    "location": {
      "column": "10",
      "line": "5770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468562@macro@FSMC_PATT2_ATTHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_5",
    "location": {
      "column": "10",
      "line": "5771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468651@macro@FSMC_PATT2_ATTHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_6",
    "location": {
      "column": "10",
      "line": "5772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468740@macro@FSMC_PATT2_ATTHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_7",
    "location": {
      "column": "10",
      "line": "5773",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468831@macro@FSMC_PATT2_ATTHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2",
    "location": {
      "column": "10",
      "line": "5775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468970@macro@FSMC_PATT2_ATTHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_0",
    "location": {
      "column": "10",
      "line": "5776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469059@macro@FSMC_PATT2_ATTHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_1",
    "location": {
      "column": "10",
      "line": "5777",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469148@macro@FSMC_PATT2_ATTHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_2",
    "location": {
      "column": "10",
      "line": "5778",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469237@macro@FSMC_PATT2_ATTHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_3",
    "location": {
      "column": "10",
      "line": "5779",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469326@macro@FSMC_PATT2_ATTHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_4",
    "location": {
      "column": "10",
      "line": "5780",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469415@macro@FSMC_PATT2_ATTHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_5",
    "location": {
      "column": "10",
      "line": "5781",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469504@macro@FSMC_PATT2_ATTHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_6",
    "location": {
      "column": "10",
      "line": "5782",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469593@macro@FSMC_PATT2_ATTHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_7",
    "location": {
      "column": "10",
      "line": "5783",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469766@macro@FSMC_PATT3_ATTSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3",
    "location": {
      "column": "10",
      "line": "5786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469899@macro@FSMC_PATT3_ATTSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_0",
    "location": {
      "column": "10",
      "line": "5787",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469988@macro@FSMC_PATT3_ATTSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_1",
    "location": {
      "column": "10",
      "line": "5788",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470077@macro@FSMC_PATT3_ATTSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_2",
    "location": {
      "column": "10",
      "line": "5789",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470166@macro@FSMC_PATT3_ATTSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_3",
    "location": {
      "column": "10",
      "line": "5790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470255@macro@FSMC_PATT3_ATTSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_4",
    "location": {
      "column": "10",
      "line": "5791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470344@macro@FSMC_PATT3_ATTSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_5",
    "location": {
      "column": "10",
      "line": "5792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470433@macro@FSMC_PATT3_ATTSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_6",
    "location": {
      "column": "10",
      "line": "5793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470522@macro@FSMC_PATT3_ATTSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_7",
    "location": {
      "column": "10",
      "line": "5794",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470613@macro@FSMC_PATT3_ATTWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3",
    "location": {
      "column": "10",
      "line": "5796",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470746@macro@FSMC_PATT3_ATTWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_0",
    "location": {
      "column": "10",
      "line": "5797",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470835@macro@FSMC_PATT3_ATTWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_1",
    "location": {
      "column": "10",
      "line": "5798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470924@macro@FSMC_PATT3_ATTWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_2",
    "location": {
      "column": "10",
      "line": "5799",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471013@macro@FSMC_PATT3_ATTWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_3",
    "location": {
      "column": "10",
      "line": "5800",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471102@macro@FSMC_PATT3_ATTWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_4",
    "location": {
      "column": "10",
      "line": "5801",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471191@macro@FSMC_PATT3_ATTWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_5",
    "location": {
      "column": "10",
      "line": "5802",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471280@macro@FSMC_PATT3_ATTWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_6",
    "location": {
      "column": "10",
      "line": "5803",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471369@macro@FSMC_PATT3_ATTWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_7",
    "location": {
      "column": "10",
      "line": "5804",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471460@macro@FSMC_PATT3_ATTHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3",
    "location": {
      "column": "10",
      "line": "5806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471593@macro@FSMC_PATT3_ATTHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_0",
    "location": {
      "column": "10",
      "line": "5807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471682@macro@FSMC_PATT3_ATTHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_1",
    "location": {
      "column": "10",
      "line": "5808",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471771@macro@FSMC_PATT3_ATTHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_2",
    "location": {
      "column": "10",
      "line": "5809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471860@macro@FSMC_PATT3_ATTHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_3",
    "location": {
      "column": "10",
      "line": "5810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471949@macro@FSMC_PATT3_ATTHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_4",
    "location": {
      "column": "10",
      "line": "5811",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472038@macro@FSMC_PATT3_ATTHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_5",
    "location": {
      "column": "10",
      "line": "5812",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472127@macro@FSMC_PATT3_ATTHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_6",
    "location": {
      "column": "10",
      "line": "5813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472216@macro@FSMC_PATT3_ATTHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_7",
    "location": {
      "column": "10",
      "line": "5814",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472307@macro@FSMC_PATT3_ATTHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3",
    "location": {
      "column": "10",
      "line": "5816",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472446@macro@FSMC_PATT3_ATTHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_0",
    "location": {
      "column": "10",
      "line": "5817",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472535@macro@FSMC_PATT3_ATTHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_1",
    "location": {
      "column": "10",
      "line": "5818",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472624@macro@FSMC_PATT3_ATTHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_2",
    "location": {
      "column": "10",
      "line": "5819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472713@macro@FSMC_PATT3_ATTHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_3",
    "location": {
      "column": "10",
      "line": "5820",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472802@macro@FSMC_PATT3_ATTHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_4",
    "location": {
      "column": "10",
      "line": "5821",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472891@macro@FSMC_PATT3_ATTHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_5",
    "location": {
      "column": "10",
      "line": "5822",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472980@macro@FSMC_PATT3_ATTHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_6",
    "location": {
      "column": "10",
      "line": "5823",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473069@macro@FSMC_PATT3_ATTHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_7",
    "location": {
      "column": "10",
      "line": "5824",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473242@macro@FSMC_PATT4_ATTSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4",
    "location": {
      "column": "10",
      "line": "5827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473375@macro@FSMC_PATT4_ATTSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_0",
    "location": {
      "column": "10",
      "line": "5828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473464@macro@FSMC_PATT4_ATTSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_1",
    "location": {
      "column": "10",
      "line": "5829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473553@macro@FSMC_PATT4_ATTSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_2",
    "location": {
      "column": "10",
      "line": "5830",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473642@macro@FSMC_PATT4_ATTSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_3",
    "location": {
      "column": "10",
      "line": "5831",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473731@macro@FSMC_PATT4_ATTSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_4",
    "location": {
      "column": "10",
      "line": "5832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473820@macro@FSMC_PATT4_ATTSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_5",
    "location": {
      "column": "10",
      "line": "5833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473909@macro@FSMC_PATT4_ATTSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_6",
    "location": {
      "column": "10",
      "line": "5834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473998@macro@FSMC_PATT4_ATTSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_7",
    "location": {
      "column": "10",
      "line": "5835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474089@macro@FSMC_PATT4_ATTWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4",
    "location": {
      "column": "10",
      "line": "5837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474222@macro@FSMC_PATT4_ATTWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_0",
    "location": {
      "column": "10",
      "line": "5838",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474311@macro@FSMC_PATT4_ATTWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_1",
    "location": {
      "column": "10",
      "line": "5839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474400@macro@FSMC_PATT4_ATTWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_2",
    "location": {
      "column": "10",
      "line": "5840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474489@macro@FSMC_PATT4_ATTWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_3",
    "location": {
      "column": "10",
      "line": "5841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474578@macro@FSMC_PATT4_ATTWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_4",
    "location": {
      "column": "10",
      "line": "5842",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474667@macro@FSMC_PATT4_ATTWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_5",
    "location": {
      "column": "10",
      "line": "5843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474756@macro@FSMC_PATT4_ATTWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_6",
    "location": {
      "column": "10",
      "line": "5844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474845@macro@FSMC_PATT4_ATTWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_7",
    "location": {
      "column": "10",
      "line": "5845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474936@macro@FSMC_PATT4_ATTHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4",
    "location": {
      "column": "10",
      "line": "5847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475069@macro@FSMC_PATT4_ATTHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_0",
    "location": {
      "column": "10",
      "line": "5848",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475158@macro@FSMC_PATT4_ATTHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_1",
    "location": {
      "column": "10",
      "line": "5849",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475247@macro@FSMC_PATT4_ATTHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_2",
    "location": {
      "column": "10",
      "line": "5850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475336@macro@FSMC_PATT4_ATTHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_3",
    "location": {
      "column": "10",
      "line": "5851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475425@macro@FSMC_PATT4_ATTHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_4",
    "location": {
      "column": "10",
      "line": "5852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475514@macro@FSMC_PATT4_ATTHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_5",
    "location": {
      "column": "10",
      "line": "5853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475603@macro@FSMC_PATT4_ATTHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_6",
    "location": {
      "column": "10",
      "line": "5854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475692@macro@FSMC_PATT4_ATTHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_7",
    "location": {
      "column": "10",
      "line": "5855",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475783@macro@FSMC_PATT4_ATTHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4",
    "location": {
      "column": "10",
      "line": "5857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475922@macro@FSMC_PATT4_ATTHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_0",
    "location": {
      "column": "10",
      "line": "5858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476011@macro@FSMC_PATT4_ATTHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_1",
    "location": {
      "column": "10",
      "line": "5859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476100@macro@FSMC_PATT4_ATTHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_2",
    "location": {
      "column": "10",
      "line": "5860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476189@macro@FSMC_PATT4_ATTHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_3",
    "location": {
      "column": "10",
      "line": "5861",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476278@macro@FSMC_PATT4_ATTHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_4",
    "location": {
      "column": "10",
      "line": "5862",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476367@macro@FSMC_PATT4_ATTHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_5",
    "location": {
      "column": "10",
      "line": "5863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476456@macro@FSMC_PATT4_ATTHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_6",
    "location": {
      "column": "10",
      "line": "5864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476545@macro@FSMC_PATT4_ATTHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_7",
    "location": {
      "column": "10",
      "line": "5865",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476718@macro@FSMC_PIO4_IOSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4",
    "location": {
      "column": "10",
      "line": "5868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476837@macro@FSMC_PIO4_IOSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_0",
    "location": {
      "column": "10",
      "line": "5869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476926@macro@FSMC_PIO4_IOSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_1",
    "location": {
      "column": "10",
      "line": "5870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477015@macro@FSMC_PIO4_IOSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_2",
    "location": {
      "column": "10",
      "line": "5871",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477104@macro@FSMC_PIO4_IOSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_3",
    "location": {
      "column": "10",
      "line": "5872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477193@macro@FSMC_PIO4_IOSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_4",
    "location": {
      "column": "10",
      "line": "5873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477282@macro@FSMC_PIO4_IOSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_5",
    "location": {
      "column": "10",
      "line": "5874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477371@macro@FSMC_PIO4_IOSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_6",
    "location": {
      "column": "10",
      "line": "5875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477460@macro@FSMC_PIO4_IOSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_7",
    "location": {
      "column": "10",
      "line": "5876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477551@macro@FSMC_PIO4_IOWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4",
    "location": {
      "column": "10",
      "line": "5878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477670@macro@FSMC_PIO4_IOWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_0",
    "location": {
      "column": "10",
      "line": "5879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477759@macro@FSMC_PIO4_IOWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_1",
    "location": {
      "column": "10",
      "line": "5880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477848@macro@FSMC_PIO4_IOWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_2",
    "location": {
      "column": "10",
      "line": "5881",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477937@macro@FSMC_PIO4_IOWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_3",
    "location": {
      "column": "10",
      "line": "5882",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478026@macro@FSMC_PIO4_IOWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_4",
    "location": {
      "column": "10",
      "line": "5883",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478115@macro@FSMC_PIO4_IOWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_5",
    "location": {
      "column": "10",
      "line": "5884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478204@macro@FSMC_PIO4_IOWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_6",
    "location": {
      "column": "10",
      "line": "5885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478293@macro@FSMC_PIO4_IOWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_7",
    "location": {
      "column": "10",
      "line": "5886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478384@macro@FSMC_PIO4_IOHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4",
    "location": {
      "column": "10",
      "line": "5888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478503@macro@FSMC_PIO4_IOHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_0",
    "location": {
      "column": "10",
      "line": "5889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478592@macro@FSMC_PIO4_IOHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_1",
    "location": {
      "column": "10",
      "line": "5890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478681@macro@FSMC_PIO4_IOHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_2",
    "location": {
      "column": "10",
      "line": "5891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478770@macro@FSMC_PIO4_IOHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_3",
    "location": {
      "column": "10",
      "line": "5892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478859@macro@FSMC_PIO4_IOHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_4",
    "location": {
      "column": "10",
      "line": "5893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478948@macro@FSMC_PIO4_IOHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_5",
    "location": {
      "column": "10",
      "line": "5894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479037@macro@FSMC_PIO4_IOHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_6",
    "location": {
      "column": "10",
      "line": "5895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479126@macro@FSMC_PIO4_IOHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_7",
    "location": {
      "column": "10",
      "line": "5896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479217@macro@FSMC_PIO4_IOHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4",
    "location": {
      "column": "10",
      "line": "5898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479342@macro@FSMC_PIO4_IOHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_0",
    "location": {
      "column": "10",
      "line": "5899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479431@macro@FSMC_PIO4_IOHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_1",
    "location": {
      "column": "10",
      "line": "5900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479520@macro@FSMC_PIO4_IOHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_2",
    "location": {
      "column": "10",
      "line": "5901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479609@macro@FSMC_PIO4_IOHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_3",
    "location": {
      "column": "10",
      "line": "5902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479698@macro@FSMC_PIO4_IOHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_4",
    "location": {
      "column": "10",
      "line": "5903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479787@macro@FSMC_PIO4_IOHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_5",
    "location": {
      "column": "10",
      "line": "5904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479876@macro@FSMC_PIO4_IOHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_6",
    "location": {
      "column": "10",
      "line": "5905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479965@macro@FSMC_PIO4_IOHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_7",
    "location": {
      "column": "10",
      "line": "5906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480138@macro@FSMC_ECCR2_ECC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR2_ECC2",
    "location": {
      "column": "10",
      "line": "5909",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_ECCR2_ECC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480316@macro@FSMC_ECCR3_ECC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR3_ECC3",
    "location": {
      "column": "10",
      "line": "5912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "FSMC_ECCR3_ECC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561518@macro@GPIO_MODER_MODER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0",
    "location": {
      "column": "9",
      "line": "6916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561587@macro@GPIO_MODER_MODER0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_0",
    "location": {
      "column": "9",
      "line": "6917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561656@macro@GPIO_MODER_MODER0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_1",
    "location": {
      "column": "9",
      "line": "6918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561727@macro@GPIO_MODER_MODER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1",
    "location": {
      "column": "9",
      "line": "6920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561796@macro@GPIO_MODER_MODER1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_0",
    "location": {
      "column": "9",
      "line": "6921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561865@macro@GPIO_MODER_MODER1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_1",
    "location": {
      "column": "9",
      "line": "6922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@561936@macro@GPIO_MODER_MODER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2",
    "location": {
      "column": "9",
      "line": "6924",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562005@macro@GPIO_MODER_MODER2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_0",
    "location": {
      "column": "9",
      "line": "6925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562074@macro@GPIO_MODER_MODER2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_1",
    "location": {
      "column": "9",
      "line": "6926",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562145@macro@GPIO_MODER_MODER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3",
    "location": {
      "column": "9",
      "line": "6928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562214@macro@GPIO_MODER_MODER3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_0",
    "location": {
      "column": "9",
      "line": "6929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562283@macro@GPIO_MODER_MODER3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_1",
    "location": {
      "column": "9",
      "line": "6930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562354@macro@GPIO_MODER_MODER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4",
    "location": {
      "column": "9",
      "line": "6932",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562423@macro@GPIO_MODER_MODER4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_0",
    "location": {
      "column": "9",
      "line": "6933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562492@macro@GPIO_MODER_MODER4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_1",
    "location": {
      "column": "9",
      "line": "6934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562563@macro@GPIO_MODER_MODER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5",
    "location": {
      "column": "9",
      "line": "6936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562632@macro@GPIO_MODER_MODER5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_0",
    "location": {
      "column": "9",
      "line": "6937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562701@macro@GPIO_MODER_MODER5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_1",
    "location": {
      "column": "9",
      "line": "6938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562772@macro@GPIO_MODER_MODER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6",
    "location": {
      "column": "9",
      "line": "6940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562841@macro@GPIO_MODER_MODER6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_0",
    "location": {
      "column": "9",
      "line": "6941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562910@macro@GPIO_MODER_MODER6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_1",
    "location": {
      "column": "9",
      "line": "6942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562981@macro@GPIO_MODER_MODER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7",
    "location": {
      "column": "9",
      "line": "6944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563050@macro@GPIO_MODER_MODER7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_0",
    "location": {
      "column": "9",
      "line": "6945",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563119@macro@GPIO_MODER_MODER7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_1",
    "location": {
      "column": "9",
      "line": "6946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563190@macro@GPIO_MODER_MODER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8",
    "location": {
      "column": "9",
      "line": "6948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563259@macro@GPIO_MODER_MODER8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_0",
    "location": {
      "column": "9",
      "line": "6949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563328@macro@GPIO_MODER_MODER8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_1",
    "location": {
      "column": "9",
      "line": "6950",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563399@macro@GPIO_MODER_MODER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9",
    "location": {
      "column": "9",
      "line": "6952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563468@macro@GPIO_MODER_MODER9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_0",
    "location": {
      "column": "9",
      "line": "6953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563537@macro@GPIO_MODER_MODER9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_1",
    "location": {
      "column": "9",
      "line": "6954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563608@macro@GPIO_MODER_MODER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10",
    "location": {
      "column": "9",
      "line": "6956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563677@macro@GPIO_MODER_MODER10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_0",
    "location": {
      "column": "9",
      "line": "6957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563746@macro@GPIO_MODER_MODER10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_1",
    "location": {
      "column": "9",
      "line": "6958",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563817@macro@GPIO_MODER_MODER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11",
    "location": {
      "column": "9",
      "line": "6960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563886@macro@GPIO_MODER_MODER11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_0",
    "location": {
      "column": "9",
      "line": "6961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563955@macro@GPIO_MODER_MODER11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_1",
    "location": {
      "column": "9",
      "line": "6962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564026@macro@GPIO_MODER_MODER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12",
    "location": {
      "column": "9",
      "line": "6964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564095@macro@GPIO_MODER_MODER12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_0",
    "location": {
      "column": "9",
      "line": "6965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564164@macro@GPIO_MODER_MODER12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_1",
    "location": {
      "column": "9",
      "line": "6966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564235@macro@GPIO_MODER_MODER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13",
    "location": {
      "column": "9",
      "line": "6968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564304@macro@GPIO_MODER_MODER13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_0",
    "location": {
      "column": "9",
      "line": "6969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564373@macro@GPIO_MODER_MODER13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_1",
    "location": {
      "column": "9",
      "line": "6970",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564444@macro@GPIO_MODER_MODER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14",
    "location": {
      "column": "9",
      "line": "6972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564513@macro@GPIO_MODER_MODER14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_0",
    "location": {
      "column": "9",
      "line": "6973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564582@macro@GPIO_MODER_MODER14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_1",
    "location": {
      "column": "9",
      "line": "6974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564653@macro@GPIO_MODER_MODER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15",
    "location": {
      "column": "9",
      "line": "6976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564722@macro@GPIO_MODER_MODER15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_0",
    "location": {
      "column": "9",
      "line": "6977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564791@macro@GPIO_MODER_MODER15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_1",
    "location": {
      "column": "9",
      "line": "6978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564944@macro@GPIO_OTYPER_OT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_0",
    "location": {
      "column": "9",
      "line": "6981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565013@macro@GPIO_OTYPER_OT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_1",
    "location": {
      "column": "9",
      "line": "6982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565082@macro@GPIO_OTYPER_OT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_2",
    "location": {
      "column": "9",
      "line": "6983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565151@macro@GPIO_OTYPER_OT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_3",
    "location": {
      "column": "9",
      "line": "6984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565220@macro@GPIO_OTYPER_OT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_4",
    "location": {
      "column": "9",
      "line": "6985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565289@macro@GPIO_OTYPER_OT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_5",
    "location": {
      "column": "9",
      "line": "6986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565358@macro@GPIO_OTYPER_OT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_6",
    "location": {
      "column": "9",
      "line": "6987",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565427@macro@GPIO_OTYPER_OT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_7",
    "location": {
      "column": "9",
      "line": "6988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565496@macro@GPIO_OTYPER_OT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_8",
    "location": {
      "column": "9",
      "line": "6989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565565@macro@GPIO_OTYPER_OT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_9",
    "location": {
      "column": "9",
      "line": "6990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565634@macro@GPIO_OTYPER_OT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_10",
    "location": {
      "column": "9",
      "line": "6991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565703@macro@GPIO_OTYPER_OT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_11",
    "location": {
      "column": "9",
      "line": "6992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565772@macro@GPIO_OTYPER_OT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_12",
    "location": {
      "column": "9",
      "line": "6993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565841@macro@GPIO_OTYPER_OT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_13",
    "location": {
      "column": "9",
      "line": "6994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565910@macro@GPIO_OTYPER_OT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_14",
    "location": {
      "column": "9",
      "line": "6995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565979@macro@GPIO_OTYPER_OT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_15",
    "location": {
      "column": "9",
      "line": "6996",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566132@macro@GPIO_OSPEEDER_OSPEEDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0",
    "location": {
      "column": "9",
      "line": "6999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566201@macro@GPIO_OSPEEDER_OSPEEDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_0",
    "location": {
      "column": "9",
      "line": "7000",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566270@macro@GPIO_OSPEEDER_OSPEEDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_1",
    "location": {
      "column": "9",
      "line": "7001",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566341@macro@GPIO_OSPEEDER_OSPEEDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1",
    "location": {
      "column": "9",
      "line": "7003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566410@macro@GPIO_OSPEEDER_OSPEEDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_0",
    "location": {
      "column": "9",
      "line": "7004",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566479@macro@GPIO_OSPEEDER_OSPEEDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_1",
    "location": {
      "column": "9",
      "line": "7005",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566550@macro@GPIO_OSPEEDER_OSPEEDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2",
    "location": {
      "column": "9",
      "line": "7007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566619@macro@GPIO_OSPEEDER_OSPEEDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_0",
    "location": {
      "column": "9",
      "line": "7008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566688@macro@GPIO_OSPEEDER_OSPEEDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_1",
    "location": {
      "column": "9",
      "line": "7009",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566759@macro@GPIO_OSPEEDER_OSPEEDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3",
    "location": {
      "column": "9",
      "line": "7011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566828@macro@GPIO_OSPEEDER_OSPEEDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_0",
    "location": {
      "column": "9",
      "line": "7012",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566897@macro@GPIO_OSPEEDER_OSPEEDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_1",
    "location": {
      "column": "9",
      "line": "7013",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566968@macro@GPIO_OSPEEDER_OSPEEDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4",
    "location": {
      "column": "9",
      "line": "7015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567037@macro@GPIO_OSPEEDER_OSPEEDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_0",
    "location": {
      "column": "9",
      "line": "7016",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567106@macro@GPIO_OSPEEDER_OSPEEDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_1",
    "location": {
      "column": "9",
      "line": "7017",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567177@macro@GPIO_OSPEEDER_OSPEEDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5",
    "location": {
      "column": "9",
      "line": "7019",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567246@macro@GPIO_OSPEEDER_OSPEEDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_0",
    "location": {
      "column": "9",
      "line": "7020",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567315@macro@GPIO_OSPEEDER_OSPEEDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_1",
    "location": {
      "column": "9",
      "line": "7021",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567386@macro@GPIO_OSPEEDER_OSPEEDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6",
    "location": {
      "column": "9",
      "line": "7023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567455@macro@GPIO_OSPEEDER_OSPEEDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_0",
    "location": {
      "column": "9",
      "line": "7024",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567524@macro@GPIO_OSPEEDER_OSPEEDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_1",
    "location": {
      "column": "9",
      "line": "7025",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567595@macro@GPIO_OSPEEDER_OSPEEDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7",
    "location": {
      "column": "9",
      "line": "7027",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567664@macro@GPIO_OSPEEDER_OSPEEDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_0",
    "location": {
      "column": "9",
      "line": "7028",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567733@macro@GPIO_OSPEEDER_OSPEEDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_1",
    "location": {
      "column": "9",
      "line": "7029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567804@macro@GPIO_OSPEEDER_OSPEEDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8",
    "location": {
      "column": "9",
      "line": "7031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567873@macro@GPIO_OSPEEDER_OSPEEDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_0",
    "location": {
      "column": "9",
      "line": "7032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567942@macro@GPIO_OSPEEDER_OSPEEDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_1",
    "location": {
      "column": "9",
      "line": "7033",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568013@macro@GPIO_OSPEEDER_OSPEEDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9",
    "location": {
      "column": "9",
      "line": "7035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568082@macro@GPIO_OSPEEDER_OSPEEDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_0",
    "location": {
      "column": "9",
      "line": "7036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568151@macro@GPIO_OSPEEDER_OSPEEDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_1",
    "location": {
      "column": "9",
      "line": "7037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568222@macro@GPIO_OSPEEDER_OSPEEDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10",
    "location": {
      "column": "9",
      "line": "7039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568291@macro@GPIO_OSPEEDER_OSPEEDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_0",
    "location": {
      "column": "9",
      "line": "7040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568360@macro@GPIO_OSPEEDER_OSPEEDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_1",
    "location": {
      "column": "9",
      "line": "7041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568431@macro@GPIO_OSPEEDER_OSPEEDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11",
    "location": {
      "column": "9",
      "line": "7043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568500@macro@GPIO_OSPEEDER_OSPEEDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_0",
    "location": {
      "column": "9",
      "line": "7044",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568569@macro@GPIO_OSPEEDER_OSPEEDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_1",
    "location": {
      "column": "9",
      "line": "7045",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568640@macro@GPIO_OSPEEDER_OSPEEDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12",
    "location": {
      "column": "9",
      "line": "7047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568709@macro@GPIO_OSPEEDER_OSPEEDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_0",
    "location": {
      "column": "9",
      "line": "7048",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568778@macro@GPIO_OSPEEDER_OSPEEDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_1",
    "location": {
      "column": "9",
      "line": "7049",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568849@macro@GPIO_OSPEEDER_OSPEEDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13",
    "location": {
      "column": "9",
      "line": "7051",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568918@macro@GPIO_OSPEEDER_OSPEEDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_0",
    "location": {
      "column": "9",
      "line": "7052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568987@macro@GPIO_OSPEEDER_OSPEEDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_1",
    "location": {
      "column": "9",
      "line": "7053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569058@macro@GPIO_OSPEEDER_OSPEEDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14",
    "location": {
      "column": "9",
      "line": "7055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569127@macro@GPIO_OSPEEDER_OSPEEDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_0",
    "location": {
      "column": "9",
      "line": "7056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569196@macro@GPIO_OSPEEDER_OSPEEDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_1",
    "location": {
      "column": "9",
      "line": "7057",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569267@macro@GPIO_OSPEEDER_OSPEEDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15",
    "location": {
      "column": "9",
      "line": "7059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569336@macro@GPIO_OSPEEDER_OSPEEDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_0",
    "location": {
      "column": "9",
      "line": "7060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569405@macro@GPIO_OSPEEDER_OSPEEDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_1",
    "location": {
      "column": "9",
      "line": "7061",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569558@macro@GPIO_PUPDR_PUPDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0",
    "location": {
      "column": "9",
      "line": "7064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569627@macro@GPIO_PUPDR_PUPDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_0",
    "location": {
      "column": "9",
      "line": "7065",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569696@macro@GPIO_PUPDR_PUPDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_1",
    "location": {
      "column": "9",
      "line": "7066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569767@macro@GPIO_PUPDR_PUPDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1",
    "location": {
      "column": "9",
      "line": "7068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569836@macro@GPIO_PUPDR_PUPDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_0",
    "location": {
      "column": "9",
      "line": "7069",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569905@macro@GPIO_PUPDR_PUPDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_1",
    "location": {
      "column": "9",
      "line": "7070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569976@macro@GPIO_PUPDR_PUPDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2",
    "location": {
      "column": "9",
      "line": "7072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570045@macro@GPIO_PUPDR_PUPDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_0",
    "location": {
      "column": "9",
      "line": "7073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570114@macro@GPIO_PUPDR_PUPDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_1",
    "location": {
      "column": "9",
      "line": "7074",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570185@macro@GPIO_PUPDR_PUPDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3",
    "location": {
      "column": "9",
      "line": "7076",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570254@macro@GPIO_PUPDR_PUPDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_0",
    "location": {
      "column": "9",
      "line": "7077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570323@macro@GPIO_PUPDR_PUPDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_1",
    "location": {
      "column": "9",
      "line": "7078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570394@macro@GPIO_PUPDR_PUPDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4",
    "location": {
      "column": "9",
      "line": "7080",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570463@macro@GPIO_PUPDR_PUPDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_0",
    "location": {
      "column": "9",
      "line": "7081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570532@macro@GPIO_PUPDR_PUPDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_1",
    "location": {
      "column": "9",
      "line": "7082",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570603@macro@GPIO_PUPDR_PUPDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5",
    "location": {
      "column": "9",
      "line": "7084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570672@macro@GPIO_PUPDR_PUPDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_0",
    "location": {
      "column": "9",
      "line": "7085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570741@macro@GPIO_PUPDR_PUPDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_1",
    "location": {
      "column": "9",
      "line": "7086",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570812@macro@GPIO_PUPDR_PUPDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6",
    "location": {
      "column": "9",
      "line": "7088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570881@macro@GPIO_PUPDR_PUPDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_0",
    "location": {
      "column": "9",
      "line": "7089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570950@macro@GPIO_PUPDR_PUPDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_1",
    "location": {
      "column": "9",
      "line": "7090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571021@macro@GPIO_PUPDR_PUPDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7",
    "location": {
      "column": "9",
      "line": "7092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571090@macro@GPIO_PUPDR_PUPDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_0",
    "location": {
      "column": "9",
      "line": "7093",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571159@macro@GPIO_PUPDR_PUPDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_1",
    "location": {
      "column": "9",
      "line": "7094",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571230@macro@GPIO_PUPDR_PUPDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8",
    "location": {
      "column": "9",
      "line": "7096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571299@macro@GPIO_PUPDR_PUPDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_0",
    "location": {
      "column": "9",
      "line": "7097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571368@macro@GPIO_PUPDR_PUPDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_1",
    "location": {
      "column": "9",
      "line": "7098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571439@macro@GPIO_PUPDR_PUPDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9",
    "location": {
      "column": "9",
      "line": "7100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571508@macro@GPIO_PUPDR_PUPDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_0",
    "location": {
      "column": "9",
      "line": "7101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571577@macro@GPIO_PUPDR_PUPDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_1",
    "location": {
      "column": "9",
      "line": "7102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571648@macro@GPIO_PUPDR_PUPDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10",
    "location": {
      "column": "9",
      "line": "7104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571717@macro@GPIO_PUPDR_PUPDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_0",
    "location": {
      "column": "9",
      "line": "7105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571786@macro@GPIO_PUPDR_PUPDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_1",
    "location": {
      "column": "9",
      "line": "7106",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571857@macro@GPIO_PUPDR_PUPDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11",
    "location": {
      "column": "9",
      "line": "7108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571926@macro@GPIO_PUPDR_PUPDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_0",
    "location": {
      "column": "9",
      "line": "7109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571995@macro@GPIO_PUPDR_PUPDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_1",
    "location": {
      "column": "9",
      "line": "7110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572066@macro@GPIO_PUPDR_PUPDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12",
    "location": {
      "column": "9",
      "line": "7112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572135@macro@GPIO_PUPDR_PUPDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_0",
    "location": {
      "column": "9",
      "line": "7113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572204@macro@GPIO_PUPDR_PUPDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_1",
    "location": {
      "column": "9",
      "line": "7114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572275@macro@GPIO_PUPDR_PUPDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13",
    "location": {
      "column": "9",
      "line": "7116",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572344@macro@GPIO_PUPDR_PUPDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_0",
    "location": {
      "column": "9",
      "line": "7117",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572413@macro@GPIO_PUPDR_PUPDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_1",
    "location": {
      "column": "9",
      "line": "7118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572484@macro@GPIO_PUPDR_PUPDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14",
    "location": {
      "column": "9",
      "line": "7120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572553@macro@GPIO_PUPDR_PUPDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_0",
    "location": {
      "column": "9",
      "line": "7121",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572622@macro@GPIO_PUPDR_PUPDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_1",
    "location": {
      "column": "9",
      "line": "7122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572693@macro@GPIO_PUPDR_PUPDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15",
    "location": {
      "column": "9",
      "line": "7124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572762@macro@GPIO_PUPDR_PUPDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_0",
    "location": {
      "column": "9",
      "line": "7125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572831@macro@GPIO_PUPDR_PUPDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_1",
    "location": {
      "column": "9",
      "line": "7126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572984@macro@GPIO_IDR_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_0",
    "location": {
      "column": "9",
      "line": "7129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573053@macro@GPIO_IDR_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_1",
    "location": {
      "column": "9",
      "line": "7130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573122@macro@GPIO_IDR_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_2",
    "location": {
      "column": "9",
      "line": "7131",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573191@macro@GPIO_IDR_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_3",
    "location": {
      "column": "9",
      "line": "7132",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573260@macro@GPIO_IDR_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_4",
    "location": {
      "column": "9",
      "line": "7133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573329@macro@GPIO_IDR_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_5",
    "location": {
      "column": "9",
      "line": "7134",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573398@macro@GPIO_IDR_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_6",
    "location": {
      "column": "9",
      "line": "7135",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573467@macro@GPIO_IDR_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_7",
    "location": {
      "column": "9",
      "line": "7136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573536@macro@GPIO_IDR_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_8",
    "location": {
      "column": "9",
      "line": "7137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573605@macro@GPIO_IDR_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_9",
    "location": {
      "column": "9",
      "line": "7138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573674@macro@GPIO_IDR_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_10",
    "location": {
      "column": "9",
      "line": "7139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573743@macro@GPIO_IDR_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_11",
    "location": {
      "column": "9",
      "line": "7140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573812@macro@GPIO_IDR_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_12",
    "location": {
      "column": "9",
      "line": "7141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573881@macro@GPIO_IDR_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_13",
    "location": {
      "column": "9",
      "line": "7142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573950@macro@GPIO_IDR_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_14",
    "location": {
      "column": "9",
      "line": "7143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574019@macro@GPIO_IDR_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_15",
    "location": {
      "column": "9",
      "line": "7144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574164@macro@GPIO_OTYPER_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_0",
    "location": {
      "column": "9",
      "line": "7146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574225@macro@GPIO_OTYPER_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_1",
    "location": {
      "column": "9",
      "line": "7147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574286@macro@GPIO_OTYPER_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_2",
    "location": {
      "column": "9",
      "line": "7148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574347@macro@GPIO_OTYPER_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_3",
    "location": {
      "column": "9",
      "line": "7149",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574408@macro@GPIO_OTYPER_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_4",
    "location": {
      "column": "9",
      "line": "7150",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574469@macro@GPIO_OTYPER_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_5",
    "location": {
      "column": "9",
      "line": "7151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574530@macro@GPIO_OTYPER_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_6",
    "location": {
      "column": "9",
      "line": "7152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574591@macro@GPIO_OTYPER_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_7",
    "location": {
      "column": "9",
      "line": "7153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574652@macro@GPIO_OTYPER_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_8",
    "location": {
      "column": "9",
      "line": "7154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574713@macro@GPIO_OTYPER_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_9",
    "location": {
      "column": "9",
      "line": "7155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574774@macro@GPIO_OTYPER_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_10",
    "location": {
      "column": "9",
      "line": "7156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574836@macro@GPIO_OTYPER_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_11",
    "location": {
      "column": "9",
      "line": "7157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574898@macro@GPIO_OTYPER_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_12",
    "location": {
      "column": "9",
      "line": "7158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574960@macro@GPIO_OTYPER_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_13",
    "location": {
      "column": "9",
      "line": "7159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575022@macro@GPIO_OTYPER_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_14",
    "location": {
      "column": "9",
      "line": "7160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575084@macro@GPIO_OTYPER_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_15",
    "location": {
      "column": "9",
      "line": "7161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575230@macro@GPIO_ODR_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_0",
    "location": {
      "column": "9",
      "line": "7164",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575299@macro@GPIO_ODR_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_1",
    "location": {
      "column": "9",
      "line": "7165",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575368@macro@GPIO_ODR_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_2",
    "location": {
      "column": "9",
      "line": "7166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575437@macro@GPIO_ODR_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_3",
    "location": {
      "column": "9",
      "line": "7167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575506@macro@GPIO_ODR_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_4",
    "location": {
      "column": "9",
      "line": "7168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575575@macro@GPIO_ODR_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_5",
    "location": {
      "column": "9",
      "line": "7169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575644@macro@GPIO_ODR_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_6",
    "location": {
      "column": "9",
      "line": "7170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575713@macro@GPIO_ODR_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_7",
    "location": {
      "column": "9",
      "line": "7171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575782@macro@GPIO_ODR_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_8",
    "location": {
      "column": "9",
      "line": "7172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575851@macro@GPIO_ODR_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_9",
    "location": {
      "column": "9",
      "line": "7173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575920@macro@GPIO_ODR_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_10",
    "location": {
      "column": "9",
      "line": "7174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575989@macro@GPIO_ODR_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_11",
    "location": {
      "column": "9",
      "line": "7175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576058@macro@GPIO_ODR_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_12",
    "location": {
      "column": "9",
      "line": "7176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576127@macro@GPIO_ODR_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_13",
    "location": {
      "column": "9",
      "line": "7177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576196@macro@GPIO_ODR_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_14",
    "location": {
      "column": "9",
      "line": "7178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576265@macro@GPIO_ODR_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_15",
    "location": {
      "column": "9",
      "line": "7179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576410@macro@GPIO_OTYPER_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_0",
    "location": {
      "column": "9",
      "line": "7181",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576471@macro@GPIO_OTYPER_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_1",
    "location": {
      "column": "9",
      "line": "7182",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576532@macro@GPIO_OTYPER_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_2",
    "location": {
      "column": "9",
      "line": "7183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576593@macro@GPIO_OTYPER_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_3",
    "location": {
      "column": "9",
      "line": "7184",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576654@macro@GPIO_OTYPER_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_4",
    "location": {
      "column": "9",
      "line": "7185",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576715@macro@GPIO_OTYPER_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_5",
    "location": {
      "column": "9",
      "line": "7186",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576776@macro@GPIO_OTYPER_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_6",
    "location": {
      "column": "9",
      "line": "7187",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576837@macro@GPIO_OTYPER_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_7",
    "location": {
      "column": "9",
      "line": "7188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576898@macro@GPIO_OTYPER_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_8",
    "location": {
      "column": "9",
      "line": "7189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576959@macro@GPIO_OTYPER_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_9",
    "location": {
      "column": "9",
      "line": "7190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577020@macro@GPIO_OTYPER_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_10",
    "location": {
      "column": "9",
      "line": "7191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577082@macro@GPIO_OTYPER_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_11",
    "location": {
      "column": "9",
      "line": "7192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577144@macro@GPIO_OTYPER_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_12",
    "location": {
      "column": "9",
      "line": "7193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577206@macro@GPIO_OTYPER_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_13",
    "location": {
      "column": "9",
      "line": "7194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577268@macro@GPIO_OTYPER_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_14",
    "location": {
      "column": "9",
      "line": "7195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577330@macro@GPIO_OTYPER_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_15",
    "location": {
      "column": "9",
      "line": "7196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577443@macro@GPIO_ODR_ODR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0",
    "location": {
      "column": "9",
      "line": "7198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577493@macro@GPIO_ODR_ODR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1",
    "location": {
      "column": "9",
      "line": "7199",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577543@macro@GPIO_ODR_ODR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2",
    "location": {
      "column": "9",
      "line": "7200",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577593@macro@GPIO_ODR_ODR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3",
    "location": {
      "column": "9",
      "line": "7201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577643@macro@GPIO_ODR_ODR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4",
    "location": {
      "column": "9",
      "line": "7202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577693@macro@GPIO_ODR_ODR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5",
    "location": {
      "column": "9",
      "line": "7203",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577743@macro@GPIO_ODR_ODR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6",
    "location": {
      "column": "9",
      "line": "7204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577793@macro@GPIO_ODR_ODR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7",
    "location": {
      "column": "9",
      "line": "7205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577843@macro@GPIO_ODR_ODR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8",
    "location": {
      "column": "9",
      "line": "7206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577893@macro@GPIO_ODR_ODR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9",
    "location": {
      "column": "9",
      "line": "7207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577943@macro@GPIO_ODR_ODR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10",
    "location": {
      "column": "9",
      "line": "7208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577995@macro@GPIO_ODR_ODR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11",
    "location": {
      "column": "9",
      "line": "7209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578046@macro@GPIO_ODR_ODR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12",
    "location": {
      "column": "9",
      "line": "7210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578097@macro@GPIO_ODR_ODR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13",
    "location": {
      "column": "9",
      "line": "7211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578148@macro@GPIO_ODR_ODR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14",
    "location": {
      "column": "9",
      "line": "7212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578200@macro@GPIO_ODR_ODR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15",
    "location": {
      "column": "9",
      "line": "7213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578336@macro@GPIO_BSRR_BS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_0",
    "location": {
      "column": "9",
      "line": "7216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578405@macro@GPIO_BSRR_BS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_1",
    "location": {
      "column": "9",
      "line": "7217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578474@macro@GPIO_BSRR_BS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_2",
    "location": {
      "column": "9",
      "line": "7218",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578543@macro@GPIO_BSRR_BS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_3",
    "location": {
      "column": "9",
      "line": "7219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578612@macro@GPIO_BSRR_BS_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_4",
    "location": {
      "column": "9",
      "line": "7220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578681@macro@GPIO_BSRR_BS_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_5",
    "location": {
      "column": "9",
      "line": "7221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578750@macro@GPIO_BSRR_BS_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_6",
    "location": {
      "column": "9",
      "line": "7222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578819@macro@GPIO_BSRR_BS_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_7",
    "location": {
      "column": "9",
      "line": "7223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578888@macro@GPIO_BSRR_BS_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_8",
    "location": {
      "column": "9",
      "line": "7224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578957@macro@GPIO_BSRR_BS_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_9",
    "location": {
      "column": "9",
      "line": "7225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579026@macro@GPIO_BSRR_BS_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_10",
    "location": {
      "column": "9",
      "line": "7226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579095@macro@GPIO_BSRR_BS_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_11",
    "location": {
      "column": "9",
      "line": "7227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579164@macro@GPIO_BSRR_BS_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_12",
    "location": {
      "column": "9",
      "line": "7228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579233@macro@GPIO_BSRR_BS_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_13",
    "location": {
      "column": "9",
      "line": "7229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579302@macro@GPIO_BSRR_BS_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_14",
    "location": {
      "column": "9",
      "line": "7230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579371@macro@GPIO_BSRR_BS_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_15",
    "location": {
      "column": "9",
      "line": "7231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579440@macro@GPIO_BSRR_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_0",
    "location": {
      "column": "9",
      "line": "7232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579509@macro@GPIO_BSRR_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_1",
    "location": {
      "column": "9",
      "line": "7233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579578@macro@GPIO_BSRR_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_2",
    "location": {
      "column": "9",
      "line": "7234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579647@macro@GPIO_BSRR_BR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_3",
    "location": {
      "column": "9",
      "line": "7235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579716@macro@GPIO_BSRR_BR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_4",
    "location": {
      "column": "9",
      "line": "7236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579785@macro@GPIO_BSRR_BR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_5",
    "location": {
      "column": "9",
      "line": "7237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579854@macro@GPIO_BSRR_BR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_6",
    "location": {
      "column": "9",
      "line": "7238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579923@macro@GPIO_BSRR_BR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_7",
    "location": {
      "column": "9",
      "line": "7239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579992@macro@GPIO_BSRR_BR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_8",
    "location": {
      "column": "9",
      "line": "7240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580061@macro@GPIO_BSRR_BR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_9",
    "location": {
      "column": "9",
      "line": "7241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580130@macro@GPIO_BSRR_BR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_10",
    "location": {
      "column": "9",
      "line": "7242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580199@macro@GPIO_BSRR_BR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_11",
    "location": {
      "column": "9",
      "line": "7243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580268@macro@GPIO_BSRR_BR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_12",
    "location": {
      "column": "9",
      "line": "7244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580337@macro@GPIO_BSRR_BR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_13",
    "location": {
      "column": "9",
      "line": "7245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580406@macro@GPIO_BSRR_BR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_14",
    "location": {
      "column": "9",
      "line": "7246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580475@macro@GPIO_BSRR_BR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_15",
    "location": {
      "column": "9",
      "line": "7247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581038@macro@HASH_CR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_INIT",
    "location": {
      "column": "9",
      "line": "7255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581107@macro@HASH_CR_DMAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DMAE",
    "location": {
      "column": "9",
      "line": "7256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_DMAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581176@macro@HASH_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "7257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581245@macro@HASH_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "7258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581314@macro@HASH_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "7259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581383@macro@HASH_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MODE",
    "location": {
      "column": "9",
      "line": "7260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581452@macro@HASH_CR_ALGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO",
    "location": {
      "column": "9",
      "line": "7261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581521@macro@HASH_CR_ALGO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_0",
    "location": {
      "column": "9",
      "line": "7262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581590@macro@HASH_CR_ALGO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_1",
    "location": {
      "column": "9",
      "line": "7263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581659@macro@HASH_CR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW",
    "location": {
      "column": "9",
      "line": "7264",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581728@macro@HASH_CR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_0",
    "location": {
      "column": "9",
      "line": "7265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581797@macro@HASH_CR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_1",
    "location": {
      "column": "9",
      "line": "7266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581866@macro@HASH_CR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_2",
    "location": {
      "column": "9",
      "line": "7267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581935@macro@HASH_CR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_3",
    "location": {
      "column": "9",
      "line": "7268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582004@macro@HASH_CR_DINNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DINNE",
    "location": {
      "column": "9",
      "line": "7269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_DINNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582073@macro@HASH_CR_MDMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MDMAT",
    "location": {
      "column": "9",
      "line": "7270",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_MDMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582142@macro@HASH_CR_LKEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_LKEY",
    "location": {
      "column": "9",
      "line": "7271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_CR_LKEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582295@macro@HASH_STR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW",
    "location": {
      "column": "9",
      "line": "7274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582364@macro@HASH_STR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_0",
    "location": {
      "column": "9",
      "line": "7275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582433@macro@HASH_STR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_1",
    "location": {
      "column": "9",
      "line": "7276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582502@macro@HASH_STR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_2",
    "location": {
      "column": "9",
      "line": "7277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582571@macro@HASH_STR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_3",
    "location": {
      "column": "9",
      "line": "7278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582640@macro@HASH_STR_NBW_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_4",
    "location": {
      "column": "9",
      "line": "7279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582709@macro@HASH_STR_DCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_DCAL",
    "location": {
      "column": "9",
      "line": "7280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_STR_DCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582862@macro@HASH_IMR_DINIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DINIM",
    "location": {
      "column": "9",
      "line": "7283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DINIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582931@macro@HASH_IMR_DCIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DCIM",
    "location": {
      "column": "9",
      "line": "7284",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DCIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583084@macro@HASH_SR_DINIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DINIS",
    "location": {
      "column": "9",
      "line": "7287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_SR_DINIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583153@macro@HASH_SR_DCIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DCIS",
    "location": {
      "column": "9",
      "line": "7288",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_SR_DCIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583222@macro@HASH_SR_DMAS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DMAS",
    "location": {
      "column": "9",
      "line": "7289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_SR_DMAS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583291@macro@HASH_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_BUSY",
    "location": {
      "column": "9",
      "line": "7290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "HASH_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583855@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "10",
      "line": "7298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583984@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "10",
      "line": "7299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584113@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "10",
      "line": "7300",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584242@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "10",
      "line": "7301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584371@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "10",
      "line": "7302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584500@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "10",
      "line": "7303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584629@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "10",
      "line": "7304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584758@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "10",
      "line": "7305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584887@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "10",
      "line": "7306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585016@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "10",
      "line": "7307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585145@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "10",
      "line": "7308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585274@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "10",
      "line": "7309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585403@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "10",
      "line": "7310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585532@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "10",
      "line": "7311",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585745@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "10",
      "line": "7314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585874@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "10",
      "line": "7315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585963@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "10",
      "line": "7316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586052@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "10",
      "line": "7317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586141@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "10",
      "line": "7318",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586230@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "10",
      "line": "7319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586319@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "10",
      "line": "7320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586410@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "10",
      "line": "7322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586517@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "10",
      "line": "7323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586624@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "10",
      "line": "7324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586731@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "10",
      "line": "7325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586838@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "10",
      "line": "7326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587029@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "10",
      "line": "7329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587130@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "10",
      "line": "7330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587233@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "10",
      "line": "7332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587322@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "10",
      "line": "7333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587411@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "10",
      "line": "7334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587500@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "10",
      "line": "7335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587589@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "10",
      "line": "7336",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587678@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "10",
      "line": "7337",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587767@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "10",
      "line": "7338",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587856@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "10",
      "line": "7339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587945@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "10",
      "line": "7340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588034@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "10",
      "line": "7341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588125@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "10",
      "line": "7343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588321@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "10",
      "line": "7346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588432@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "10",
      "line": "7347",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588627@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "10",
      "line": "7350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588822@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "10",
      "line": "7353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588953@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "10",
      "line": "7354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589084@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "10",
      "line": "7355",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589215@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "10",
      "line": "7356",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589346@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "10",
      "line": "7357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589477@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "10",
      "line": "7358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589608@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "10",
      "line": "7359",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589739@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "10",
      "line": "7360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589870@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "10",
      "line": "7361",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590001@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "10",
      "line": "7362",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590132@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "10",
      "line": "7363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590263@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "10",
      "line": "7364",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590394@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590525@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "10",
      "line": "7366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590740@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "10",
      "line": "7369",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590865@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "10",
      "line": "7370",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590990@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "10",
      "line": "7371",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591115@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "10",
      "line": "7372",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591240@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "10",
      "line": "7373",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591365@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "10",
      "line": "7374",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591490@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "10",
      "line": "7375",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591615@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "10",
      "line": "7376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591824@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "10",
      "line": "7379",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591966@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "10",
      "line": "7380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592108@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "10",
      "line": "7381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592334@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "10",
      "line": "7384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592554@macro@I2C_FLTR_DNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF",
    "location": {
      "column": "10",
      "line": "7387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_DNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592658@macro@I2C_FLTR_ANOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF",
    "location": {
      "column": "10",
      "line": "7388",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_ANOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@603882@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "10",
      "line": "7499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604085@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "10",
      "line": "7502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604204@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "10",
      "line": "7503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604293@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "10",
      "line": "7504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604382@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "10",
      "line": "7505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604555@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "10",
      "line": "7508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604759@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "10",
      "line": "7511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604879@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "10",
      "line": "7512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605496@macro@LTDC_SSCR_VSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_VSH",
    "location": {
      "column": "9",
      "line": "7522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_VSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605617@macro@LTDC_SSCR_HSW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_HSW",
    "location": {
      "column": "9",
      "line": "7523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_HSW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605825@macro@LTDC_BPCR_AVBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AVBP",
    "location": {
      "column": "9",
      "line": "7527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AVBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605946@macro@LTDC_BPCR_AHBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AHBP",
    "location": {
      "column": "9",
      "line": "7528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AHBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606155@macro@LTDC_AWCR_AAH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAH",
    "location": {
      "column": "9",
      "line": "7532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606269@macro@LTDC_AWCR_AAW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAW",
    "location": {
      "column": "9",
      "line": "7533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606469@macro@LTDC_TWCR_TOTALH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALH",
    "location": {
      "column": "9",
      "line": "7537",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606570@macro@LTDC_TWCR_TOTALW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALW",
    "location": {
      "column": "9",
      "line": "7538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606757@macro@LTDC_GCR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_LTDCEN",
    "location": {
      "column": "9",
      "line": "7542",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606876@macro@LTDC_GCR_DBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DBW",
    "location": {
      "column": "9",
      "line": "7543",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606983@macro@LTDC_GCR_DGW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DGW",
    "location": {
      "column": "9",
      "line": "7544",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DGW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607091@macro@LTDC_GCR_DRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DRW",
    "location": {
      "column": "9",
      "line": "7545",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607197@macro@LTDC_GCR_DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEN",
    "location": {
      "column": "9",
      "line": "7546",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607300@macro@LTDC_GCR_PCPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_PCPOL",
    "location": {
      "column": "9",
      "line": "7547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_PCPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607410@macro@LTDC_GCR_DEPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEPOL",
    "location": {
      "column": "9",
      "line": "7548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607520@macro@LTDC_GCR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_VSPOL",
    "location": {
      "column": "9",
      "line": "7549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607643@macro@LTDC_GCR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_HSPOL",
    "location": {
      "column": "9",
      "line": "7550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607792@macro@LTDC_GCR_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DTEN",
    "location": {
      "column": "9",
      "line": "7553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607936@macro@LTDC_SRCR_IMR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_IMR",
    "location": {
      "column": "9",
      "line": "7557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_IMR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608042@macro@LTDC_SRCR_VBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_VBR",
    "location": {
      "column": "9",
      "line": "7558",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_VBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608242@macro@LTDC_BCCR_BCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCBLUE",
    "location": {
      "column": "9",
      "line": "7562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608353@macro@LTDC_BCCR_BCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCGREEN",
    "location": {
      "column": "9",
      "line": "7563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608465@macro@LTDC_BCCR_BCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCRED",
    "location": {
      "column": "9",
      "line": "7564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608661@macro@LTDC_IER_LIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_LIE",
    "location": {
      "column": "9",
      "line": "7568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_IER_LIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608772@macro@LTDC_IER_FUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_FUIE",
    "location": {
      "column": "9",
      "line": "7569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_IER_FUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608892@macro@LTDC_IER_TERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_TERRIE",
    "location": {
      "column": "9",
      "line": "7570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_IER_TERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609013@macro@LTDC_IER_RRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_RRIE",
    "location": {
      "column": "9",
      "line": "7571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_IER_RRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609221@macro@LTDC_ISR_LIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_LIF",
    "location": {
      "column": "9",
      "line": "7575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_LIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609330@macro@LTDC_ISR_FUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_FUIF",
    "location": {
      "column": "9",
      "line": "7576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_FUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609448@macro@LTDC_ISR_TERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_TERRIF",
    "location": {
      "column": "9",
      "line": "7577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_TERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609567@macro@LTDC_ISR_RRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_RRIF",
    "location": {
      "column": "9",
      "line": "7578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_RRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609773@macro@LTDC_ICR_CLIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CLIF",
    "location": {
      "column": "9",
      "line": "7582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CLIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609893@macro@LTDC_ICR_CFUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CFUIF",
    "location": {
      "column": "9",
      "line": "7583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CFUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610022@macro@LTDC_ICR_CTERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CTERRIF",
    "location": {
      "column": "9",
      "line": "7584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CTERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610152@macro@LTDC_ICR_CRRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CRRIF",
    "location": {
      "column": "9",
      "line": "7585",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CRRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610365@macro@LTDC_LIPCR_LIPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LIPCR_LIPOS",
    "location": {
      "column": "9",
      "line": "7589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LIPCR_LIPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610564@macro@LTDC_CPSR_CYPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CYPOS",
    "location": {
      "column": "9",
      "line": "7593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CYPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610672@macro@LTDC_CPSR_CXPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CXPOS",
    "location": {
      "column": "9",
      "line": "7594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CXPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610866@macro@LTDC_CDSR_VDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VDES",
    "location": {
      "column": "9",
      "line": "7598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610983@macro@LTDC_CDSR_HDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HDES",
    "location": {
      "column": "9",
      "line": "7599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611102@macro@LTDC_CDSR_VSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VSYNCS",
    "location": {
      "column": "9",
      "line": "7600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611223@macro@LTDC_CDSR_HSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HSYNCS",
    "location": {
      "column": "9",
      "line": "7601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611432@macro@LTDC_LxCR_LEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_LEN",
    "location": {
      "column": "9",
      "line": "7605",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_LEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611534@macro@LTDC_LxCR_COLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_COLKEN",
    "location": {
      "column": "9",
      "line": "7606",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_COLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611643@macro@LTDC_LxCR_CLUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_CLUTEN",
    "location": {
      "column": "9",
      "line": "7607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_CLUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611844@macro@LTDC_LxWHPCR_WHSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSTPOS",
    "location": {
      "column": "9",
      "line": "7611",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611966@macro@LTDC_LxWHPCR_WHSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSPPOS",
    "location": {
      "column": "9",
      "line": "7612",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612173@macro@LTDC_LxWVPCR_WVSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSTPOS",
    "location": {
      "column": "9",
      "line": "7616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612293@macro@LTDC_LxWVPCR_WVSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSPPOS",
    "location": {
      "column": "9",
      "line": "7617",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612498@macro@LTDC_LxCKCR_CKBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKBLUE",
    "location": {
      "column": "9",
      "line": "7621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612608@macro@LTDC_LxCKCR_CKGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKGREEN",
    "location": {
      "column": "9",
      "line": "7622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612719@macro@LTDC_LxCKCR_CKRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKRED",
    "location": {
      "column": "9",
      "line": "7623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612914@macro@LTDC_LxPFCR_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxPFCR_PF",
    "location": {
      "column": "9",
      "line": "7627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxPFCR_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613102@macro@LTDC_LxCACR_CONSTA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCACR_CONSTA",
    "location": {
      "column": "9",
      "line": "7631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCACR_CONSTA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613292@macro@LTDC_LxDCCR_DCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCBLUE",
    "location": {
      "column": "9",
      "line": "7635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613400@macro@LTDC_LxDCCR_DCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCGREEN",
    "location": {
      "column": "9",
      "line": "7636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613509@macro@LTDC_LxDCCR_DCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCRED",
    "location": {
      "column": "9",
      "line": "7637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613616@macro@LTDC_LxDCCR_DCALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCALPHA",
    "location": {
      "column": "9",
      "line": "7638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613811@macro@LTDC_LxBFCR_BF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF2",
    "location": {
      "column": "9",
      "line": "7642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613918@macro@LTDC_LxBFCR_BF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF1",
    "location": {
      "column": "9",
      "line": "7643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614111@macro@LTDC_LxCFBAR_CFBADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBAR_CFBADD",
    "location": {
      "column": "9",
      "line": "7647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBAR_CFBADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614319@macro@LTDC_LxCFBLR_CFBLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBLL",
    "location": {
      "column": "9",
      "line": "7651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614439@macro@LTDC_LxCFBLR_CFBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBP",
    "location": {
      "column": "9",
      "line": "7652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614648@macro@LTDC_LxCFBLNR_CFBLNBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLNR_CFBLNBR",
    "location": {
      "column": "9",
      "line": "7656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLNR_CFBLNBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614848@macro@LTDC_LxCLUTWR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_BLUE",
    "location": {
      "column": "9",
      "line": "7660",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614948@macro@LTDC_LxCLUTWR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_GREEN",
    "location": {
      "column": "9",
      "line": "7661",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@615049@macro@LTDC_LxCLUTWR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_RED",
    "location": {
      "column": "9",
      "line": "7662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@615148@macro@LTDC_LxCLUTWR_CLUTADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_CLUTADD",
    "location": {
      "column": "9",
      "line": "7663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_CLUTADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700244@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "10",
      "line": "8862",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700361@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "10",
      "line": "8863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700478@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "10",
      "line": "8864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700595@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "10",
      "line": "8865",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700712@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "10",
      "line": "8866",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700831@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "10",
      "line": "8868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700948@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "10",
      "line": "8869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701035@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "10",
      "line": "8870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701122@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "10",
      "line": "8871",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701244@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "10",
      "line": "8874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701337@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "10",
      "line": "8875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701430@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "10",
      "line": "8876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701523@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "10",
      "line": "8877",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701616@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "10",
      "line": "8878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701709@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "10",
      "line": "8879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701802@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "10",
      "line": "8880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701895@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "10",
      "line": "8881",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701990@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "10",
      "line": "8883",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702130@macro@PWR_CR_FPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS",
    "location": {
      "column": "10",
      "line": "8884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_FPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702270@macro@PWR_CR_LPUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPUDS",
    "location": {
      "column": "10",
      "line": "8885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702410@macro@PWR_CR_MRUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRUDS",
    "location": {
      "column": "10",
      "line": "8886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702552@macro@PWR_CR_LPLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS",
    "location": {
      "column": "10",
      "line": "8888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702692@macro@PWR_CR_MRLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS",
    "location": {
      "column": "10",
      "line": "8889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702834@macro@PWR_CR_ADCDC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1",
    "location": {
      "column": "10",
      "line": "8891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_ADCDC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702956@macro@PWR_CR_VOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS",
    "location": {
      "column": "10",
      "line": "8893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703096@macro@PWR_CR_VOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_0",
    "location": {
      "column": "10",
      "line": "8894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703183@macro@PWR_CR_VOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_1",
    "location": {
      "column": "10",
      "line": "8895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703272@macro@PWR_CR_ODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODEN",
    "location": {
      "column": "10",
      "line": "8897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703389@macro@PWR_CR_ODSWEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODSWEN",
    "location": {
      "column": "10",
      "line": "8898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODSWEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703506@macro@PWR_CR_UDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN",
    "location": {
      "column": "10",
      "line": "8899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703623@macro@PWR_CR_UDEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_0",
    "location": {
      "column": "10",
      "line": "8900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703740@macro@PWR_CR_UDEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_1",
    "location": {
      "column": "10",
      "line": "8901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703859@macro@PWR_CR_FMSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR",
    "location": {
      "column": "10",
      "line": "8903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_FMSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703977@macro@PWR_CR_FISSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR",
    "location": {
      "column": "10",
      "line": "8904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_FISSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704119@macro@PWR_CR_PMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PMODE",
    "location": {
      "column": "10",
      "line": "8907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CR_PMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704260@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "10",
      "line": "8910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704390@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "10",
      "line": "8911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704520@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "10",
      "line": "8912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704650@macro@PWR_CSR_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR",
    "location": {
      "column": "10",
      "line": "8913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704780@macro@PWR_CSR_WUPP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUPP",
    "location": {
      "column": "10",
      "line": "8914",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUPP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704910@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "10",
      "line": "8915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705040@macro@PWR_CSR_BRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE",
    "location": {
      "column": "10",
      "line": "8916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705170@macro@PWR_CSR_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY",
    "location": {
      "column": "10",
      "line": "8917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705300@macro@PWR_CSR_ODRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODRDY",
    "location": {
      "column": "10",
      "line": "8918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705430@macro@PWR_CSR_ODSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODSWRDY",
    "location": {
      "column": "10",
      "line": "8919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705560@macro@PWR_CSR_UDSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_UDSWRDY",
    "location": {
      "column": "10",
      "line": "8920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_UDSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705713@macro@PWR_CSR_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_REGRDY",
    "location": {
      "column": "10",
      "line": "8923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "PWR_CSR_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719410@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "10",
      "line": "9067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719479@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "10",
      "line": "9068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719550@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "10",
      "line": "9070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719619@macro@RCC_CR_HSITRIM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_0",
    "location": {
      "column": "10",
      "line": "9071",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719700@macro@RCC_CR_HSITRIM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_1",
    "location": {
      "column": "10",
      "line": "9072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719781@macro@RCC_CR_HSITRIM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_2",
    "location": {
      "column": "10",
      "line": "9073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719862@macro@RCC_CR_HSITRIM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_3",
    "location": {
      "column": "10",
      "line": "9074",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719943@macro@RCC_CR_HSITRIM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_4",
    "location": {
      "column": "10",
      "line": "9075",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720026@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "10",
      "line": "9077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720095@macro@RCC_CR_HSICAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_0",
    "location": {
      "column": "10",
      "line": "9078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720176@macro@RCC_CR_HSICAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_1",
    "location": {
      "column": "10",
      "line": "9079",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720257@macro@RCC_CR_HSICAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_2",
    "location": {
      "column": "10",
      "line": "9080",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720338@macro@RCC_CR_HSICAL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_3",
    "location": {
      "column": "10",
      "line": "9081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720419@macro@RCC_CR_HSICAL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_4",
    "location": {
      "column": "10",
      "line": "9082",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720500@macro@RCC_CR_HSICAL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_5",
    "location": {
      "column": "10",
      "line": "9083",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720581@macro@RCC_CR_HSICAL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_6",
    "location": {
      "column": "10",
      "line": "9084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720662@macro@RCC_CR_HSICAL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_7",
    "location": {
      "column": "10",
      "line": "9085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720745@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "10",
      "line": "9087",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720814@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "10",
      "line": "9088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720883@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "10",
      "line": "9089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720952@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "10",
      "line": "9090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721021@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "10",
      "line": "9091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721090@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "10",
      "line": "9092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721159@macro@RCC_CR_PLLI2SON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON",
    "location": {
      "column": "10",
      "line": "9093",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721228@macro@RCC_CR_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY",
    "location": {
      "column": "10",
      "line": "9094",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721297@macro@RCC_CR_PLLSAION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAION",
    "location": {
      "column": "10",
      "line": "9095",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721366@macro@RCC_CR_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAIRDY",
    "location": {
      "column": "10",
      "line": "9096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721519@macro@RCC_PLLCFGR_PLLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM",
    "location": {
      "column": "10",
      "line": "9099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721588@macro@RCC_PLLCFGR_PLLM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_0",
    "location": {
      "column": "10",
      "line": "9100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721657@macro@RCC_PLLCFGR_PLLM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_1",
    "location": {
      "column": "10",
      "line": "9101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721726@macro@RCC_PLLCFGR_PLLM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_2",
    "location": {
      "column": "10",
      "line": "9102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721795@macro@RCC_PLLCFGR_PLLM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_3",
    "location": {
      "column": "10",
      "line": "9103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721864@macro@RCC_PLLCFGR_PLLM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_4",
    "location": {
      "column": "10",
      "line": "9104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721933@macro@RCC_PLLCFGR_PLLM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_5",
    "location": {
      "column": "10",
      "line": "9105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722004@macro@RCC_PLLCFGR_PLLN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN",
    "location": {
      "column": "10",
      "line": "9107",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722074@macro@RCC_PLLCFGR_PLLN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_0",
    "location": {
      "column": "10",
      "line": "9108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722144@macro@RCC_PLLCFGR_PLLN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_1",
    "location": {
      "column": "10",
      "line": "9109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722214@macro@RCC_PLLCFGR_PLLN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_2",
    "location": {
      "column": "10",
      "line": "9110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722284@macro@RCC_PLLCFGR_PLLN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_3",
    "location": {
      "column": "10",
      "line": "9111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722354@macro@RCC_PLLCFGR_PLLN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_4",
    "location": {
      "column": "10",
      "line": "9112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722424@macro@RCC_PLLCFGR_PLLN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_5",
    "location": {
      "column": "10",
      "line": "9113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722494@macro@RCC_PLLCFGR_PLLN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_6",
    "location": {
      "column": "10",
      "line": "9114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722564@macro@RCC_PLLCFGR_PLLN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_7",
    "location": {
      "column": "10",
      "line": "9115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722634@macro@RCC_PLLCFGR_PLLN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_8",
    "location": {
      "column": "10",
      "line": "9116",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722706@macro@RCC_PLLCFGR_PLLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP",
    "location": {
      "column": "10",
      "line": "9118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722775@macro@RCC_PLLCFGR_PLLP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_0",
    "location": {
      "column": "10",
      "line": "9119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722844@macro@RCC_PLLCFGR_PLLP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_1",
    "location": {
      "column": "10",
      "line": "9120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722915@macro@RCC_PLLCFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC",
    "location": {
      "column": "10",
      "line": "9122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722984@macro@RCC_PLLCFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE",
    "location": {
      "column": "10",
      "line": "9123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723053@macro@RCC_PLLCFGR_PLLSRC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSI",
    "location": {
      "column": "10",
      "line": "9124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723124@macro@RCC_PLLCFGR_PLLQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ",
    "location": {
      "column": "10",
      "line": "9126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723193@macro@RCC_PLLCFGR_PLLQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_0",
    "location": {
      "column": "10",
      "line": "9127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723262@macro@RCC_PLLCFGR_PLLQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_1",
    "location": {
      "column": "10",
      "line": "9128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723331@macro@RCC_PLLCFGR_PLLQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_2",
    "location": {
      "column": "10",
      "line": "9129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723400@macro@RCC_PLLCFGR_PLLQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_3",
    "location": {
      "column": "10",
      "line": "9130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724042@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "10",
      "line": "9141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724161@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "10",
      "line": "9142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724251@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "10",
      "line": "9143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724343@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "10",
      "line": "9145",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724456@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "10",
      "line": "9146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724569@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "10",
      "line": "9147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725019@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "10",
      "line": "9153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725146@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "10",
      "line": "9154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725236@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "10",
      "line": "9155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725328@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "10",
      "line": "9157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725448@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "10",
      "line": "9158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725568@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "10",
      "line": "9159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726023@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "10",
      "line": "9165",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726138@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "10",
      "line": "9166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726228@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "10",
      "line": "9167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726318@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "10",
      "line": "9168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726408@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "10",
      "line": "9169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726500@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "10",
      "line": "9171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726603@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "10",
      "line": "9172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726707@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "10",
      "line": "9173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726811@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "10",
      "line": "9174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726915@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "10",
      "line": "9175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727020@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "10",
      "line": "9176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727125@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "10",
      "line": "9177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727231@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "10",
      "line": "9178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727337@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "10",
      "line": "9179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727776@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "10",
      "line": "9188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727892@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "10",
      "line": "9189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727982@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "10",
      "line": "9190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728072@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "10",
      "line": "9191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728164@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "10",
      "line": "9193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728265@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "10",
      "line": "9194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728367@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "10",
      "line": "9195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728469@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "10",
      "line": "9196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728571@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "10",
      "line": "9197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728705@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "10",
      "line": "9200",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728821@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "10",
      "line": "9201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728911@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "10",
      "line": "9202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729001@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "10",
      "line": "9203",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729093@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "10",
      "line": "9205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729194@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "10",
      "line": "9206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729296@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "10",
      "line": "9207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729398@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "10",
      "line": "9208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729500@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "10",
      "line": "9209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729635@macro@RCC_CFGR_RTCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE",
    "location": {
      "column": "10",
      "line": "9212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729704@macro@RCC_CFGR_RTCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_0",
    "location": {
      "column": "10",
      "line": "9213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729773@macro@RCC_CFGR_RTCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_1",
    "location": {
      "column": "10",
      "line": "9214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729842@macro@RCC_CFGR_RTCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_2",
    "location": {
      "column": "10",
      "line": "9215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729911@macro@RCC_CFGR_RTCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_3",
    "location": {
      "column": "10",
      "line": "9216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729980@macro@RCC_CFGR_RTCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_4",
    "location": {
      "column": "10",
      "line": "9217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730079@macro@RCC_CFGR_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1",
    "location": {
      "column": "10",
      "line": "9220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730148@macro@RCC_CFGR_MCO1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_0",
    "location": {
      "column": "10",
      "line": "9221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730217@macro@RCC_CFGR_MCO1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_1",
    "location": {
      "column": "10",
      "line": "9222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730288@macro@RCC_CFGR_I2SSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC",
    "location": {
      "column": "10",
      "line": "9224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_I2SSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730359@macro@RCC_CFGR_MCO1PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE",
    "location": {
      "column": "10",
      "line": "9226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730428@macro@RCC_CFGR_MCO1PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_0",
    "location": {
      "column": "10",
      "line": "9227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730497@macro@RCC_CFGR_MCO1PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_1",
    "location": {
      "column": "10",
      "line": "9228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730566@macro@RCC_CFGR_MCO1PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_2",
    "location": {
      "column": "10",
      "line": "9229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730637@macro@RCC_CFGR_MCO2PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE",
    "location": {
      "column": "10",
      "line": "9231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730706@macro@RCC_CFGR_MCO2PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_0",
    "location": {
      "column": "10",
      "line": "9232",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730775@macro@RCC_CFGR_MCO2PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_1",
    "location": {
      "column": "10",
      "line": "9233",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730844@macro@RCC_CFGR_MCO2PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_2",
    "location": {
      "column": "10",
      "line": "9234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730915@macro@RCC_CFGR_MCO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2",
    "location": {
      "column": "10",
      "line": "9236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730984@macro@RCC_CFGR_MCO2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_0",
    "location": {
      "column": "10",
      "line": "9237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731053@macro@RCC_CFGR_MCO2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_1",
    "location": {
      "column": "10",
      "line": "9238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731206@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "10",
      "line": "9241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731275@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "10",
      "line": "9242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731344@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "10",
      "line": "9243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731413@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "10",
      "line": "9244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731482@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "10",
      "line": "9245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731551@macro@RCC_CIR_PLLI2SRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF",
    "location": {
      "column": "10",
      "line": "9246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731620@macro@RCC_CIR_PLLSAIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYF",
    "location": {
      "column": "10",
      "line": "9247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731689@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "10",
      "line": "9248",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731758@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "10",
      "line": "9249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731827@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "10",
      "line": "9250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731896@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "10",
      "line": "9251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731965@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "10",
      "line": "9252",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732034@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "10",
      "line": "9253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732103@macro@RCC_CIR_PLLI2SRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE",
    "location": {
      "column": "10",
      "line": "9254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732172@macro@RCC_CIR_PLLSAIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYIE",
    "location": {
      "column": "10",
      "line": "9255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732241@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "10",
      "line": "9256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732310@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "10",
      "line": "9257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732379@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "10",
      "line": "9258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732448@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "10",
      "line": "9259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732517@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "10",
      "line": "9260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732586@macro@RCC_CIR_PLLI2SRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC",
    "location": {
      "column": "10",
      "line": "9261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732655@macro@RCC_CIR_PLLSAIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYC",
    "location": {
      "column": "10",
      "line": "9262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732724@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "10",
      "line": "9263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732877@macro@RCC_AHB1RSTR_GPIOARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST",
    "location": {
      "column": "10",
      "line": "9266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732946@macro@RCC_AHB1RSTR_GPIOBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST",
    "location": {
      "column": "10",
      "line": "9267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733015@macro@RCC_AHB1RSTR_GPIOCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST",
    "location": {
      "column": "10",
      "line": "9268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733084@macro@RCC_AHB1RSTR_GPIODRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST",
    "location": {
      "column": "10",
      "line": "9269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733153@macro@RCC_AHB1RSTR_GPIOERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST",
    "location": {
      "column": "10",
      "line": "9270",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733222@macro@RCC_AHB1RSTR_GPIOFRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOFRST",
    "location": {
      "column": "10",
      "line": "9271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOFRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733291@macro@RCC_AHB1RSTR_GPIOGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOGRST",
    "location": {
      "column": "10",
      "line": "9272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733360@macro@RCC_AHB1RSTR_GPIOHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST",
    "location": {
      "column": "10",
      "line": "9273",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733429@macro@RCC_AHB1RSTR_GPIOIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOIRST",
    "location": {
      "column": "10",
      "line": "9274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733498@macro@RCC_AHB1RSTR_GPIOJRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOJRST",
    "location": {
      "column": "10",
      "line": "9275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOJRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733567@macro@RCC_AHB1RSTR_GPIOKRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOKRST",
    "location": {
      "column": "10",
      "line": "9276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOKRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733636@macro@RCC_AHB1RSTR_CRCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST",
    "location": {
      "column": "10",
      "line": "9277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733705@macro@RCC_AHB1RSTR_DMA1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST",
    "location": {
      "column": "10",
      "line": "9278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733774@macro@RCC_AHB1RSTR_DMA2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST",
    "location": {
      "column": "10",
      "line": "9279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733843@macro@RCC_AHB1RSTR_DMA2DRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2DRST",
    "location": {
      "column": "10",
      "line": "9280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2DRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733912@macro@RCC_AHB1RSTR_ETHMACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_ETHMACRST",
    "location": {
      "column": "10",
      "line": "9281",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_ETHMACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733981@macro@RCC_AHB1RSTR_OTGHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_OTGHRST",
    "location": {
      "column": "10",
      "line": "9282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_OTGHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734134@macro@RCC_AHB2RSTR_DCMIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_DCMIRST",
    "location": {
      "column": "10",
      "line": "9285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_DCMIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734203@macro@RCC_AHB2RSTR_CRYPRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_CRYPRST",
    "location": {
      "column": "10",
      "line": "9286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_CRYPRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734272@macro@RCC_AHB2RSTR_HASHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HASHRST",
    "location": {
      "column": "10",
      "line": "9287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HASHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734379@macro@RCC_AHB2RSTR_HSAHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HSAHRST",
    "location": {
      "column": "10",
      "line": "9289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HSAHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734446@macro@RCC_AHB2RSTR_RNGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_RNGRST",
    "location": {
      "column": "10",
      "line": "9290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_RNGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734515@macro@RCC_AHB2RSTR_OTGFSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST",
    "location": {
      "column": "10",
      "line": "9291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734749@macro@RCC_AHB3RSTR_FSMCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3RSTR_FSMCRST",
    "location": {
      "column": "10",
      "line": "9295",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB3RSTR_FSMCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735482@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "10",
      "line": "9306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735551@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "10",
      "line": "9307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735620@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "10",
      "line": "9308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735689@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "10",
      "line": "9309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735758@macro@RCC_APB1RSTR_TIM6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST",
    "location": {
      "column": "10",
      "line": "9310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735827@macro@RCC_APB1RSTR_TIM7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST",
    "location": {
      "column": "10",
      "line": "9311",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735896@macro@RCC_APB1RSTR_TIM12RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST",
    "location": {
      "column": "10",
      "line": "9312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735965@macro@RCC_APB1RSTR_TIM13RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST",
    "location": {
      "column": "10",
      "line": "9313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736034@macro@RCC_APB1RSTR_TIM14RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST",
    "location": {
      "column": "10",
      "line": "9314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736271@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "10",
      "line": "9318",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736340@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "10",
      "line": "9319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736409@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "10",
      "line": "9320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736599@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "10",
      "line": "9324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736668@macro@RCC_APB1RSTR_USART3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST",
    "location": {
      "column": "10",
      "line": "9325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736737@macro@RCC_APB1RSTR_UART4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST",
    "location": {
      "column": "10",
      "line": "9326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736806@macro@RCC_APB1RSTR_UART5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST",
    "location": {
      "column": "10",
      "line": "9327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736875@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "10",
      "line": "9328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736944@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "10",
      "line": "9329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737013@macro@RCC_APB1RSTR_I2C3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST",
    "location": {
      "column": "10",
      "line": "9330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737328@macro@RCC_APB1RSTR_CAN1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN1RST",
    "location": {
      "column": "10",
      "line": "9334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737397@macro@RCC_APB1RSTR_CAN2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN2RST",
    "location": {
      "column": "10",
      "line": "9335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737587@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "10",
      "line": "9339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737656@macro@RCC_APB1RSTR_DACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST",
    "location": {
      "column": "10",
      "line": "9340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_DACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737725@macro@RCC_APB1RSTR_UART7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART7RST",
    "location": {
      "column": "10",
      "line": "9341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737794@macro@RCC_APB1RSTR_UART8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART8RST",
    "location": {
      "column": "10",
      "line": "9342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737947@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "10",
      "line": "9345",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738016@macro@RCC_APB2RSTR_TIM8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM8RST",
    "location": {
      "column": "10",
      "line": "9346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738085@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "10",
      "line": "9347",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738154@macro@RCC_APB2RSTR_USART6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST",
    "location": {
      "column": "10",
      "line": "9348",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738223@macro@RCC_APB2RSTR_UART9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART9RST",
    "location": {
      "column": "10",
      "line": "9349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738292@macro@RCC_APB2RSTR_UART10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART10RST",
    "location": {
      "column": "10",
      "line": "9350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738361@macro@RCC_APB2RSTR_ADCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST",
    "location": {
      "column": "10",
      "line": "9351",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_ADCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738430@macro@RCC_APB2RSTR_SDIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST",
    "location": {
      "column": "10",
      "line": "9352",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SDIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738499@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "10",
      "line": "9353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738568@macro@RCC_APB2RSTR_SPI4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST",
    "location": {
      "column": "10",
      "line": "9354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738637@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "10",
      "line": "9355",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738706@macro@RCC_APB2RSTR_TIM9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST",
    "location": {
      "column": "10",
      "line": "9356",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738775@macro@RCC_APB2RSTR_TIM10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST",
    "location": {
      "column": "10",
      "line": "9357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738844@macro@RCC_APB2RSTR_TIM11RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST",
    "location": {
      "column": "10",
      "line": "9358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738913@macro@RCC_APB2RSTR_SPI5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST",
    "location": {
      "column": "10",
      "line": "9359",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738982@macro@RCC_APB2RSTR_SPI6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI6RST",
    "location": {
      "column": "10",
      "line": "9360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739051@macro@RCC_APB2RSTR_SAI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SAI1RST",
    "location": {
      "column": "10",
      "line": "9361",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SAI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739241@macro@RCC_APB2RSTR_LTDCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_LTDCRST",
    "location": {
      "column": "10",
      "line": "9365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_LTDCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739792@macro@RCC_APB2RSTR_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1",
    "location": {
      "column": "10",
      "line": "9377",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739859@macro@RCC_APB2RSTR_DFSDMRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_DFSDMRST",
    "location": {
      "column": "10",
      "line": "9378",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_DFSDMRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740012@macro@RCC_AHB1ENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN",
    "location": {
      "column": "10",
      "line": "9381",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740081@macro@RCC_AHB1ENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN",
    "location": {
      "column": "10",
      "line": "9382",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740150@macro@RCC_AHB1ENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN",
    "location": {
      "column": "10",
      "line": "9383",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740219@macro@RCC_AHB1ENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN",
    "location": {
      "column": "10",
      "line": "9384",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740288@macro@RCC_AHB1ENR_GPIOEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN",
    "location": {
      "column": "10",
      "line": "9385",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740357@macro@RCC_AHB1ENR_GPIOFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOFEN",
    "location": {
      "column": "10",
      "line": "9386",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740426@macro@RCC_AHB1ENR_GPIOGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOGEN",
    "location": {
      "column": "10",
      "line": "9387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740495@macro@RCC_AHB1ENR_GPIOHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN",
    "location": {
      "column": "10",
      "line": "9388",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740564@macro@RCC_AHB1ENR_GPIOIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOIEN",
    "location": {
      "column": "10",
      "line": "9389",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740633@macro@RCC_AHB1ENR_GPIOJEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOJEN",
    "location": {
      "column": "10",
      "line": "9390",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOJEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740702@macro@RCC_AHB1ENR_GPIOKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOKEN",
    "location": {
      "column": "10",
      "line": "9391",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740771@macro@RCC_AHB1ENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN",
    "location": {
      "column": "10",
      "line": "9392",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740840@macro@RCC_AHB1ENR_BKPSRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_BKPSRAMEN",
    "location": {
      "column": "10",
      "line": "9393",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_BKPSRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740909@macro@RCC_AHB1ENR_CCMDATARAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CCMDATARAMEN",
    "location": {
      "column": "10",
      "line": "9394",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CCMDATARAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740978@macro@RCC_AHB1ENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN",
    "location": {
      "column": "10",
      "line": "9395",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741047@macro@RCC_AHB1ENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN",
    "location": {
      "column": "10",
      "line": "9396",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741116@macro@RCC_AHB1ENR_DMA2DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2DEN",
    "location": {
      "column": "10",
      "line": "9397",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741185@macro@RCC_AHB1ENR_ETHMACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACEN",
    "location": {
      "column": "10",
      "line": "9398",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741254@macro@RCC_AHB1ENR_ETHMACTXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACTXEN",
    "location": {
      "column": "10",
      "line": "9399",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACTXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741323@macro@RCC_AHB1ENR_ETHMACRXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACRXEN",
    "location": {
      "column": "10",
      "line": "9400",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACRXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741392@macro@RCC_AHB1ENR_ETHMACPTPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACPTPEN",
    "location": {
      "column": "10",
      "line": "9401",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACPTPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741461@macro@RCC_AHB1ENR_OTGHSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSEN",
    "location": {
      "column": "10",
      "line": "9402",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741530@macro@RCC_AHB1ENR_OTGHSULPIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSULPIEN",
    "location": {
      "column": "10",
      "line": "9403",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSULPIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741683@macro@RCC_AHB2ENR_DCMIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_DCMIEN",
    "location": {
      "column": "10",
      "line": "9406",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_DCMIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741752@macro@RCC_AHB2ENR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_CRYPEN",
    "location": {
      "column": "10",
      "line": "9407",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741821@macro@RCC_AHB2ENR_HASHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_HASHEN",
    "location": {
      "column": "10",
      "line": "9408",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_HASHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741890@macro@RCC_AHB2ENR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_RNGEN",
    "location": {
      "column": "10",
      "line": "9409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741959@macro@RCC_AHB2ENR_OTGFSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN",
    "location": {
      "column": "10",
      "line": "9410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742195@macro@RCC_AHB3ENR_FSMCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3ENR_FSMCEN",
    "location": {
      "column": "10",
      "line": "9415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB3ENR_FSMCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742930@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "10",
      "line": "9427",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742999@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "10",
      "line": "9428",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743068@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "10",
      "line": "9429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743137@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "10",
      "line": "9430",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743206@macro@RCC_APB1ENR_TIM6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN",
    "location": {
      "column": "10",
      "line": "9431",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743275@macro@RCC_APB1ENR_TIM7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN",
    "location": {
      "column": "10",
      "line": "9432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743344@macro@RCC_APB1ENR_TIM12EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN",
    "location": {
      "column": "10",
      "line": "9433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM12EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743413@macro@RCC_APB1ENR_TIM13EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN",
    "location": {
      "column": "10",
      "line": "9434",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM13EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743482@macro@RCC_APB1ENR_TIM14EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN",
    "location": {
      "column": "10",
      "line": "9435",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM14EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743719@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "10",
      "line": "9439",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743788@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "10",
      "line": "9440",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743857@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "10",
      "line": "9441",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744047@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "10",
      "line": "9445",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744116@macro@RCC_APB1ENR_USART3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN",
    "location": {
      "column": "10",
      "line": "9446",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744185@macro@RCC_APB1ENR_UART4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN",
    "location": {
      "column": "10",
      "line": "9447",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744254@macro@RCC_APB1ENR_UART5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN",
    "location": {
      "column": "10",
      "line": "9448",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744323@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "10",
      "line": "9449",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744392@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "10",
      "line": "9450",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744461@macro@RCC_APB1ENR_I2C3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN",
    "location": {
      "column": "10",
      "line": "9451",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744776@macro@RCC_APB1ENR_CAN1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN1EN",
    "location": {
      "column": "10",
      "line": "9455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744845@macro@RCC_APB1ENR_CAN2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN2EN",
    "location": {
      "column": "10",
      "line": "9456",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745035@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "10",
      "line": "9460",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745104@macro@RCC_APB1ENR_DACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN",
    "location": {
      "column": "10",
      "line": "9461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_DACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745173@macro@RCC_APB1ENR_UART7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART7EN",
    "location": {
      "column": "10",
      "line": "9462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745242@macro@RCC_APB1ENR_UART8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART8EN",
    "location": {
      "column": "10",
      "line": "9463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745395@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "10",
      "line": "9466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745464@macro@RCC_APB2ENR_TIM8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM8EN",
    "location": {
      "column": "10",
      "line": "9467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745533@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "10",
      "line": "9468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745602@macro@RCC_APB2ENR_USART6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN",
    "location": {
      "column": "10",
      "line": "9469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745671@macro@RCC_APB2ENR_UART9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART9EN",
    "location": {
      "column": "10",
      "line": "9470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745740@macro@RCC_APB2ENR_UART10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART10EN",
    "location": {
      "column": "10",
      "line": "9471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745809@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "10",
      "line": "9472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745878@macro@RCC_APB2ENR_ADC2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC2EN",
    "location": {
      "column": "10",
      "line": "9473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745947@macro@RCC_APB2ENR_ADC3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC3EN",
    "location": {
      "column": "10",
      "line": "9474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746016@macro@RCC_APB2ENR_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN",
    "location": {
      "column": "10",
      "line": "9475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746085@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "10",
      "line": "9476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746154@macro@RCC_APB2ENR_SPI4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN",
    "location": {
      "column": "10",
      "line": "9477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746223@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "10",
      "line": "9478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746292@macro@RCC_APB2ENR_EXTIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_EXTIEN",
    "location": {
      "column": "10",
      "line": "9479",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_EXTIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746361@macro@RCC_APB2ENR_TIM9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN",
    "location": {
      "column": "10",
      "line": "9480",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746430@macro@RCC_APB2ENR_TIM10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN",
    "location": {
      "column": "10",
      "line": "9481",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746499@macro@RCC_APB2ENR_TIM11EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN",
    "location": {
      "column": "10",
      "line": "9482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM11EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746568@macro@RCC_APB2ENR_SPI5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN",
    "location": {
      "column": "10",
      "line": "9483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746637@macro@RCC_APB2ENR_SPI6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI6EN",
    "location": {
      "column": "10",
      "line": "9484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746706@macro@RCC_APB2ENR_SAI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SAI1EN",
    "location": {
      "column": "10",
      "line": "9485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SAI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746896@macro@RCC_APB2ENR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_LTDCEN",
    "location": {
      "column": "10",
      "line": "9489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747473@macro@RCC_AHB1LPENR_GPIOALPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN",
    "location": {
      "column": "10",
      "line": "9500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747542@macro@RCC_AHB1LPENR_GPIOBLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN",
    "location": {
      "column": "10",
      "line": "9501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747611@macro@RCC_AHB1LPENR_GPIOCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN",
    "location": {
      "column": "10",
      "line": "9502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747680@macro@RCC_AHB1LPENR_GPIODLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN",
    "location": {
      "column": "10",
      "line": "9503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747749@macro@RCC_AHB1LPENR_GPIOELPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN",
    "location": {
      "column": "10",
      "line": "9504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747818@macro@RCC_AHB1LPENR_GPIOFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOFLPEN",
    "location": {
      "column": "10",
      "line": "9505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747887@macro@RCC_AHB1LPENR_GPIOGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOGLPEN",
    "location": {
      "column": "10",
      "line": "9506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747956@macro@RCC_AHB1LPENR_GPIOHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN",
    "location": {
      "column": "10",
      "line": "9507",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748025@macro@RCC_AHB1LPENR_GPIOILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOILPEN",
    "location": {
      "column": "10",
      "line": "9508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748094@macro@RCC_AHB1LPENR_GPIOJLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOJLPEN",
    "location": {
      "column": "10",
      "line": "9509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOJLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748163@macro@RCC_AHB1LPENR_GPIOKLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOKLPEN",
    "location": {
      "column": "10",
      "line": "9510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOKLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748232@macro@RCC_AHB1LPENR_CRCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN",
    "location": {
      "column": "10",
      "line": "9511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748301@macro@RCC_AHB1LPENR_FLITFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN",
    "location": {
      "column": "10",
      "line": "9512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748370@macro@RCC_AHB1LPENR_SRAM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN",
    "location": {
      "column": "10",
      "line": "9513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748439@macro@RCC_AHB1LPENR_SRAM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM2LPEN",
    "location": {
      "column": "10",
      "line": "9514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748508@macro@RCC_AHB1LPENR_BKPSRAMLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "location": {
      "column": "10",
      "line": "9515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748577@macro@RCC_AHB1LPENR_SRAM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM3LPEN",
    "location": {
      "column": "10",
      "line": "9516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748646@macro@RCC_AHB1LPENR_DMA1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN",
    "location": {
      "column": "10",
      "line": "9517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748715@macro@RCC_AHB1LPENR_DMA2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN",
    "location": {
      "column": "10",
      "line": "9518",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748784@macro@RCC_AHB1LPENR_DMA2DLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2DLPEN",
    "location": {
      "column": "10",
      "line": "9519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2DLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748853@macro@RCC_AHB1LPENR_ETHMACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACLPEN",
    "location": {
      "column": "10",
      "line": "9520",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748922@macro@RCC_AHB1LPENR_ETHMACTXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "location": {
      "column": "10",
      "line": "9521",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748991@macro@RCC_AHB1LPENR_ETHMACRXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "location": {
      "column": "10",
      "line": "9522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749060@macro@RCC_AHB1LPENR_ETHMACPTPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "location": {
      "column": "10",
      "line": "9523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749129@macro@RCC_AHB1LPENR_OTGHSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSLPEN",
    "location": {
      "column": "10",
      "line": "9524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749198@macro@RCC_AHB1LPENR_OTGHSULPILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "location": {
      "column": "10",
      "line": "9525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749351@macro@RCC_AHB2LPENR_DCMILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_DCMILPEN",
    "location": {
      "column": "10",
      "line": "9528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_DCMILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749420@macro@RCC_AHB2LPENR_CRYPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_CRYPLPEN",
    "location": {
      "column": "10",
      "line": "9529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_CRYPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749489@macro@RCC_AHB2LPENR_HASHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_HASHLPEN",
    "location": {
      "column": "10",
      "line": "9530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_HASHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749558@macro@RCC_AHB2LPENR_RNGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_RNGLPEN",
    "location": {
      "column": "10",
      "line": "9531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_RNGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749627@macro@RCC_AHB2LPENR_OTGFSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN",
    "location": {
      "column": "10",
      "line": "9532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749861@macro@RCC_AHB3LPENR_FSMCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3LPENR_FSMCLPEN",
    "location": {
      "column": "10",
      "line": "9536",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_AHB3LPENR_FSMCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750595@macro@RCC_APB1LPENR_TIM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN",
    "location": {
      "column": "10",
      "line": "9547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750664@macro@RCC_APB1LPENR_TIM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN",
    "location": {
      "column": "10",
      "line": "9548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750733@macro@RCC_APB1LPENR_TIM4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN",
    "location": {
      "column": "10",
      "line": "9549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750802@macro@RCC_APB1LPENR_TIM5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN",
    "location": {
      "column": "10",
      "line": "9550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750871@macro@RCC_APB1LPENR_TIM6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM6LPEN",
    "location": {
      "column": "10",
      "line": "9551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750940@macro@RCC_APB1LPENR_TIM7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM7LPEN",
    "location": {
      "column": "10",
      "line": "9552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751009@macro@RCC_APB1LPENR_TIM12LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM12LPEN",
    "location": {
      "column": "10",
      "line": "9553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM12LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751078@macro@RCC_APB1LPENR_TIM13LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM13LPEN",
    "location": {
      "column": "10",
      "line": "9554",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM13LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751147@macro@RCC_APB1LPENR_TIM14LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM14LPEN",
    "location": {
      "column": "10",
      "line": "9555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM14LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751384@macro@RCC_APB1LPENR_WWDGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN",
    "location": {
      "column": "10",
      "line": "9559",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751453@macro@RCC_APB1LPENR_SPI2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN",
    "location": {
      "column": "10",
      "line": "9560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751522@macro@RCC_APB1LPENR_SPI3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN",
    "location": {
      "column": "10",
      "line": "9561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751712@macro@RCC_APB1LPENR_USART2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN",
    "location": {
      "column": "10",
      "line": "9565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751781@macro@RCC_APB1LPENR_USART3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART3LPEN",
    "location": {
      "column": "10",
      "line": "9566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751850@macro@RCC_APB1LPENR_UART4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART4LPEN",
    "location": {
      "column": "10",
      "line": "9567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751919@macro@RCC_APB1LPENR_UART5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART5LPEN",
    "location": {
      "column": "10",
      "line": "9568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751988@macro@RCC_APB1LPENR_I2C1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN",
    "location": {
      "column": "10",
      "line": "9569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752057@macro@RCC_APB1LPENR_I2C2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN",
    "location": {
      "column": "10",
      "line": "9570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752126@macro@RCC_APB1LPENR_I2C3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN",
    "location": {
      "column": "10",
      "line": "9571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752441@macro@RCC_APB1LPENR_CAN1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN1LPEN",
    "location": {
      "column": "10",
      "line": "9575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752510@macro@RCC_APB1LPENR_CAN2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN2LPEN",
    "location": {
      "column": "10",
      "line": "9576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752700@macro@RCC_APB1LPENR_PWRLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN",
    "location": {
      "column": "10",
      "line": "9580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752769@macro@RCC_APB1LPENR_DACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_DACLPEN",
    "location": {
      "column": "10",
      "line": "9581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_DACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752838@macro@RCC_APB1LPENR_UART7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART7LPEN",
    "location": {
      "column": "10",
      "line": "9582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752907@macro@RCC_APB1LPENR_UART8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART8LPEN",
    "location": {
      "column": "10",
      "line": "9583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753060@macro@RCC_APB2LPENR_TIM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN",
    "location": {
      "column": "10",
      "line": "9586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753129@macro@RCC_APB2LPENR_TIM8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM8LPEN",
    "location": {
      "column": "10",
      "line": "9587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753198@macro@RCC_APB2LPENR_USART1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN",
    "location": {
      "column": "10",
      "line": "9588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753267@macro@RCC_APB2LPENR_USART6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN",
    "location": {
      "column": "10",
      "line": "9589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753336@macro@RCC_APB2LPENR_UART9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART9LPEN",
    "location": {
      "column": "10",
      "line": "9590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753405@macro@RCC_APB2LPENR_UART10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART10LPEN",
    "location": {
      "column": "10",
      "line": "9591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753474@macro@RCC_APB2LPENR_ADC1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN",
    "location": {
      "column": "10",
      "line": "9592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753543@macro@RCC_APB2LPENR_ADC2PEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC2PEN",
    "location": {
      "column": "10",
      "line": "9593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC2PEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753612@macro@RCC_APB2LPENR_ADC3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC3LPEN",
    "location": {
      "column": "10",
      "line": "9594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753681@macro@RCC_APB2LPENR_SDIOLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN",
    "location": {
      "column": "10",
      "line": "9595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753750@macro@RCC_APB2LPENR_SPI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN",
    "location": {
      "column": "10",
      "line": "9596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753819@macro@RCC_APB2LPENR_SPI4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN",
    "location": {
      "column": "10",
      "line": "9597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753888@macro@RCC_APB2LPENR_SYSCFGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN",
    "location": {
      "column": "10",
      "line": "9598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753957@macro@RCC_APB2LPENR_TIM9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN",
    "location": {
      "column": "10",
      "line": "9599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754026@macro@RCC_APB2LPENR_TIM10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN",
    "location": {
      "column": "10",
      "line": "9600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754095@macro@RCC_APB2LPENR_TIM11LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN",
    "location": {
      "column": "10",
      "line": "9601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754164@macro@RCC_APB2LPENR_SPI5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN",
    "location": {
      "column": "10",
      "line": "9602",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754233@macro@RCC_APB2LPENR_SPI6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI6LPEN",
    "location": {
      "column": "10",
      "line": "9603",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754302@macro@RCC_APB2LPENR_SAI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SAI1LPEN",
    "location": {
      "column": "10",
      "line": "9604",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SAI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754492@macro@RCC_APB2LPENR_LTDCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_LTDCLPEN",
    "location": {
      "column": "10",
      "line": "9608",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_LTDCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755071@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "10",
      "line": "9620",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755140@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "10",
      "line": "9621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755209@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "10",
      "line": "9622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755278@macro@RCC_BDCR_LSEMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD",
    "location": {
      "column": "10",
      "line": "9623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755349@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "10",
      "line": "9625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755417@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "10",
      "line": "9626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755485@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "10",
      "line": "9627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755555@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "10",
      "line": "9629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755624@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "10",
      "line": "9630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755777@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "10",
      "line": "9633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755846@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "10",
      "line": "9634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755915@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "10",
      "line": "9635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755984@macro@RCC_CSR_BORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF",
    "location": {
      "column": "10",
      "line": "9636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_BORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756053@macro@RCC_CSR_PADRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PADRSTF",
    "location": {
      "column": "10",
      "line": "9637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PADRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756122@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "10",
      "line": "9638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756191@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "10",
      "line": "9639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756260@macro@RCC_CSR_WDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WDGRSTF",
    "location": {
      "column": "10",
      "line": "9640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756329@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "10",
      "line": "9641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756398@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "10",
      "line": "9642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756551@macro@RCC_SSCGR_MODPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER",
    "location": {
      "column": "10",
      "line": "9645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_MODPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756620@macro@RCC_SSCGR_INCSTEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP",
    "location": {
      "column": "10",
      "line": "9646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_INCSTEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756689@macro@RCC_SSCGR_SPREADSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL",
    "location": {
      "column": "10",
      "line": "9647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SPREADSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756758@macro@RCC_SSCGR_SSCGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN",
    "location": {
      "column": "10",
      "line": "9648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SSCGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756911@macro@RCC_PLLI2SCFGR_PLLI2SM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM",
    "location": {
      "column": "10",
      "line": "9651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756980@macro@RCC_PLLI2SCFGR_PLLI2SM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "location": {
      "column": "10",
      "line": "9652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757049@macro@RCC_PLLI2SCFGR_PLLI2SM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "location": {
      "column": "10",
      "line": "9653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757118@macro@RCC_PLLI2SCFGR_PLLI2SM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "location": {
      "column": "10",
      "line": "9654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757187@macro@RCC_PLLI2SCFGR_PLLI2SM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "location": {
      "column": "10",
      "line": "9655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757256@macro@RCC_PLLI2SCFGR_PLLI2SM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "location": {
      "column": "10",
      "line": "9656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757325@macro@RCC_PLLI2SCFGR_PLLI2SM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "location": {
      "column": "10",
      "line": "9657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757396@macro@RCC_PLLI2SCFGR_PLLI2SN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN",
    "location": {
      "column": "10",
      "line": "9659",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757465@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "location": {
      "column": "10",
      "line": "9660",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757534@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "location": {
      "column": "10",
      "line": "9661",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757603@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "location": {
      "column": "10",
      "line": "9662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757672@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "location": {
      "column": "10",
      "line": "9663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757741@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "location": {
      "column": "10",
      "line": "9664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757810@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "location": {
      "column": "10",
      "line": "9665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757879@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "location": {
      "column": "10",
      "line": "9666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757948@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "location": {
      "column": "10",
      "line": "9667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758017@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "location": {
      "column": "10",
      "line": "9668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758519@macro@RCC_PLLI2SCFGR_PLLI2SQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ",
    "location": {
      "column": "10",
      "line": "9680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758588@macro@RCC_PLLI2SCFGR_PLLI2SQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "location": {
      "column": "10",
      "line": "9681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758657@macro@RCC_PLLI2SCFGR_PLLI2SQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "location": {
      "column": "10",
      "line": "9682",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758726@macro@RCC_PLLI2SCFGR_PLLI2SQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "location": {
      "column": "10",
      "line": "9683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758795@macro@RCC_PLLI2SCFGR_PLLI2SQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "location": {
      "column": "10",
      "line": "9684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758866@macro@RCC_PLLI2SCFGR_PLLI2SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR",
    "location": {
      "column": "10",
      "line": "9686",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758935@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "location": {
      "column": "10",
      "line": "9687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759004@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "location": {
      "column": "10",
      "line": "9688",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759073@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "location": {
      "column": "10",
      "line": "9689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759763@macro@RCC_PLLSAICFGR_PLLSAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN",
    "location": {
      "column": "10",
      "line": "9702",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759832@macro@RCC_PLLSAICFGR_PLLSAIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_0",
    "location": {
      "column": "10",
      "line": "9703",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759901@macro@RCC_PLLSAICFGR_PLLSAIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_1",
    "location": {
      "column": "10",
      "line": "9704",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759970@macro@RCC_PLLSAICFGR_PLLSAIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_2",
    "location": {
      "column": "10",
      "line": "9705",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760039@macro@RCC_PLLSAICFGR_PLLSAIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_3",
    "location": {
      "column": "10",
      "line": "9706",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760108@macro@RCC_PLLSAICFGR_PLLSAIN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_4",
    "location": {
      "column": "10",
      "line": "9707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760177@macro@RCC_PLLSAICFGR_PLLSAIN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_5",
    "location": {
      "column": "10",
      "line": "9708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760246@macro@RCC_PLLSAICFGR_PLLSAIN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_6",
    "location": {
      "column": "10",
      "line": "9709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760315@macro@RCC_PLLSAICFGR_PLLSAIN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_7",
    "location": {
      "column": "10",
      "line": "9710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760384@macro@RCC_PLLSAICFGR_PLLSAIN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_8",
    "location": {
      "column": "10",
      "line": "9711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760763@macro@RCC_PLLSAICFGR_PLLSAIQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ",
    "location": {
      "column": "10",
      "line": "9719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760832@macro@RCC_PLLSAICFGR_PLLSAIQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "location": {
      "column": "10",
      "line": "9720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760901@macro@RCC_PLLSAICFGR_PLLSAIQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "location": {
      "column": "10",
      "line": "9721",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760970@macro@RCC_PLLSAICFGR_PLLSAIQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "location": {
      "column": "10",
      "line": "9722",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761039@macro@RCC_PLLSAICFGR_PLLSAIQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "location": {
      "column": "10",
      "line": "9723",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761110@macro@RCC_PLLSAICFGR_PLLSAIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR",
    "location": {
      "column": "10",
      "line": "9725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761179@macro@RCC_PLLSAICFGR_PLLSAIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_0",
    "location": {
      "column": "10",
      "line": "9726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761248@macro@RCC_PLLSAICFGR_PLLSAIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_1",
    "location": {
      "column": "10",
      "line": "9727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761317@macro@RCC_PLLSAICFGR_PLLSAIR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_2",
    "location": {
      "column": "10",
      "line": "9728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761470@macro@RCC_DCKCFGR_PLLI2SDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLI2SDIVQ",
    "location": {
      "column": "10",
      "line": "9731",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLI2SDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761539@macro@RCC_DCKCFGR_PLLSAIDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVQ",
    "location": {
      "column": "10",
      "line": "9732",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761608@macro@RCC_DCKCFGR_PLLSAIDIVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVR",
    "location": {
      "column": "10",
      "line": "9733",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762879@macro@RCC_DCKCFGR_SAI1ASRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC",
    "location": {
      "column": "10",
      "line": "9757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762948@macro@RCC_DCKCFGR_SAI1ASRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_0",
    "location": {
      "column": "10",
      "line": "9758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763017@macro@RCC_DCKCFGR_SAI1ASRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_1",
    "location": {
      "column": "10",
      "line": "9759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763347@macro@RCC_DCKCFGR_SAI1BSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC",
    "location": {
      "column": "10",
      "line": "9766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763416@macro@RCC_DCKCFGR_SAI1BSRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_0",
    "location": {
      "column": "10",
      "line": "9767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763485@macro@RCC_DCKCFGR_SAI1BSRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_1",
    "location": {
      "column": "10",
      "line": "9768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763815@macro@RCC_DCKCFGR_TIMPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE",
    "location": {
      "column": "10",
      "line": "9775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767630@macro@RNG_CR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_RNGEN",
    "location": {
      "column": "9",
      "line": "9840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_CR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767699@macro@RNG_CR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_IE",
    "location": {
      "column": "9",
      "line": "9841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_CR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767852@macro@RNG_SR_DRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_DRDY",
    "location": {
      "column": "9",
      "line": "9844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_SR_DRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767921@macro@RNG_SR_CECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CECS",
    "location": {
      "column": "9",
      "line": "9845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_SR_CECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767990@macro@RNG_SR_SECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SECS",
    "location": {
      "column": "9",
      "line": "9846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_SR_SECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768059@macro@RNG_SR_CEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CEIS",
    "location": {
      "column": "9",
      "line": "9847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_SR_CEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768128@macro@RNG_SR_SEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SEIS",
    "location": {
      "column": "9",
      "line": "9848",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RNG_SR_SEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768691@macro@RTC_TR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM",
    "location": {
      "column": "9",
      "line": "9856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768760@macro@RTC_TR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT",
    "location": {
      "column": "9",
      "line": "9857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768829@macro@RTC_TR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_0",
    "location": {
      "column": "9",
      "line": "9858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768898@macro@RTC_TR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_1",
    "location": {
      "column": "9",
      "line": "9859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768967@macro@RTC_TR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU",
    "location": {
      "column": "9",
      "line": "9860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769036@macro@RTC_TR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_0",
    "location": {
      "column": "9",
      "line": "9861",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769105@macro@RTC_TR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_1",
    "location": {
      "column": "9",
      "line": "9862",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769174@macro@RTC_TR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_2",
    "location": {
      "column": "9",
      "line": "9863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769243@macro@RTC_TR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_3",
    "location": {
      "column": "9",
      "line": "9864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769312@macro@RTC_TR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT",
    "location": {
      "column": "9",
      "line": "9865",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769381@macro@RTC_TR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_0",
    "location": {
      "column": "9",
      "line": "9866",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769450@macro@RTC_TR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_1",
    "location": {
      "column": "9",
      "line": "9867",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769519@macro@RTC_TR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_2",
    "location": {
      "column": "9",
      "line": "9868",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769588@macro@RTC_TR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU",
    "location": {
      "column": "9",
      "line": "9869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769657@macro@RTC_TR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_0",
    "location": {
      "column": "9",
      "line": "9870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769726@macro@RTC_TR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_1",
    "location": {
      "column": "9",
      "line": "9871",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769795@macro@RTC_TR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_2",
    "location": {
      "column": "9",
      "line": "9872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769864@macro@RTC_TR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_3",
    "location": {
      "column": "9",
      "line": "9873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769933@macro@RTC_TR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST",
    "location": {
      "column": "9",
      "line": "9874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770002@macro@RTC_TR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_0",
    "location": {
      "column": "9",
      "line": "9875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770071@macro@RTC_TR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_1",
    "location": {
      "column": "9",
      "line": "9876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770140@macro@RTC_TR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_2",
    "location": {
      "column": "9",
      "line": "9877",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770209@macro@RTC_TR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU",
    "location": {
      "column": "9",
      "line": "9878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770278@macro@RTC_TR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_0",
    "location": {
      "column": "9",
      "line": "9879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770347@macro@RTC_TR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_1",
    "location": {
      "column": "9",
      "line": "9880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770416@macro@RTC_TR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_2",
    "location": {
      "column": "9",
      "line": "9881",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770485@macro@RTC_TR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_3",
    "location": {
      "column": "9",
      "line": "9882",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770638@macro@RTC_DR_YT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT",
    "location": {
      "column": "9",
      "line": "9885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770707@macro@RTC_DR_YT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_0",
    "location": {
      "column": "9",
      "line": "9886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770776@macro@RTC_DR_YT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_1",
    "location": {
      "column": "9",
      "line": "9887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770845@macro@RTC_DR_YT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_2",
    "location": {
      "column": "9",
      "line": "9888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770914@macro@RTC_DR_YT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_3",
    "location": {
      "column": "9",
      "line": "9889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770983@macro@RTC_DR_YU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU",
    "location": {
      "column": "9",
      "line": "9890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771052@macro@RTC_DR_YU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_0",
    "location": {
      "column": "9",
      "line": "9891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771121@macro@RTC_DR_YU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_1",
    "location": {
      "column": "9",
      "line": "9892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771190@macro@RTC_DR_YU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_2",
    "location": {
      "column": "9",
      "line": "9893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771259@macro@RTC_DR_YU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_3",
    "location": {
      "column": "9",
      "line": "9894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771328@macro@RTC_DR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU",
    "location": {
      "column": "9",
      "line": "9895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771397@macro@RTC_DR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_0",
    "location": {
      "column": "9",
      "line": "9896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771466@macro@RTC_DR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_1",
    "location": {
      "column": "9",
      "line": "9897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771535@macro@RTC_DR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_2",
    "location": {
      "column": "9",
      "line": "9898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771604@macro@RTC_DR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT",
    "location": {
      "column": "9",
      "line": "9899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771673@macro@RTC_DR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU",
    "location": {
      "column": "9",
      "line": "9900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771742@macro@RTC_DR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_0",
    "location": {
      "column": "9",
      "line": "9901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771811@macro@RTC_DR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_1",
    "location": {
      "column": "9",
      "line": "9902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771880@macro@RTC_DR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_2",
    "location": {
      "column": "9",
      "line": "9903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771949@macro@RTC_DR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_3",
    "location": {
      "column": "9",
      "line": "9904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772018@macro@RTC_DR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT",
    "location": {
      "column": "9",
      "line": "9905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772087@macro@RTC_DR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_0",
    "location": {
      "column": "9",
      "line": "9906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772156@macro@RTC_DR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_1",
    "location": {
      "column": "9",
      "line": "9907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772225@macro@RTC_DR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU",
    "location": {
      "column": "9",
      "line": "9908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772294@macro@RTC_DR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_0",
    "location": {
      "column": "9",
      "line": "9909",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772363@macro@RTC_DR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_1",
    "location": {
      "column": "9",
      "line": "9910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772432@macro@RTC_DR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_2",
    "location": {
      "column": "9",
      "line": "9911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772501@macro@RTC_DR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_3",
    "location": {
      "column": "9",
      "line": "9912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772654@macro@RTC_CR_COE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE",
    "location": {
      "column": "9",
      "line": "9915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_COE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772723@macro@RTC_CR_OSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL",
    "location": {
      "column": "9",
      "line": "9916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772792@macro@RTC_CR_OSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_0",
    "location": {
      "column": "9",
      "line": "9917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772861@macro@RTC_CR_OSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_1",
    "location": {
      "column": "9",
      "line": "9918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772930@macro@RTC_CR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL",
    "location": {
      "column": "9",
      "line": "9919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772999@macro@RTC_CR_COSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL",
    "location": {
      "column": "9",
      "line": "9920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_COSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773068@macro@RTC_CR_BCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BCK",
    "location": {
      "column": "9",
      "line": "9921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_BCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773137@macro@RTC_CR_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H",
    "location": {
      "column": "9",
      "line": "9922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773206@macro@RTC_CR_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H",
    "location": {
      "column": "9",
      "line": "9923",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773275@macro@RTC_CR_TSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE",
    "location": {
      "column": "9",
      "line": "9924",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773344@macro@RTC_CR_WUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE",
    "location": {
      "column": "9",
      "line": "9925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773413@macro@RTC_CR_ALRBIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE",
    "location": {
      "column": "9",
      "line": "9926",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773482@macro@RTC_CR_ALRAIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE",
    "location": {
      "column": "9",
      "line": "9927",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773551@macro@RTC_CR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE",
    "location": {
      "column": "9",
      "line": "9928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773620@macro@RTC_CR_WUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE",
    "location": {
      "column": "9",
      "line": "9929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773689@macro@RTC_CR_ALRBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE",
    "location": {
      "column": "9",
      "line": "9930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773758@macro@RTC_CR_ALRAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE",
    "location": {
      "column": "9",
      "line": "9931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773827@macro@RTC_CR_DCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE",
    "location": {
      "column": "9",
      "line": "9932",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_DCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773896@macro@RTC_CR_FMT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT",
    "location": {
      "column": "9",
      "line": "9933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_FMT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773965@macro@RTC_CR_BYPSHAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD",
    "location": {
      "column": "9",
      "line": "9934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_BYPSHAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774034@macro@RTC_CR_REFCKON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON",
    "location": {
      "column": "9",
      "line": "9935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_REFCKON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774103@macro@RTC_CR_TSEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE",
    "location": {
      "column": "9",
      "line": "9936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774172@macro@RTC_CR_WUCKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL",
    "location": {
      "column": "9",
      "line": "9937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774241@macro@RTC_CR_WUCKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_0",
    "location": {
      "column": "9",
      "line": "9938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774310@macro@RTC_CR_WUCKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_1",
    "location": {
      "column": "9",
      "line": "9939",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774379@macro@RTC_CR_WUCKSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_2",
    "location": {
      "column": "9",
      "line": "9940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774532@macro@RTC_ISR_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF",
    "location": {
      "column": "9",
      "line": "9943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774601@macro@RTC_ISR_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F",
    "location": {
      "column": "9",
      "line": "9944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774670@macro@RTC_ISR_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F",
    "location": {
      "column": "9",
      "line": "9945",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774739@macro@RTC_ISR_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF",
    "location": {
      "column": "9",
      "line": "9946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774808@macro@RTC_ISR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF",
    "location": {
      "column": "9",
      "line": "9947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774877@macro@RTC_ISR_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF",
    "location": {
      "column": "9",
      "line": "9948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774946@macro@RTC_ISR_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF",
    "location": {
      "column": "9",
      "line": "9949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775015@macro@RTC_ISR_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF",
    "location": {
      "column": "9",
      "line": "9950",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775084@macro@RTC_ISR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT",
    "location": {
      "column": "9",
      "line": "9951",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775153@macro@RTC_ISR_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF",
    "location": {
      "column": "9",
      "line": "9952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775222@macro@RTC_ISR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF",
    "location": {
      "column": "9",
      "line": "9953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775291@macro@RTC_ISR_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS",
    "location": {
      "column": "9",
      "line": "9954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775360@macro@RTC_ISR_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF",
    "location": {
      "column": "9",
      "line": "9955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775429@macro@RTC_ISR_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF",
    "location": {
      "column": "9",
      "line": "9956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775498@macro@RTC_ISR_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF",
    "location": {
      "column": "9",
      "line": "9957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775567@macro@RTC_ISR_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF",
    "location": {
      "column": "9",
      "line": "9958",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775720@macro@RTC_PRER_PREDIV_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A",
    "location": {
      "column": "9",
      "line": "9961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775789@macro@RTC_PRER_PREDIV_S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S",
    "location": {
      "column": "9",
      "line": "9962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775942@macro@RTC_WUTR_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT",
    "location": {
      "column": "9",
      "line": "9965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_WUTR_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776095@macro@RTC_CALIBR_DCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS",
    "location": {
      "column": "9",
      "line": "9968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776164@macro@RTC_CALIBR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC",
    "location": {
      "column": "9",
      "line": "9969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776317@macro@RTC_ALRMAR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4",
    "location": {
      "column": "9",
      "line": "9972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776386@macro@RTC_ALRMAR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL",
    "location": {
      "column": "9",
      "line": "9973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776455@macro@RTC_ALRMAR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT",
    "location": {
      "column": "9",
      "line": "9974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776524@macro@RTC_ALRMAR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_0",
    "location": {
      "column": "9",
      "line": "9975",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776593@macro@RTC_ALRMAR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_1",
    "location": {
      "column": "9",
      "line": "9976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776662@macro@RTC_ALRMAR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU",
    "location": {
      "column": "9",
      "line": "9977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776731@macro@RTC_ALRMAR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_0",
    "location": {
      "column": "9",
      "line": "9978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776800@macro@RTC_ALRMAR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_1",
    "location": {
      "column": "9",
      "line": "9979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776869@macro@RTC_ALRMAR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_2",
    "location": {
      "column": "9",
      "line": "9980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776938@macro@RTC_ALRMAR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_3",
    "location": {
      "column": "9",
      "line": "9981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777007@macro@RTC_ALRMAR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3",
    "location": {
      "column": "9",
      "line": "9982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777076@macro@RTC_ALRMAR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM",
    "location": {
      "column": "9",
      "line": "9983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777145@macro@RTC_ALRMAR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT",
    "location": {
      "column": "9",
      "line": "9984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777214@macro@RTC_ALRMAR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_0",
    "location": {
      "column": "9",
      "line": "9985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777283@macro@RTC_ALRMAR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_1",
    "location": {
      "column": "9",
      "line": "9986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777352@macro@RTC_ALRMAR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU",
    "location": {
      "column": "9",
      "line": "9987",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777421@macro@RTC_ALRMAR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_0",
    "location": {
      "column": "9",
      "line": "9988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777490@macro@RTC_ALRMAR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_1",
    "location": {
      "column": "9",
      "line": "9989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777559@macro@RTC_ALRMAR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_2",
    "location": {
      "column": "9",
      "line": "9990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777628@macro@RTC_ALRMAR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_3",
    "location": {
      "column": "9",
      "line": "9991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777697@macro@RTC_ALRMAR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2",
    "location": {
      "column": "9",
      "line": "9992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777766@macro@RTC_ALRMAR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT",
    "location": {
      "column": "9",
      "line": "9993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777835@macro@RTC_ALRMAR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_0",
    "location": {
      "column": "9",
      "line": "9994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777904@macro@RTC_ALRMAR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_1",
    "location": {
      "column": "9",
      "line": "9995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777973@macro@RTC_ALRMAR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_2",
    "location": {
      "column": "9",
      "line": "9996",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778042@macro@RTC_ALRMAR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU",
    "location": {
      "column": "9",
      "line": "9997",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778111@macro@RTC_ALRMAR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_0",
    "location": {
      "column": "9",
      "line": "9998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778180@macro@RTC_ALRMAR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_1",
    "location": {
      "column": "9",
      "line": "9999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778249@macro@RTC_ALRMAR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_2",
    "location": {
      "column": "9",
      "line": "10000",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778318@macro@RTC_ALRMAR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_3",
    "location": {
      "column": "9",
      "line": "10001",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778387@macro@RTC_ALRMAR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1",
    "location": {
      "column": "9",
      "line": "10002",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778456@macro@RTC_ALRMAR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST",
    "location": {
      "column": "9",
      "line": "10003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778525@macro@RTC_ALRMAR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_0",
    "location": {
      "column": "9",
      "line": "10004",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778594@macro@RTC_ALRMAR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_1",
    "location": {
      "column": "9",
      "line": "10005",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778663@macro@RTC_ALRMAR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_2",
    "location": {
      "column": "9",
      "line": "10006",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778732@macro@RTC_ALRMAR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU",
    "location": {
      "column": "9",
      "line": "10007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778801@macro@RTC_ALRMAR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_0",
    "location": {
      "column": "9",
      "line": "10008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778870@macro@RTC_ALRMAR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_1",
    "location": {
      "column": "9",
      "line": "10009",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778939@macro@RTC_ALRMAR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_2",
    "location": {
      "column": "9",
      "line": "10010",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779008@macro@RTC_ALRMAR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_3",
    "location": {
      "column": "9",
      "line": "10011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779161@macro@RTC_ALRMBR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4",
    "location": {
      "column": "9",
      "line": "10014",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779230@macro@RTC_ALRMBR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL",
    "location": {
      "column": "9",
      "line": "10015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779299@macro@RTC_ALRMBR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT",
    "location": {
      "column": "9",
      "line": "10016",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779368@macro@RTC_ALRMBR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_0",
    "location": {
      "column": "9",
      "line": "10017",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779437@macro@RTC_ALRMBR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_1",
    "location": {
      "column": "9",
      "line": "10018",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779506@macro@RTC_ALRMBR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU",
    "location": {
      "column": "9",
      "line": "10019",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779575@macro@RTC_ALRMBR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_0",
    "location": {
      "column": "9",
      "line": "10020",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779644@macro@RTC_ALRMBR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_1",
    "location": {
      "column": "9",
      "line": "10021",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779713@macro@RTC_ALRMBR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_2",
    "location": {
      "column": "9",
      "line": "10022",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779782@macro@RTC_ALRMBR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_3",
    "location": {
      "column": "9",
      "line": "10023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779851@macro@RTC_ALRMBR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3",
    "location": {
      "column": "9",
      "line": "10024",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779920@macro@RTC_ALRMBR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM",
    "location": {
      "column": "9",
      "line": "10025",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779989@macro@RTC_ALRMBR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT",
    "location": {
      "column": "9",
      "line": "10026",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780058@macro@RTC_ALRMBR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_0",
    "location": {
      "column": "9",
      "line": "10027",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780127@macro@RTC_ALRMBR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_1",
    "location": {
      "column": "9",
      "line": "10028",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780196@macro@RTC_ALRMBR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU",
    "location": {
      "column": "9",
      "line": "10029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780265@macro@RTC_ALRMBR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_0",
    "location": {
      "column": "9",
      "line": "10030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780334@macro@RTC_ALRMBR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_1",
    "location": {
      "column": "9",
      "line": "10031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780403@macro@RTC_ALRMBR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_2",
    "location": {
      "column": "9",
      "line": "10032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780472@macro@RTC_ALRMBR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_3",
    "location": {
      "column": "9",
      "line": "10033",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780541@macro@RTC_ALRMBR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2",
    "location": {
      "column": "9",
      "line": "10034",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780610@macro@RTC_ALRMBR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT",
    "location": {
      "column": "9",
      "line": "10035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780679@macro@RTC_ALRMBR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_0",
    "location": {
      "column": "9",
      "line": "10036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780748@macro@RTC_ALRMBR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_1",
    "location": {
      "column": "9",
      "line": "10037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780817@macro@RTC_ALRMBR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_2",
    "location": {
      "column": "9",
      "line": "10038",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780886@macro@RTC_ALRMBR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU",
    "location": {
      "column": "9",
      "line": "10039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780955@macro@RTC_ALRMBR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_0",
    "location": {
      "column": "9",
      "line": "10040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781024@macro@RTC_ALRMBR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_1",
    "location": {
      "column": "9",
      "line": "10041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781093@macro@RTC_ALRMBR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_2",
    "location": {
      "column": "9",
      "line": "10042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781162@macro@RTC_ALRMBR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_3",
    "location": {
      "column": "9",
      "line": "10043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781231@macro@RTC_ALRMBR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1",
    "location": {
      "column": "9",
      "line": "10044",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781300@macro@RTC_ALRMBR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST",
    "location": {
      "column": "9",
      "line": "10045",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781369@macro@RTC_ALRMBR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_0",
    "location": {
      "column": "9",
      "line": "10046",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781438@macro@RTC_ALRMBR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_1",
    "location": {
      "column": "9",
      "line": "10047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781507@macro@RTC_ALRMBR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_2",
    "location": {
      "column": "9",
      "line": "10048",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781576@macro@RTC_ALRMBR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU",
    "location": {
      "column": "9",
      "line": "10049",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781645@macro@RTC_ALRMBR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_0",
    "location": {
      "column": "9",
      "line": "10050",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781714@macro@RTC_ALRMBR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_1",
    "location": {
      "column": "9",
      "line": "10051",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781783@macro@RTC_ALRMBR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_2",
    "location": {
      "column": "9",
      "line": "10052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781852@macro@RTC_ALRMBR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_3",
    "location": {
      "column": "9",
      "line": "10053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782005@macro@RTC_WPR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY",
    "location": {
      "column": "9",
      "line": "10056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_WPR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782158@macro@RTC_SSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS",
    "location": {
      "column": "9",
      "line": "10059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_SSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782311@macro@RTC_SHIFTR_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS",
    "location": {
      "column": "9",
      "line": "10062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782380@macro@RTC_SHIFTR_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S",
    "location": {
      "column": "9",
      "line": "10063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782533@macro@RTC_TSTR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM",
    "location": {
      "column": "9",
      "line": "10066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782602@macro@RTC_TSTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT",
    "location": {
      "column": "9",
      "line": "10067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782671@macro@RTC_TSTR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_0",
    "location": {
      "column": "9",
      "line": "10068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782740@macro@RTC_TSTR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_1",
    "location": {
      "column": "9",
      "line": "10069",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782809@macro@RTC_TSTR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU",
    "location": {
      "column": "9",
      "line": "10070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782878@macro@RTC_TSTR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_0",
    "location": {
      "column": "9",
      "line": "10071",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782947@macro@RTC_TSTR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_1",
    "location": {
      "column": "9",
      "line": "10072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783016@macro@RTC_TSTR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_2",
    "location": {
      "column": "9",
      "line": "10073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783085@macro@RTC_TSTR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_3",
    "location": {
      "column": "9",
      "line": "10074",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783154@macro@RTC_TSTR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT",
    "location": {
      "column": "9",
      "line": "10075",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783223@macro@RTC_TSTR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_0",
    "location": {
      "column": "9",
      "line": "10076",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783292@macro@RTC_TSTR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_1",
    "location": {
      "column": "9",
      "line": "10077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783361@macro@RTC_TSTR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_2",
    "location": {
      "column": "9",
      "line": "10078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783430@macro@RTC_TSTR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU",
    "location": {
      "column": "9",
      "line": "10079",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783499@macro@RTC_TSTR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_0",
    "location": {
      "column": "9",
      "line": "10080",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783568@macro@RTC_TSTR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_1",
    "location": {
      "column": "9",
      "line": "10081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783637@macro@RTC_TSTR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_2",
    "location": {
      "column": "9",
      "line": "10082",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783706@macro@RTC_TSTR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_3",
    "location": {
      "column": "9",
      "line": "10083",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783775@macro@RTC_TSTR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST",
    "location": {
      "column": "9",
      "line": "10084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783844@macro@RTC_TSTR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_0",
    "location": {
      "column": "9",
      "line": "10085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783913@macro@RTC_TSTR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_1",
    "location": {
      "column": "9",
      "line": "10086",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783982@macro@RTC_TSTR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_2",
    "location": {
      "column": "9",
      "line": "10087",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784051@macro@RTC_TSTR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU",
    "location": {
      "column": "9",
      "line": "10088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784120@macro@RTC_TSTR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_0",
    "location": {
      "column": "9",
      "line": "10089",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784189@macro@RTC_TSTR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_1",
    "location": {
      "column": "9",
      "line": "10090",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784258@macro@RTC_TSTR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_2",
    "location": {
      "column": "9",
      "line": "10091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784327@macro@RTC_TSTR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_3",
    "location": {
      "column": "9",
      "line": "10092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784480@macro@RTC_TSDR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU",
    "location": {
      "column": "9",
      "line": "10095",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784549@macro@RTC_TSDR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_0",
    "location": {
      "column": "9",
      "line": "10096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784618@macro@RTC_TSDR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_1",
    "location": {
      "column": "9",
      "line": "10097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784687@macro@RTC_TSDR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_2",
    "location": {
      "column": "9",
      "line": "10098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784756@macro@RTC_TSDR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT",
    "location": {
      "column": "9",
      "line": "10099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784825@macro@RTC_TSDR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU",
    "location": {
      "column": "9",
      "line": "10100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784894@macro@RTC_TSDR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_0",
    "location": {
      "column": "9",
      "line": "10101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784963@macro@RTC_TSDR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_1",
    "location": {
      "column": "9",
      "line": "10102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785032@macro@RTC_TSDR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_2",
    "location": {
      "column": "9",
      "line": "10103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785101@macro@RTC_TSDR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_3",
    "location": {
      "column": "9",
      "line": "10104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785170@macro@RTC_TSDR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT",
    "location": {
      "column": "9",
      "line": "10105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785239@macro@RTC_TSDR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_0",
    "location": {
      "column": "9",
      "line": "10106",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785308@macro@RTC_TSDR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_1",
    "location": {
      "column": "9",
      "line": "10107",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785377@macro@RTC_TSDR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU",
    "location": {
      "column": "9",
      "line": "10108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785446@macro@RTC_TSDR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_0",
    "location": {
      "column": "9",
      "line": "10109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785515@macro@RTC_TSDR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_1",
    "location": {
      "column": "9",
      "line": "10110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785584@macro@RTC_TSDR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_2",
    "location": {
      "column": "9",
      "line": "10111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785653@macro@RTC_TSDR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_3",
    "location": {
      "column": "9",
      "line": "10112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785806@macro@RTC_TSSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS",
    "location": {
      "column": "9",
      "line": "10115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TSSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785958@macro@RTC_CALR_CALP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP",
    "location": {
      "column": "9",
      "line": "10118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786027@macro@RTC_CALR_CALW8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8",
    "location": {
      "column": "9",
      "line": "10119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786096@macro@RTC_CALR_CALW16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16",
    "location": {
      "column": "9",
      "line": "10120",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786165@macro@RTC_CALR_CALM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM",
    "location": {
      "column": "9",
      "line": "10121",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786234@macro@RTC_CALR_CALM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_0",
    "location": {
      "column": "9",
      "line": "10122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786303@macro@RTC_CALR_CALM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_1",
    "location": {
      "column": "9",
      "line": "10123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786372@macro@RTC_CALR_CALM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_2",
    "location": {
      "column": "9",
      "line": "10124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786441@macro@RTC_CALR_CALM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_3",
    "location": {
      "column": "9",
      "line": "10125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786510@macro@RTC_CALR_CALM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_4",
    "location": {
      "column": "9",
      "line": "10126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786579@macro@RTC_CALR_CALM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_5",
    "location": {
      "column": "9",
      "line": "10127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786648@macro@RTC_CALR_CALM_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_6",
    "location": {
      "column": "9",
      "line": "10128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786717@macro@RTC_CALR_CALM_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_7",
    "location": {
      "column": "9",
      "line": "10129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786786@macro@RTC_CALR_CALM_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_8",
    "location": {
      "column": "9",
      "line": "10130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786939@macro@RTC_TAFCR_ALARMOUTTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE",
    "location": {
      "column": "9",
      "line": "10133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787008@macro@RTC_TAFCR_TSINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL",
    "location": {
      "column": "9",
      "line": "10134",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TSINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787077@macro@RTC_TAFCR_TAMPINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPINSEL",
    "location": {
      "column": "9",
      "line": "10135",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787146@macro@RTC_TAFCR_TAMPPUDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS",
    "location": {
      "column": "9",
      "line": "10136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787215@macro@RTC_TAFCR_TAMPPRCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH",
    "location": {
      "column": "9",
      "line": "10137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787284@macro@RTC_TAFCR_TAMPPRCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_0",
    "location": {
      "column": "9",
      "line": "10138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787353@macro@RTC_TAFCR_TAMPPRCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_1",
    "location": {
      "column": "9",
      "line": "10139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787422@macro@RTC_TAFCR_TAMPFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT",
    "location": {
      "column": "9",
      "line": "10140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787491@macro@RTC_TAFCR_TAMPFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_0",
    "location": {
      "column": "9",
      "line": "10141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787560@macro@RTC_TAFCR_TAMPFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_1",
    "location": {
      "column": "9",
      "line": "10142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787629@macro@RTC_TAFCR_TAMPFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ",
    "location": {
      "column": "9",
      "line": "10143",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787698@macro@RTC_TAFCR_TAMPFREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_0",
    "location": {
      "column": "9",
      "line": "10144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787767@macro@RTC_TAFCR_TAMPFREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_1",
    "location": {
      "column": "9",
      "line": "10145",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787836@macro@RTC_TAFCR_TAMPFREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_2",
    "location": {
      "column": "9",
      "line": "10146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787905@macro@RTC_TAFCR_TAMPTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS",
    "location": {
      "column": "9",
      "line": "10147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787974@macro@RTC_TAFCR_TAMP2TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG",
    "location": {
      "column": "9",
      "line": "10148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788043@macro@RTC_TAFCR_TAMP2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E",
    "location": {
      "column": "9",
      "line": "10149",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788112@macro@RTC_TAFCR_TAMPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE",
    "location": {
      "column": "9",
      "line": "10150",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788181@macro@RTC_TAFCR_TAMP1TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG",
    "location": {
      "column": "9",
      "line": "10151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788250@macro@RTC_TAFCR_TAMP1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E",
    "location": {
      "column": "9",
      "line": "10152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788403@macro@RTC_ALRMASSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788472@macro@RTC_ALRMASSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788541@macro@RTC_ALRMASSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788610@macro@RTC_ALRMASSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788679@macro@RTC_ALRMASSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788748@macro@RTC_ALRMASSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS",
    "location": {
      "column": "9",
      "line": "10160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788901@macro@RTC_ALRMBSSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788970@macro@RTC_ALRMBSSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10164",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789039@macro@RTC_ALRMBSSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10165",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789108@macro@RTC_ALRMBSSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789177@macro@RTC_ALRMBSSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789246@macro@RTC_ALRMBSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS",
    "location": {
      "column": "9",
      "line": "10168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789399@macro@RTC_BKP0R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R",
    "location": {
      "column": "9",
      "line": "10171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP0R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789552@macro@RTC_BKP1R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R",
    "location": {
      "column": "9",
      "line": "10174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP1R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789705@macro@RTC_BKP2R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R",
    "location": {
      "column": "9",
      "line": "10177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP2R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789858@macro@RTC_BKP3R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R",
    "location": {
      "column": "9",
      "line": "10180",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP3R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790011@macro@RTC_BKP4R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R",
    "location": {
      "column": "9",
      "line": "10183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP4R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790164@macro@RTC_BKP5R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R",
    "location": {
      "column": "9",
      "line": "10186",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP5R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790317@macro@RTC_BKP6R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R",
    "location": {
      "column": "9",
      "line": "10189",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP6R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790470@macro@RTC_BKP7R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R",
    "location": {
      "column": "9",
      "line": "10192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP7R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790623@macro@RTC_BKP8R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R",
    "location": {
      "column": "9",
      "line": "10195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP8R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790776@macro@RTC_BKP9R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R",
    "location": {
      "column": "9",
      "line": "10198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP9R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790929@macro@RTC_BKP10R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R",
    "location": {
      "column": "9",
      "line": "10201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP10R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791082@macro@RTC_BKP11R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R",
    "location": {
      "column": "9",
      "line": "10204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP11R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791235@macro@RTC_BKP12R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R",
    "location": {
      "column": "9",
      "line": "10207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP12R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791388@macro@RTC_BKP13R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R",
    "location": {
      "column": "9",
      "line": "10210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP13R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791541@macro@RTC_BKP14R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R",
    "location": {
      "column": "9",
      "line": "10213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP14R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791694@macro@RTC_BKP15R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R",
    "location": {
      "column": "9",
      "line": "10216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP15R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791847@macro@RTC_BKP16R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R",
    "location": {
      "column": "9",
      "line": "10219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP16R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792000@macro@RTC_BKP17R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R",
    "location": {
      "column": "9",
      "line": "10222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP17R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792153@macro@RTC_BKP18R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R",
    "location": {
      "column": "9",
      "line": "10225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP18R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792306@macro@RTC_BKP19R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R",
    "location": {
      "column": "9",
      "line": "10228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "RTC_BKP19R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792870@macro@SAI_GCR_SYNCIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN",
    "location": {
      "column": "10",
      "line": "10236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792993@macro@SAI_GCR_SYNCIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_0",
    "location": {
      "column": "10",
      "line": "10237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793078@macro@SAI_GCR_SYNCIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_1",
    "location": {
      "column": "10",
      "line": "10238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793165@macro@SAI_GCR_SYNCOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT",
    "location": {
      "column": "10",
      "line": "10240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793288@macro@SAI_GCR_SYNCOUT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_0",
    "location": {
      "column": "10",
      "line": "10241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793373@macro@SAI_GCR_SYNCOUT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_1",
    "location": {
      "column": "10",
      "line": "10242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793542@macro@SAI_xCR1_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE",
    "location": {
      "column": "10",
      "line": "10245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793666@macro@SAI_xCR1_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_0",
    "location": {
      "column": "10",
      "line": "10246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793752@macro@SAI_xCR1_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_1",
    "location": {
      "column": "10",
      "line": "10247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793840@macro@SAI_xCR1_PRTCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG",
    "location": {
      "column": "10",
      "line": "10249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793964@macro@SAI_xCR1_PRTCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_0",
    "location": {
      "column": "10",
      "line": "10250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794050@macro@SAI_xCR1_PRTCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_1",
    "location": {
      "column": "10",
      "line": "10251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794138@macro@SAI_xCR1_DS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS",
    "location": {
      "column": "10",
      "line": "10253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794243@macro@SAI_xCR1_DS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_0",
    "location": {
      "column": "10",
      "line": "10254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794329@macro@SAI_xCR1_DS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_1",
    "location": {
      "column": "10",
      "line": "10255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794415@macro@SAI_xCR1_DS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_2",
    "location": {
      "column": "10",
      "line": "10256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794503@macro@SAI_xCR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794608@macro@SAI_xCR1_CKSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_CKSTR",
    "location": {
      "column": "10",
      "line": "10259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_CKSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794715@macro@SAI_xCR1_SYNCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN",
    "location": {
      "column": "10",
      "line": "10261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794831@macro@SAI_xCR1_SYNCEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_0",
    "location": {
      "column": "10",
      "line": "10262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794917@macro@SAI_xCR1_SYNCEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_1",
    "location": {
      "column": "10",
      "line": "10263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795005@macro@SAI_xCR1_MONO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MONO",
    "location": {
      "column": "10",
      "line": "10265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MONO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795112@macro@SAI_xCR1_OUTDRIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_OUTDRIV",
    "location": {
      "column": "10",
      "line": "10266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_OUTDRIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795219@macro@SAI_xCR1_SAIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SAIEN",
    "location": {
      "column": "10",
      "line": "10267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SAIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795326@macro@SAI_xCR1_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DMAEN",
    "location": {
      "column": "10",
      "line": "10268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795433@macro@SAI_xCR1_NODIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_NODIV",
    "location": {
      "column": "10",
      "line": "10269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_NODIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795542@macro@SAI_xCR1_MCKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV",
    "location": {
      "column": "10",
      "line": "10271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795658@macro@SAI_xCR1_MCKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_0",
    "location": {
      "column": "10",
      "line": "10272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795745@macro@SAI_xCR1_MCKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_1",
    "location": {
      "column": "10",
      "line": "10273",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795832@macro@SAI_xCR1_MCKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_2",
    "location": {
      "column": "10",
      "line": "10274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795919@macro@SAI_xCR1_MCKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_3",
    "location": {
      "column": "10",
      "line": "10275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796090@macro@SAI_xCR2_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH",
    "location": {
      "column": "10",
      "line": "10278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796196@macro@SAI_xCR2_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_0",
    "location": {
      "column": "10",
      "line": "10279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796282@macro@SAI_xCR2_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_1",
    "location": {
      "column": "10",
      "line": "10280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796370@macro@SAI_xCR2_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FFLUSH",
    "location": {
      "column": "10",
      "line": "10282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796483@macro@SAI_xCR2_TRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_TRIS",
    "location": {
      "column": "10",
      "line": "10283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_TRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796596@macro@SAI_xCR2_MUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTE",
    "location": {
      "column": "10",
      "line": "10284",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796709@macro@SAI_xCR2_MUTEVAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTEVAL",
    "location": {
      "column": "10",
      "line": "10285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTEVAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796824@macro@SAI_xCR2_MUTECNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT",
    "location": {
      "column": "10",
      "line": "10287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796932@macro@SAI_xCR2_MUTECNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_0",
    "location": {
      "column": "10",
      "line": "10288",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797018@macro@SAI_xCR2_MUTECNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_1",
    "location": {
      "column": "10",
      "line": "10289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797104@macro@SAI_xCR2_MUTECNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_2",
    "location": {
      "column": "10",
      "line": "10290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797190@macro@SAI_xCR2_MUTECNT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_3",
    "location": {
      "column": "10",
      "line": "10291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797276@macro@SAI_xCR2_MUTECNT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_4",
    "location": {
      "column": "10",
      "line": "10292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797362@macro@SAI_xCR2_MUTECNT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_5",
    "location": {
      "column": "10",
      "line": "10293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797450@macro@SAI_xCR2_CPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_CPL",
    "location": {
      "column": "10",
      "line": "10295",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_CPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797560@macro@SAI_xCR2_COMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP",
    "location": {
      "column": "10",
      "line": "10297",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797668@macro@SAI_xCR2_COMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_0",
    "location": {
      "column": "10",
      "line": "10298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797754@macro@SAI_xCR2_COMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_1",
    "location": {
      "column": "10",
      "line": "10299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797924@macro@SAI_xFRCR_FRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL",
    "location": {
      "column": "10",
      "line": "10302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798028@macro@SAI_xFRCR_FRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_0",
    "location": {
      "column": "10",
      "line": "10303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798114@macro@SAI_xFRCR_FRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_1",
    "location": {
      "column": "10",
      "line": "10304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798200@macro@SAI_xFRCR_FRL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_2",
    "location": {
      "column": "10",
      "line": "10305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798286@macro@SAI_xFRCR_FRL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_3",
    "location": {
      "column": "10",
      "line": "10306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798372@macro@SAI_xFRCR_FRL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_4",
    "location": {
      "column": "10",
      "line": "10307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798458@macro@SAI_xFRCR_FRL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_5",
    "location": {
      "column": "10",
      "line": "10308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798544@macro@SAI_xFRCR_FRL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_6",
    "location": {
      "column": "10",
      "line": "10309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798630@macro@SAI_xFRCR_FRL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_7",
    "location": {
      "column": "10",
      "line": "10310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798718@macro@SAI_xFRCR_FSALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL",
    "location": {
      "column": "10",
      "line": "10312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798852@macro@SAI_xFRCR_FSALL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_0",
    "location": {
      "column": "10",
      "line": "10313",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798938@macro@SAI_xFRCR_FSALL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_1",
    "location": {
      "column": "10",
      "line": "10314",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799024@macro@SAI_xFRCR_FSALL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_2",
    "location": {
      "column": "10",
      "line": "10315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799110@macro@SAI_xFRCR_FSALL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_3",
    "location": {
      "column": "10",
      "line": "10316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799196@macro@SAI_xFRCR_FSALL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_4",
    "location": {
      "column": "10",
      "line": "10317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799282@macro@SAI_xFRCR_FSALL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_5",
    "location": {
      "column": "10",
      "line": "10318",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799368@macro@SAI_xFRCR_FSALL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_6",
    "location": {
      "column": "10",
      "line": "10319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799456@macro@SAI_xFRCR_FSDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSDEF",
    "location": {
      "column": "10",
      "line": "10321",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799570@macro@SAI_xFRCR_FSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPOL",
    "location": {
      "column": "10",
      "line": "10322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799684@macro@SAI_xFRCR_FSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSOFF",
    "location": {
      "column": "10",
      "line": "10323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799820@macro@SAI_xFRCR_FSPO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPO",
    "location": {
      "column": "10",
      "line": "10325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799964@macro@SAI_xSLOTR_FBOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF",
    "location": {
      "column": "10",
      "line": "10328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800072@macro@SAI_xSLOTR_FBOFF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_0",
    "location": {
      "column": "10",
      "line": "10329",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800158@macro@SAI_xSLOTR_FBOFF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_1",
    "location": {
      "column": "10",
      "line": "10330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800244@macro@SAI_xSLOTR_FBOFF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_2",
    "location": {
      "column": "10",
      "line": "10331",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800330@macro@SAI_xSLOTR_FBOFF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_3",
    "location": {
      "column": "10",
      "line": "10332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800416@macro@SAI_xSLOTR_FBOFF_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_4",
    "location": {
      "column": "10",
      "line": "10333",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800504@macro@SAI_xSLOTR_SLOTSZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ",
    "location": {
      "column": "10",
      "line": "10335",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800609@macro@SAI_xSLOTR_SLOTSZ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_0",
    "location": {
      "column": "10",
      "line": "10336",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800695@macro@SAI_xSLOTR_SLOTSZ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_1",
    "location": {
      "column": "10",
      "line": "10337",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800783@macro@SAI_xSLOTR_NBSLOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT",
    "location": {
      "column": "10",
      "line": "10339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800908@macro@SAI_xSLOTR_NBSLOT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_0",
    "location": {
      "column": "10",
      "line": "10340",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800994@macro@SAI_xSLOTR_NBSLOT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_1",
    "location": {
      "column": "10",
      "line": "10341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801080@macro@SAI_xSLOTR_NBSLOT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_2",
    "location": {
      "column": "10",
      "line": "10342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801166@macro@SAI_xSLOTR_NBSLOT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_3",
    "location": {
      "column": "10",
      "line": "10343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801254@macro@SAI_xSLOTR_SLOTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTEN",
    "location": {
      "column": "10",
      "line": "10345",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801446@macro@SAI_xIMR_OVRUDRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_OVRUDRIE",
    "location": {
      "column": "10",
      "line": "10348",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_OVRUDRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801589@macro@SAI_xIMR_MUTEDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_MUTEDETIE",
    "location": {
      "column": "10",
      "line": "10349",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_MUTEDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801732@macro@SAI_xIMR_WCKCFGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_WCKCFGIE",
    "location": {
      "column": "10",
      "line": "10350",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_WCKCFGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801875@macro@SAI_xIMR_FREQIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_FREQIE",
    "location": {
      "column": "10",
      "line": "10351",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_FREQIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802018@macro@SAI_xIMR_CNRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_CNRDYIE",
    "location": {
      "column": "10",
      "line": "10352",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_CNRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802161@macro@SAI_xIMR_AFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_AFSDETIE",
    "location": {
      "column": "10",
      "line": "10353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_AFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802304@macro@SAI_xIMR_LFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_LFSDETIE",
    "location": {
      "column": "10",
      "line": "10354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_LFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802531@macro@SAI_xSR_OVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_OVRUDR",
    "location": {
      "column": "10",
      "line": "10357",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_OVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802659@macro@SAI_xSR_MUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_MUTEDET",
    "location": {
      "column": "10",
      "line": "10358",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_MUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802787@macro@SAI_xSR_WCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_WCKCFG",
    "location": {
      "column": "10",
      "line": "10359",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_WCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802915@macro@SAI_xSR_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FREQ",
    "location": {
      "column": "10",
      "line": "10360",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803043@macro@SAI_xSR_CNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_CNRDY",
    "location": {
      "column": "10",
      "line": "10361",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_CNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803171@macro@SAI_xSR_AFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_AFSDET",
    "location": {
      "column": "10",
      "line": "10362",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_AFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803299@macro@SAI_xSR_LFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_LFSDET",
    "location": {
      "column": "10",
      "line": "10363",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_LFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803429@macro@SAI_xSR_FLVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL",
    "location": {
      "column": "10",
      "line": "10365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803557@macro@SAI_xSR_FLVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_0",
    "location": {
      "column": "10",
      "line": "10366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803644@macro@SAI_xSR_FLVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_1",
    "location": {
      "column": "10",
      "line": "10367",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803731@macro@SAI_xSR_FLVL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_2",
    "location": {
      "column": "10",
      "line": "10368",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803902@macro@SAI_xCLRFR_COVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_COVRUDR",
    "location": {
      "column": "10",
      "line": "10371",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_COVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804035@macro@SAI_xCLRFR_CMUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CMUTEDET",
    "location": {
      "column": "10",
      "line": "10372",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CMUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804168@macro@SAI_xCLRFR_CWCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CWCKCFG",
    "location": {
      "column": "10",
      "line": "10373",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CWCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804301@macro@SAI_xCLRFR_CFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CFREQ",
    "location": {
      "column": "10",
      "line": "10374",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804434@macro@SAI_xCLRFR_CCNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CCNRDY",
    "location": {
      "column": "10",
      "line": "10375",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CCNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804567@macro@SAI_xCLRFR_CAFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CAFSDET",
    "location": {
      "column": "10",
      "line": "10376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CAFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804700@macro@SAI_xCLRFR_CLFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CLFSDET",
    "location": {
      "column": "10",
      "line": "10377",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CLFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804914@macro@SAI_xDR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xDR_DATA",
    "location": {
      "column": "10",
      "line": "10380",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SAI_xDR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813216@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "10",
      "line": "10466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813345@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "10",
      "line": "10467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813434@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "10",
      "line": "10468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813607@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "10",
      "line": "10471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813722@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "10",
      "line": "10472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813837@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "10",
      "line": "10473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813952@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "10",
      "line": "10474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814069@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "10",
      "line": "10476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814196@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "10",
      "line": "10477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814285@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "10",
      "line": "10478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814376@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "10",
      "line": "10480",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814491@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "10",
      "line": "10481",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814690@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "10",
      "line": "10484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814878@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "10",
      "line": "10487",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815007@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "10",
      "line": "10489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815134@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "10",
      "line": "10490",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815224@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "10",
      "line": "10491",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815316@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "10",
      "line": "10493",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815462@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "10",
      "line": "10494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815608@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "10",
      "line": "10495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815754@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "10",
      "line": "10496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815900@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "10",
      "line": "10497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816046@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "10",
      "line": "10498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816150@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "10",
      "line": "10499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816338@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "10",
      "line": "10502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816528@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "10",
      "line": "10505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816707@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "10",
      "line": "10508",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816886@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "10",
      "line": "10511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817065@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "10",
      "line": "10514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817244@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "10",
      "line": "10517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817423@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "10",
      "line": "10520",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817611@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "10",
      "line": "10523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817799@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "10",
      "line": "10526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817916@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "10",
      "line": "10527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818033@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "10",
      "line": "10528",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818150@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "10",
      "line": "10529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818269@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "10",
      "line": "10531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818391@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "10",
      "line": "10532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818480@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "10",
      "line": "10533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818569@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "10",
      "line": "10534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818658@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "10",
      "line": "10535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818749@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "10",
      "line": "10537",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818856@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "10",
      "line": "10538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818963@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "10",
      "line": "10539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819070@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "10",
      "line": "10540",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819261@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "10",
      "line": "10543",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819445@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "10",
      "line": "10546",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819574@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "10",
      "line": "10547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819703@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "10",
      "line": "10548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819832@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "10",
      "line": "10549",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819961@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "10",
      "line": "10550",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820090@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "10",
      "line": "10551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820219@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "10",
      "line": "10552",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820348@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "10",
      "line": "10553",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820477@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "10",
      "line": "10554",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820606@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "10",
      "line": "10555",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820749@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "10",
      "line": "10556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820878@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "10",
      "line": "10557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821007@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "10",
      "line": "10558",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821136@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "10",
      "line": "10559",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821265@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "10",
      "line": "10560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821420@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "10",
      "line": "10561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821566@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "10",
      "line": "10562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821695@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "10",
      "line": "10563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821824@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "10",
      "line": "10564",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821953@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "10",
      "line": "10565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822082@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "10",
      "line": "10566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822211@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "10",
      "line": "10567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822340@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "10",
      "line": "10568",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822469@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "10",
      "line": "10569",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822688@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "10",
      "line": "10572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822795@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "10",
      "line": "10573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822902@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10574",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823009@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823116@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "10",
      "line": "10576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823223@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "10",
      "line": "10577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823330@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "10",
      "line": "10578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823437@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "10",
      "line": "10579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823544@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "10",
      "line": "10580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823651@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "10",
      "line": "10581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823758@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "10",
      "line": "10582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823865@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "10",
      "line": "10583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823972@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "10",
      "line": "10584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824163@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10587",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824289@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824415@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10589",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824541@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10590",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824667@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "10",
      "line": "10591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824793@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "10",
      "line": "10592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824919@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "10",
      "line": "10593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825045@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "10",
      "line": "10594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825171@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "10",
      "line": "10595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825297@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "10",
      "line": "10596",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825423@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "10",
      "line": "10597",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825549@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "10",
      "line": "10598",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825675@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "10",
      "line": "10599",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825801@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "10",
      "line": "10600",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825927@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "10",
      "line": "10601",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826053@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "10",
      "line": "10602",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826179@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10603",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826305@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10604",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826431@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10605",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826557@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10606",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826683@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "10",
      "line": "10607",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826809@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "10",
      "line": "10608",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826935@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "10",
      "line": "10609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827064@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "10",
      "line": "10610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827290@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "10",
      "line": "10613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827522@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "10",
      "line": "10616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828130@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "10",
      "line": "10624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828230@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "10",
      "line": "10625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828330@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "10",
      "line": "10626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828432@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "10",
      "line": "10628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828548@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "10",
      "line": "10629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828637@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "10",
      "line": "10630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828726@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "10",
      "line": "10631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828817@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "10",
      "line": "10633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828936@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829055@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "10",
      "line": "10635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829174@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "10",
      "line": "10636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829293@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "10",
      "line": "10637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829412@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "10",
      "line": "10638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829531@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "10",
      "line": "10639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829650@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "10",
      "line": "10640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829769@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "10",
      "line": "10641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829888@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "10",
      "line": "10642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830091@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "10",
      "line": "10645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830211@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "10",
      "line": "10646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830331@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "10",
      "line": "10647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830451@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "10",
      "line": "10648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830571@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "10",
      "line": "10649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830691@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "10",
      "line": "10650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830895@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "10",
      "line": "10653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831003@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "10",
      "line": "10654",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831111@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "10",
      "line": "10655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831219@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "10",
      "line": "10656",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831327@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "10",
      "line": "10657",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831435@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "10",
      "line": "10658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831543@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "10",
      "line": "10659",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831651@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "10",
      "line": "10660",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831843@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "10",
      "line": "10663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832034@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "10",
      "line": "10666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832225@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "10",
      "line": "10669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832416@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "10",
      "line": "10672",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832607@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "10",
      "line": "10675",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832742@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "10",
      "line": "10677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832875@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "10",
      "line": "10678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832964@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "10",
      "line": "10679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833055@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "10",
      "line": "10681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833182@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "10",
      "line": "10683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833307@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "10",
      "line": "10684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833396@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "10",
      "line": "10685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833487@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "10",
      "line": "10687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833614@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "10",
      "line": "10689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833739@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "10",
      "line": "10690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833828@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "10",
      "line": "10691",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833919@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "10",
      "line": "10693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834021@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "10",
      "line": "10694",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834400@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "10",
      "line": "10700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834512@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "10",
      "line": "10701",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834624@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "10",
      "line": "10702",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835229@macro@SYSCFG_MEMRMP_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE",
    "location": {
      "column": "9",
      "line": "10710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835328@macro@SYSCFG_MEMRMP_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "10711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835405@macro@SYSCFG_MEMRMP_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "10712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835482@macro@SYSCFG_MEMRMP_MEM_MODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_2",
    "location": {
      "column": "9",
      "line": "10713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835561@macro@SYSCFG_MEMRMP_FB_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_FB_MODE",
    "location": {
      "column": "9",
      "line": "10715",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_FB_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835656@macro@SYSCFG_MEMRMP_SWP_FMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC",
    "location": {
      "column": "9",
      "line": "10717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835752@macro@SYSCFG_MEMRMP_SWP_FMC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_0",
    "location": {
      "column": "9",
      "line": "10718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835829@macro@SYSCFG_MEMRMP_SWP_FMC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_1",
    "location": {
      "column": "9",
      "line": "10719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835992@macro@SYSCFG_PMC_ADCxDC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADCxDC2",
    "location": {
      "column": "9",
      "line": "10723",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADCxDC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836104@macro@SYSCFG_PMC_ADC1DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2",
    "location": {
      "column": "9",
      "line": "10724",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836216@macro@SYSCFG_PMC_ADC2DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC2DC2",
    "location": {
      "column": "9",
      "line": "10725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC2DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836328@macro@SYSCFG_PMC_ADC3DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC3DC2",
    "location": {
      "column": "9",
      "line": "10726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC3DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836442@macro@SYSCFG_PMC_MII_RMII_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII_SEL",
    "location": {
      "column": "9",
      "line": "10728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836616@macro@SYSCFG_PMC_MII_RMII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII",
    "location": {
      "column": "9",
      "line": "10730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836765@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "10733",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836853@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "10734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836941@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "10735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837029@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "10736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837162@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "10740",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837239@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "10741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837316@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "10742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837393@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "10743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837470@macro@SYSCFG_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "10744",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837547@macro@SYSCFG_EXTICR1_EXTI0_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PF",
    "location": {
      "column": "9",
      "line": "10745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837624@macro@SYSCFG_EXTICR1_EXTI0_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PG",
    "location": {
      "column": "9",
      "line": "10746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837701@macro@SYSCFG_EXTICR1_EXTI0_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PH",
    "location": {
      "column": "9",
      "line": "10747",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837778@macro@SYSCFG_EXTICR1_EXTI0_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PI",
    "location": {
      "column": "9",
      "line": "10748",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837855@macro@SYSCFG_EXTICR1_EXTI0_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PJ",
    "location": {
      "column": "9",
      "line": "10749",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837932@macro@SYSCFG_EXTICR1_EXTI0_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PK",
    "location": {
      "column": "9",
      "line": "10750",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838056@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "10755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838133@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "10756",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838210@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "10757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838287@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "10758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838364@macro@SYSCFG_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "10759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838441@macro@SYSCFG_EXTICR1_EXTI1_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PF",
    "location": {
      "column": "9",
      "line": "10760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838518@macro@SYSCFG_EXTICR1_EXTI1_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PG",
    "location": {
      "column": "9",
      "line": "10761",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838595@macro@SYSCFG_EXTICR1_EXTI1_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PH",
    "location": {
      "column": "9",
      "line": "10762",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838672@macro@SYSCFG_EXTICR1_EXTI1_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PI",
    "location": {
      "column": "9",
      "line": "10763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838749@macro@SYSCFG_EXTICR1_EXTI1_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PJ",
    "location": {
      "column": "9",
      "line": "10764",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838826@macro@SYSCFG_EXTICR1_EXTI1_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PK",
    "location": {
      "column": "9",
      "line": "10765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838950@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "10770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839027@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "10771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839104@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "10772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839181@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "10773",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839258@macro@SYSCFG_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "10774",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839335@macro@SYSCFG_EXTICR1_EXTI2_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PF",
    "location": {
      "column": "9",
      "line": "10775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839412@macro@SYSCFG_EXTICR1_EXTI2_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PG",
    "location": {
      "column": "9",
      "line": "10776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839489@macro@SYSCFG_EXTICR1_EXTI2_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PH",
    "location": {
      "column": "9",
      "line": "10777",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839566@macro@SYSCFG_EXTICR1_EXTI2_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PI",
    "location": {
      "column": "9",
      "line": "10778",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839643@macro@SYSCFG_EXTICR1_EXTI2_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PJ",
    "location": {
      "column": "9",
      "line": "10779",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839720@macro@SYSCFG_EXTICR1_EXTI2_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PK",
    "location": {
      "column": "9",
      "line": "10780",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839844@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "10785",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839921@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "10786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839998@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "10787",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840075@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "10788",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840152@macro@SYSCFG_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "10789",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840229@macro@SYSCFG_EXTICR1_EXTI3_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PF",
    "location": {
      "column": "9",
      "line": "10790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840306@macro@SYSCFG_EXTICR1_EXTI3_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PG",
    "location": {
      "column": "9",
      "line": "10791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840383@macro@SYSCFG_EXTICR1_EXTI3_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PH",
    "location": {
      "column": "9",
      "line": "10792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840460@macro@SYSCFG_EXTICR1_EXTI3_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PI",
    "location": {
      "column": "9",
      "line": "10793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840537@macro@SYSCFG_EXTICR1_EXTI3_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PJ",
    "location": {
      "column": "9",
      "line": "10794",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840614@macro@SYSCFG_EXTICR1_EXTI3_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PK",
    "location": {
      "column": "9",
      "line": "10795",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840775@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "10798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840863@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "10799",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840951@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "10800",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841039@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "10801",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841172@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "10805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841249@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "10806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841326@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "10807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841403@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "10808",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841480@macro@SYSCFG_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "10809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841557@macro@SYSCFG_EXTICR2_EXTI4_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PF",
    "location": {
      "column": "9",
      "line": "10810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841634@macro@SYSCFG_EXTICR2_EXTI4_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PG",
    "location": {
      "column": "9",
      "line": "10811",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841711@macro@SYSCFG_EXTICR2_EXTI4_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PH",
    "location": {
      "column": "9",
      "line": "10812",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841788@macro@SYSCFG_EXTICR2_EXTI4_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PI",
    "location": {
      "column": "9",
      "line": "10813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841865@macro@SYSCFG_EXTICR2_EXTI4_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PJ",
    "location": {
      "column": "9",
      "line": "10814",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841942@macro@SYSCFG_EXTICR2_EXTI4_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PK",
    "location": {
      "column": "9",
      "line": "10815",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842066@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "10820",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842143@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "10821",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842220@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "10822",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842297@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "10823",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842374@macro@SYSCFG_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "10824",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842451@macro@SYSCFG_EXTICR2_EXTI5_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PF",
    "location": {
      "column": "9",
      "line": "10825",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842528@macro@SYSCFG_EXTICR2_EXTI5_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PG",
    "location": {
      "column": "9",
      "line": "10826",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842605@macro@SYSCFG_EXTICR2_EXTI5_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PH",
    "location": {
      "column": "9",
      "line": "10827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842682@macro@SYSCFG_EXTICR2_EXTI5_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PI",
    "location": {
      "column": "9",
      "line": "10828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842759@macro@SYSCFG_EXTICR2_EXTI5_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PJ",
    "location": {
      "column": "9",
      "line": "10829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842836@macro@SYSCFG_EXTICR2_EXTI5_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PK",
    "location": {
      "column": "9",
      "line": "10830",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842960@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "10835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843037@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "10836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843114@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "10837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843191@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "10838",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843268@macro@SYSCFG_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "10839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843345@macro@SYSCFG_EXTICR2_EXTI6_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PF",
    "location": {
      "column": "9",
      "line": "10840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843422@macro@SYSCFG_EXTICR2_EXTI6_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PG",
    "location": {
      "column": "9",
      "line": "10841",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843499@macro@SYSCFG_EXTICR2_EXTI6_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PH",
    "location": {
      "column": "9",
      "line": "10842",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843576@macro@SYSCFG_EXTICR2_EXTI6_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PI",
    "location": {
      "column": "9",
      "line": "10843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843653@macro@SYSCFG_EXTICR2_EXTI6_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PJ",
    "location": {
      "column": "9",
      "line": "10844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843730@macro@SYSCFG_EXTICR2_EXTI6_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PK",
    "location": {
      "column": "9",
      "line": "10845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843854@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "10850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843931@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "10851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844008@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "10852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844085@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "10853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844162@macro@SYSCFG_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "10854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844239@macro@SYSCFG_EXTICR2_EXTI7_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PF",
    "location": {
      "column": "9",
      "line": "10855",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844316@macro@SYSCFG_EXTICR2_EXTI7_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PG",
    "location": {
      "column": "9",
      "line": "10856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844393@macro@SYSCFG_EXTICR2_EXTI7_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PH",
    "location": {
      "column": "9",
      "line": "10857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844470@macro@SYSCFG_EXTICR2_EXTI7_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PI",
    "location": {
      "column": "9",
      "line": "10858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844547@macro@SYSCFG_EXTICR2_EXTI7_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PJ",
    "location": {
      "column": "9",
      "line": "10859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844624@macro@SYSCFG_EXTICR2_EXTI7_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PK",
    "location": {
      "column": "9",
      "line": "10860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844785@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "10863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844873@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "10864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844961@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "10865",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845050@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "10866",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845186@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "10871",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845263@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "10872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845340@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "10873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845417@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "10874",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845494@macro@SYSCFG_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "10875",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845571@macro@SYSCFG_EXTICR3_EXTI8_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PF",
    "location": {
      "column": "9",
      "line": "10876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845648@macro@SYSCFG_EXTICR3_EXTI8_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PG",
    "location": {
      "column": "9",
      "line": "10877",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845725@macro@SYSCFG_EXTICR3_EXTI8_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PH",
    "location": {
      "column": "9",
      "line": "10878",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845802@macro@SYSCFG_EXTICR3_EXTI8_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PI",
    "location": {
      "column": "9",
      "line": "10879",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845879@macro@SYSCFG_EXTICR3_EXTI8_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PJ",
    "location": {
      "column": "9",
      "line": "10880",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846003@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "10885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846080@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "10886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846157@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "10887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846234@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "10888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846311@macro@SYSCFG_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "10889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846388@macro@SYSCFG_EXTICR3_EXTI9_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PF",
    "location": {
      "column": "9",
      "line": "10890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846465@macro@SYSCFG_EXTICR3_EXTI9_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PG",
    "location": {
      "column": "9",
      "line": "10891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846542@macro@SYSCFG_EXTICR3_EXTI9_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PH",
    "location": {
      "column": "9",
      "line": "10892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846619@macro@SYSCFG_EXTICR3_EXTI9_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PI",
    "location": {
      "column": "9",
      "line": "10893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846696@macro@SYSCFG_EXTICR3_EXTI9_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PJ",
    "location": {
      "column": "9",
      "line": "10894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846821@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "10899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846899@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "10900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846977@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "10901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847055@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "10902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847133@macro@SYSCFG_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "10903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847211@macro@SYSCFG_EXTICR3_EXTI10_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PF",
    "location": {
      "column": "9",
      "line": "10904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847289@macro@SYSCFG_EXTICR3_EXTI10_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PG",
    "location": {
      "column": "9",
      "line": "10905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847367@macro@SYSCFG_EXTICR3_EXTI10_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PH",
    "location": {
      "column": "9",
      "line": "10906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847445@macro@SYSCFG_EXTICR3_EXTI10_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PI",
    "location": {
      "column": "9",
      "line": "10907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847523@macro@SYSCFG_EXTICR3_EXTI10_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PJ",
    "location": {
      "column": "9",
      "line": "10908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847649@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "10913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847727@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "10914",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847805@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "10915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847883@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "10916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847961@macro@SYSCFG_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "10917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848039@macro@SYSCFG_EXTICR3_EXTI11_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PF",
    "location": {
      "column": "9",
      "line": "10918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848117@macro@SYSCFG_EXTICR3_EXTI11_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PG",
    "location": {
      "column": "9",
      "line": "10919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848195@macro@SYSCFG_EXTICR3_EXTI11_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PH",
    "location": {
      "column": "9",
      "line": "10920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848273@macro@SYSCFG_EXTICR3_EXTI11_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PI",
    "location": {
      "column": "9",
      "line": "10921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848351@macro@SYSCFG_EXTICR3_EXTI11_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PJ",
    "location": {
      "column": "9",
      "line": "10922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848513@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "10925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848602@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "10926",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848691@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "10927",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848780@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "10928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848915@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "10932",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848993@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "10933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849071@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "10934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849149@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "10935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849227@macro@SYSCFG_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "10936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849305@macro@SYSCFG_EXTICR4_EXTI12_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PF",
    "location": {
      "column": "9",
      "line": "10937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849383@macro@SYSCFG_EXTICR4_EXTI12_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PG",
    "location": {
      "column": "9",
      "line": "10938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849461@macro@SYSCFG_EXTICR4_EXTI12_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PH",
    "location": {
      "column": "9",
      "line": "10939",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849539@macro@SYSCFG_EXTICR4_EXTI12_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PI",
    "location": {
      "column": "9",
      "line": "10940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849617@macro@SYSCFG_EXTICR4_EXTI12_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PJ",
    "location": {
      "column": "9",
      "line": "10941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849743@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "10946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849821@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "10947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849899@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "10948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849977@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "10949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850055@macro@SYSCFG_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "10950",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850133@macro@SYSCFG_EXTICR4_EXTI13_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PF",
    "location": {
      "column": "9",
      "line": "10951",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850211@macro@SYSCFG_EXTICR4_EXTI13_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PG",
    "location": {
      "column": "9",
      "line": "10952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850289@macro@SYSCFG_EXTICR4_EXTI13_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PH",
    "location": {
      "column": "9",
      "line": "10953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850367@macro@SYSCFG_EXTICR4_EXTI13_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PI",
    "location": {
      "column": "9",
      "line": "10954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850445@macro@SYSCFG_EXTICR4_EXTI13_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PJ",
    "location": {
      "column": "9",
      "line": "10955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850571@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "10960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850649@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "10961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850727@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "10962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850805@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "10963",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850883@macro@SYSCFG_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "10964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850961@macro@SYSCFG_EXTICR4_EXTI14_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PF",
    "location": {
      "column": "9",
      "line": "10965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851039@macro@SYSCFG_EXTICR4_EXTI14_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PG",
    "location": {
      "column": "9",
      "line": "10966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851117@macro@SYSCFG_EXTICR4_EXTI14_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PH",
    "location": {
      "column": "9",
      "line": "10967",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851195@macro@SYSCFG_EXTICR4_EXTI14_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PI",
    "location": {
      "column": "9",
      "line": "10968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851273@macro@SYSCFG_EXTICR4_EXTI14_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PJ",
    "location": {
      "column": "9",
      "line": "10969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851399@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "10974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851477@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "10975",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851555@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "10976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851633@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "10977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851711@macro@SYSCFG_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "10978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851789@macro@SYSCFG_EXTICR4_EXTI15_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PF",
    "location": {
      "column": "9",
      "line": "10979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851867@macro@SYSCFG_EXTICR4_EXTI15_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PG",
    "location": {
      "column": "9",
      "line": "10980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851945@macro@SYSCFG_EXTICR4_EXTI15_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PH",
    "location": {
      "column": "9",
      "line": "10981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852023@macro@SYSCFG_EXTICR4_EXTI15_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PI",
    "location": {
      "column": "9",
      "line": "10982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852101@macro@SYSCFG_EXTICR4_EXTI15_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PJ",
    "location": {
      "column": "9",
      "line": "10983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853061@macro@SYSCFG_CMPCR_CMP_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD",
    "location": {
      "column": "9",
      "line": "10997",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853161@macro@SYSCFG_CMPCR_READY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY",
    "location": {
      "column": "9",
      "line": "10998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_READY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856260@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "10",
      "line": "11029",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856365@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "10",
      "line": "11030",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856470@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "10",
      "line": "11031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856575@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "10",
      "line": "11032",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856680@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "10",
      "line": "11033",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856787@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "10",
      "line": "11035",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856916@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "10",
      "line": "11036",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857005@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "10",
      "line": "11037",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857096@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "10",
      "line": "11039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857212@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "10",
      "line": "11041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857326@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "10",
      "line": "11042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857415@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "10",
      "line": "11043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857588@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "10",
      "line": "11046",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857712@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "10",
      "line": "11047",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857836@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "10",
      "line": "11048",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857962@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "10",
      "line": "11050",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858083@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "10",
      "line": "11051",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858172@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "10",
      "line": "11052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858261@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "10",
      "line": "11053",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858352@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "10",
      "line": "11055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858449@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "10",
      "line": "11056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858566@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "10",
      "line": "11057",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858683@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "10",
      "line": "11058",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858800@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "10",
      "line": "11059",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858917@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "10",
      "line": "11060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859034@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "10",
      "line": "11061",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859151@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "10",
      "line": "11062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859352@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "10",
      "line": "11065",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859475@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "10",
      "line": "11066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859564@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "10",
      "line": "11067",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859653@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "10",
      "line": "11068",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859744@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "10",
      "line": "11070",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859867@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "10",
      "line": "11071",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859956@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "10",
      "line": "11072",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860045@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "10",
      "line": "11073",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860136@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "10",
      "line": "11075",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860261@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "10",
      "line": "11077",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860384@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "10",
      "line": "11078",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860473@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "10",
      "line": "11079",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860562@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "10",
      "line": "11080",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860651@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "10",
      "line": "11081",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860742@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "10",
      "line": "11083",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860869@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "10",
      "line": "11084",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860958@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "10",
      "line": "11085",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861049@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "10",
      "line": "11087",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861158@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "10",
      "line": "11088",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861351@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "10",
      "line": "11091",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861458@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "10",
      "line": "11092",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861578@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "10",
      "line": "11093",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861698@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "10",
      "line": "11094",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861818@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "10",
      "line": "11095",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861938@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "10",
      "line": "11096",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862058@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "10",
      "line": "11097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862178@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "10",
      "line": "11098",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862298@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "10",
      "line": "11099",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862418@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "10",
      "line": "11100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862538@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "10",
      "line": "11101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862658@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "10",
      "line": "11102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862778@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "10",
      "line": "11103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862898@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "10",
      "line": "11104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863018@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "10",
      "line": "11105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863222@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "10",
      "line": "11108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863340@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "10",
      "line": "11109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863458@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "10",
      "line": "11110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863576@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "10",
      "line": "11111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863694@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "10",
      "line": "11112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863812@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "10",
      "line": "11113",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863930@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "10",
      "line": "11114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864048@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "10",
      "line": "11115",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864166@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "10",
      "line": "11116",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864284@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "10",
      "line": "11117",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864402@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "10",
      "line": "11118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864520@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "10",
      "line": "11119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864722@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "10",
      "line": "11122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864847@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "10",
      "line": "11123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864972@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "10",
      "line": "11124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865097@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "10",
      "line": "11125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865222@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "10",
      "line": "11126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865347@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "10",
      "line": "11127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865472@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "10",
      "line": "11128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865597@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "10",
      "line": "11129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865806@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "10",
      "line": "11132",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865934@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "10",
      "line": "11133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866023@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "10",
      "line": "11134",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866114@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "10",
      "line": "11136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866242@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "10",
      "line": "11137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866372@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "10",
      "line": "11139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866500@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "10",
      "line": "11140",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866589@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "10",
      "line": "11141",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866678@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "10",
      "line": "11142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866769@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "10",
      "line": "11144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866899@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "10",
      "line": "11146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867027@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "10",
      "line": "11147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867116@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "10",
      "line": "11148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867207@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "10",
      "line": "11150",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867335@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "10",
      "line": "11151",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867465@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "10",
      "line": "11153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867593@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "10",
      "line": "11154",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867682@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "10",
      "line": "11155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867771@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "10",
      "line": "11156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867862@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "10",
      "line": "11158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868061@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "10",
      "line": "11162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868189@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "10",
      "line": "11163",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868278@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "10",
      "line": "11164",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868369@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "10",
      "line": "11166",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868497@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "10",
      "line": "11167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868586@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "10",
      "line": "11168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868675@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "10",
      "line": "11169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868764@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "10",
      "line": "11170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868855@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "10",
      "line": "11172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868984@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "10",
      "line": "11173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869073@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "10",
      "line": "11174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869164@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "10",
      "line": "11176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869293@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "10",
      "line": "11177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869382@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "10",
      "line": "11178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869471@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "10",
      "line": "11179",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869560@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "10",
      "line": "11180",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869733@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "10",
      "line": "11183",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869862@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "10",
      "line": "11184",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869951@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "10",
      "line": "11185",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870042@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "10",
      "line": "11187",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870164@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "10",
      "line": "11188",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870288@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "10",
      "line": "11190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870410@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "10",
      "line": "11191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870499@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "10",
      "line": "11192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870588@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "10",
      "line": "11193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870679@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "10",
      "line": "11195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870794@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "10",
      "line": "11197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870922@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "10",
      "line": "11198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871011@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "10",
      "line": "11199",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871102@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "10",
      "line": "11201",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871217@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "10",
      "line": "11202",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871334@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "10",
      "line": "11204",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871456@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "10",
      "line": "11205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871545@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "10",
      "line": "11206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871634@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "10",
      "line": "11207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871725@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "10",
      "line": "11209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871924@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "10",
      "line": "11213",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872052@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "10",
      "line": "11214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872141@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "10",
      "line": "11215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872232@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "10",
      "line": "11217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872355@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "10",
      "line": "11218",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872444@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "10",
      "line": "11219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872533@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "10",
      "line": "11220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872622@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "10",
      "line": "11221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872713@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "10",
      "line": "11223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872841@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "10",
      "line": "11224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872930@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "10",
      "line": "11225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873021@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "10",
      "line": "11227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873144@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "10",
      "line": "11228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873233@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "10",
      "line": "11229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873322@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "10",
      "line": "11230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873411@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "10",
      "line": "11231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873584@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "10",
      "line": "11234",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873715@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "10",
      "line": "11235",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873846@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "10",
      "line": "11236",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873977@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "10",
      "line": "11237",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874108@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "10",
      "line": "11238",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874239@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "10",
      "line": "11239",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874370@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "10",
      "line": "11240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874501@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "10",
      "line": "11241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874632@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "10",
      "line": "11242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874763@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "10",
      "line": "11243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874894@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "10",
      "line": "11244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875025@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "10",
      "line": "11245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875156@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "10",
      "line": "11246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875287@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "10",
      "line": "11247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875418@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "10",
      "line": "11248",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875633@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "10",
      "line": "11251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875825@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "10",
      "line": "11254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876017@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "10",
      "line": "11257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876209@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "10",
      "line": "11260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876401@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "10",
      "line": "11263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876593@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "10",
      "line": "11266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876785@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "10",
      "line": "11269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876977@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "10",
      "line": "11272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877169@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "10",
      "line": "11275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877295@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "10",
      "line": "11276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877384@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "10",
      "line": "11277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877473@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "10",
      "line": "11278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877562@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "10",
      "line": "11279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877651@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "10",
      "line": "11280",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877740@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "10",
      "line": "11281",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877829@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "10",
      "line": "11282",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877918@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "10",
      "line": "11283",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878009@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "10",
      "line": "11285",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878128@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "10",
      "line": "11286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878217@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "10",
      "line": "11287",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878308@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "10",
      "line": "11289",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878425@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "10",
      "line": "11290",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878542@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "10",
      "line": "11291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878659@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "10",
      "line": "11292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878776@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "10",
      "line": "11293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878893@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "10",
      "line": "11294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879094@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "10",
      "line": "11297",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879210@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "10",
      "line": "11298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879299@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "10",
      "line": "11299",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879388@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "10",
      "line": "11300",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879477@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "10",
      "line": "11301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879566@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "10",
      "line": "11302",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879657@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "10",
      "line": "11304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879773@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "10",
      "line": "11305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879862@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "10",
      "line": "11306",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879951@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "10",
      "line": "11307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880040@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "10",
      "line": "11308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880129@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "10",
      "line": "11309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880302@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "10",
      "line": "11312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880519@macro@TIM_OR_TI4_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP",
    "location": {
      "column": "9",
      "line": "11315",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880653@macro@TIM_OR_TI4_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_0",
    "location": {
      "column": "9",
      "line": "11316",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880742@macro@TIM_OR_TI4_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_1",
    "location": {
      "column": "9",
      "line": "11317",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880831@macro@TIM_OR_ITR1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP",
    "location": {
      "column": "9",
      "line": "11318",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880965@macro@TIM_OR_ITR1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_0",
    "location": {
      "column": "9",
      "line": "11319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@881054@macro@TIM_OR_ITR1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_1",
    "location": {
      "column": "9",
      "line": "11320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@889817@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "10",
      "line": "11417",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@889929@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "10",
      "line": "11418",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890041@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "10",
      "line": "11419",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890153@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "10",
      "line": "11420",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890265@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "10",
      "line": "11421",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890377@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "10",
      "line": "11422",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890489@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "10",
      "line": "11423",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890601@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "10",
      "line": "11424",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890713@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "10",
      "line": "11425",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890825@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "10",
      "line": "11426",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891021@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "10",
      "line": "11429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891199@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "10",
      "line": "11432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891303@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "10",
      "line": "11433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891491@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "10",
      "line": "11436",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891613@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "10",
      "line": "11437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891735@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "10",
      "line": "11438",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891857@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "10",
      "line": "11439",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891979@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "10",
      "line": "11440",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892101@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "10",
      "line": "11441",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892223@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "10",
      "line": "11442",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892345@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "10",
      "line": "11443",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892467@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "10",
      "line": "11444",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892589@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "10",
      "line": "11445",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892711@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "10",
      "line": "11446",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892833@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "10",
      "line": "11447",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892955@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "10",
      "line": "11448",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893077@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "10",
      "line": "11449",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893199@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "10",
      "line": "11450",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893405@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "10",
      "line": "11453",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893525@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "10",
      "line": "11454",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893645@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "10",
      "line": "11455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893765@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "10",
      "line": "11456",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893885@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "10",
      "line": "11457",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894005@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "10",
      "line": "11458",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894125@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "10",
      "line": "11459",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894247@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "10",
      "line": "11461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894357@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "10",
      "line": "11462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894446@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "10",
      "line": "11463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894537@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "10",
      "line": "11465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894720@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "10",
      "line": "11468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894831@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "10",
      "line": "11469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894942@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "10",
      "line": "11470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895053@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "10",
      "line": "11471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895164@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "10",
      "line": "11472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895275@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "10",
      "line": "11473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895386@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "10",
      "line": "11474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895497@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "10",
      "line": "11475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895608@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "10",
      "line": "11476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895719@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "10",
      "line": "11477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895830@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "10",
      "line": "11478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895941@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "10",
      "line": "11479",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896136@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "10",
      "line": "11482",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896251@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "10",
      "line": "11483",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896340@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "10",
      "line": "11484",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896429@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "10",
      "line": "11485",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896518@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "10",
      "line": "11486",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896607@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "10",
      "line": "11487",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896696@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "10",
      "line": "11488",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896785@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "10",
      "line": "11489",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896874@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "10",
      "line": "11490",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896965@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "10",
      "line": "11492",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897559@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "10",
      "line": "11500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897683@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "10",
      "line": "11501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897772@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "10",
      "line": "11502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897861@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "10",
      "line": "11503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897950@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "10",
      "line": "11504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898039@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "10",
      "line": "11505",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898128@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "10",
      "line": "11506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898217@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "10",
      "line": "11507",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898328@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "11509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898386@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "11510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898444@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "11511",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898502@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "11512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898560@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "11513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898618@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "11514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898676@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "11515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898736@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "10",
      "line": "11517",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898918@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "10",
      "line": "11520",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899034@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "10",
      "line": "11521",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899123@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "10",
      "line": "11522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899212@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "10",
      "line": "11523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899301@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "10",
      "line": "11524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899390@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "10",
      "line": "11525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899479@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "10",
      "line": "11526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899568@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "10",
      "line": "11527",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899679@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "11529",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899738@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "11530",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899797@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "11531",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899856@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "11532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899915@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "11533",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899974@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "11534",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900033@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "11535",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900094@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "10",
      "line": "11537",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900206@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "10",
      "line": "11538",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900295@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "10",
      "line": "11539",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900406@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "11541",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900469@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "11542",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900534@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "10",
      "line": "11544",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900724@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "10",
      "line": "11547",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901331@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "10",
      "line": "11556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901400@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "10",
      "line": "11557",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901553@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "10",
      "line": "11560",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901622@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "10",
      "line": "11561",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901691@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "10",
      "line": "11562",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901760@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "10",
      "line": "11563",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901831@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "10",
      "line": "11565",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901900@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "10",
      "line": "11566",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901981@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "10",
      "line": "11567",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902146@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "location": {
      "column": "10",
      "line": "11570",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902219@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "location": {
      "column": "10",
      "line": "11571",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902292@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "location": {
      "column": "10",
      "line": "11572",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902365@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "location": {
      "column": "10",
      "line": "11573",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902438@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "location": {
      "column": "10",
      "line": "11574",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902511@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "location": {
      "column": "10",
      "line": "11575",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902584@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "location": {
      "column": "10",
      "line": "11576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902657@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "location": {
      "column": "10",
      "line": "11577",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902730@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "location": {
      "column": "10",
      "line": "11578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902803@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "location": {
      "column": "10",
      "line": "11579",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902876@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "location": {
      "column": "10",
      "line": "11580",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902949@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "location": {
      "column": "10",
      "line": "11581",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903022@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11582",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903095@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11583",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903168@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11584",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903241@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "location": {
      "column": "10",
      "line": "11585",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903314@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "location": {
      "column": "10",
      "line": "11586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903453@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "location": {
      "column": "10",
      "line": "11588",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903616@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "11591",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903685@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "11592",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903754@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "10",
      "line": "11593",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903823@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "10",
      "line": "11594",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903892@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "10",
      "line": "11595",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904846@macro@ETH_MACCR_WD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_WD",
    "location": {
      "column": "9",
      "line": "11609",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_WD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904920@macro@ETH_MACCR_JD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_JD",
    "location": {
      "column": "9",
      "line": "11610",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_JD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904992@macro@ETH_MACCR_IFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG",
    "location": {
      "column": "9",
      "line": "11611",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905065@macro@ETH_MACCR_IFG_96Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_96Bit",
    "location": {
      "column": "9",
      "line": "11612",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_96Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905186@macro@ETH_MACCR_IFG_88Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_88Bit",
    "location": {
      "column": "11",
      "line": "11613",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_88Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905307@macro@ETH_MACCR_IFG_80Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_80Bit",
    "location": {
      "column": "11",
      "line": "11614",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_80Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905428@macro@ETH_MACCR_IFG_72Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_72Bit",
    "location": {
      "column": "11",
      "line": "11615",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_72Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905549@macro@ETH_MACCR_IFG_64Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_64Bit",
    "location": {
      "column": "11",
      "line": "11616",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_64Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905670@macro@ETH_MACCR_IFG_56Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_56Bit",
    "location": {
      "column": "11",
      "line": "11617",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_56Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905791@macro@ETH_MACCR_IFG_48Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_48Bit",
    "location": {
      "column": "11",
      "line": "11618",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_48Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905912@macro@ETH_MACCR_IFG_40Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_40Bit",
    "location": {
      "column": "11",
      "line": "11619",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_40Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906031@macro@ETH_MACCR_CSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_CSD",
    "location": {
      "column": "9",
      "line": "11620",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_CSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906132@macro@ETH_MACCR_FES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_FES",
    "location": {
      "column": "9",
      "line": "11621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_FES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906209@macro@ETH_MACCR_ROD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_ROD",
    "location": {
      "column": "9",
      "line": "11622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_ROD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906286@macro@ETH_MACCR_LM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_LM",
    "location": {
      "column": "9",
      "line": "11623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_LM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906357@macro@ETH_MACCR_DM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DM",
    "location": {
      "column": "9",
      "line": "11624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906426@macro@ETH_MACCR_IPCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IPCO",
    "location": {
      "column": "9",
      "line": "11625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IPCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906503@macro@ETH_MACCR_RD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RD",
    "location": {
      "column": "9",
      "line": "11626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906574@macro@ETH_MACCR_APCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_APCS",
    "location": {
      "column": "9",
      "line": "11627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_APCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906659@macro@ETH_MACCR_BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL",
    "location": {
      "column": "9",
      "line": "11628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906925@macro@ETH_MACCR_BL_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_10",
    "location": {
      "column": "11",
      "line": "11630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907001@macro@ETH_MACCR_BL_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_8",
    "location": {
      "column": "11",
      "line": "11631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907076@macro@ETH_MACCR_BL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_4",
    "location": {
      "column": "11",
      "line": "11632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907151@macro@ETH_MACCR_BL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_1",
    "location": {
      "column": "11",
      "line": "11633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907224@macro@ETH_MACCR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DC",
    "location": {
      "column": "9",
      "line": "11634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907296@macro@ETH_MACCR_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_TE",
    "location": {
      "column": "9",
      "line": "11635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907372@macro@ETH_MACCR_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RE",
    "location": {
      "column": "9",
      "line": "11636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907508@macro@ETH_MACFFR_RA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_RA",
    "location": {
      "column": "9",
      "line": "11639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_RA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907577@macro@ETH_MACFFR_HPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HPF",
    "location": {
      "column": "9",
      "line": "11640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907657@macro@ETH_MACFFR_SAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAF",
    "location": {
      "column": "9",
      "line": "11641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907743@macro@ETH_MACFFR_SAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAIF",
    "location": {
      "column": "9",
      "line": "11642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907821@macro@ETH_MACFFR_PCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF",
    "location": {
      "column": "9",
      "line": "11643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907909@macro@ETH_MACFFR_PCF_BlockAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_BlockAll",
    "location": {
      "column": "11",
      "line": "11644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_BlockAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908050@macro@ETH_MACFFR_PCF_ForwardAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardAll",
    "location": {
      "column": "11",
      "line": "11645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908214@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "location": {
      "column": "11",
      "line": "11646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908350@macro@ETH_MACFFR_BFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_BFD",
    "location": {
      "column": "9",
      "line": "11647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_BFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908431@macro@ETH_MACFFR_PAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PAM",
    "location": {
      "column": "9",
      "line": "11648",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908507@macro@ETH_MACFFR_DAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_DAIF",
    "location": {
      "column": "9",
      "line": "11649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_DAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908585@macro@ETH_MACFFR_HM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HM",
    "location": {
      "column": "9",
      "line": "11650",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908657@macro@ETH_MACFFR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HU",
    "location": {
      "column": "9",
      "line": "11651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908727@macro@ETH_MACFFR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PM",
    "location": {
      "column": "9",
      "line": "11652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908867@macro@ETH_MACHTHR_HTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTHR_HTH",
    "location": {
      "column": "9",
      "line": "11655",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACHTHR_HTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909005@macro@ETH_MACHTLR_HTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTLR_HTL",
    "location": {
      "column": "9",
      "line": "11658",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACHTLR_HTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909139@macro@ETH_MACMIIAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_PA",
    "location": {
      "column": "9",
      "line": "11661",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909219@macro@ETH_MACMIIAR_MR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MR",
    "location": {
      "column": "9",
      "line": "11662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909309@macro@ETH_MACMIIAR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR",
    "location": {
      "column": "9",
      "line": "11663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909392@macro@ETH_MACMIIAR_CR_Div42",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div42",
    "location": {
      "column": "11",
      "line": "11664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div42",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909493@macro@ETH_MACMIIAR_CR_Div62",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div62",
    "location": {
      "column": "11",
      "line": "11665",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div62",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909595@macro@ETH_MACMIIAR_CR_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div16",
    "location": {
      "column": "11",
      "line": "11666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909695@macro@ETH_MACMIIAR_CR_Div26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div26",
    "location": {
      "column": "11",
      "line": "11667",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909795@macro@ETH_MACMIIAR_CR_Div102",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div102",
    "location": {
      "column": "11",
      "line": "11668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div102",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909896@macro@ETH_MACMIIAR_MW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MW",
    "location": {
      "column": "9",
      "line": "11669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909963@macro@ETH_MACMIIAR_MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MB",
    "location": {
      "column": "9",
      "line": "11670",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910088@macro@ETH_MACMIIDR_MD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIDR_MD",
    "location": {
      "column": "9",
      "line": "11673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIDR_MD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910246@macro@ETH_MACFCR_PT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PT",
    "location": {
      "column": "9",
      "line": "11676",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910314@macro@ETH_MACFCR_ZQPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_ZQPD",
    "location": {
      "column": "9",
      "line": "11677",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_ZQPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910397@macro@ETH_MACFCR_PLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT",
    "location": {
      "column": "9",
      "line": "11678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910485@macro@ETH_MACFCR_PLT_Minus4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus4",
    "location": {
      "column": "11",
      "line": "11679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910580@macro@ETH_MACFCR_PLT_Minus28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus28",
    "location": {
      "column": "11",
      "line": "11680",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910676@macro@ETH_MACFCR_PLT_Minus144",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus144",
    "location": {
      "column": "11",
      "line": "11681",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus144",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910773@macro@ETH_MACFCR_PLT_Minus256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus256",
    "location": {
      "column": "11",
      "line": "11682",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910868@macro@ETH_MACFCR_UPFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_UPFD",
    "location": {
      "column": "9",
      "line": "11683",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_UPFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910952@macro@ETH_MACFCR_RFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_RFCE",
    "location": {
      "column": "9",
      "line": "11684",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_RFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911037@macro@ETH_MACFCR_TFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_TFCE",
    "location": {
      "column": "9",
      "line": "11685",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_TFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911123@macro@ETH_MACFCR_FCBBPA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_FCBBPA",
    "location": {
      "column": "9",
      "line": "11686",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_FCBBPA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911279@macro@ETH_MACVLANTR_VLANTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTC",
    "location": {
      "column": "9",
      "line": "11689",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911366@macro@ETH_MACVLANTR_VLANTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTI",
    "location": {
      "column": "9",
      "line": "11690",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911544@macro@ETH_MACRWUFFR_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACRWUFFR_D",
    "location": {
      "column": "9",
      "line": "11693",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACRWUFFR_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912499@macro@ETH_MACPMTCSR_WFFRPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFFRPR",
    "location": {
      "column": "9",
      "line": "11707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFFRPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912603@macro@ETH_MACPMTCSR_GU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_GU",
    "location": {
      "column": "9",
      "line": "11708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_GU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912678@macro@ETH_MACPMTCSR_WFR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFR",
    "location": {
      "column": "9",
      "line": "11709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912761@macro@ETH_MACPMTCSR_MPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPR",
    "location": {
      "column": "9",
      "line": "11710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912843@macro@ETH_MACPMTCSR_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFE",
    "location": {
      "column": "9",
      "line": "11711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912924@macro@ETH_MACPMTCSR_MPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPE",
    "location": {
      "column": "9",
      "line": "11712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913004@macro@ETH_MACPMTCSR_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_PD",
    "location": {
      "column": "9",
      "line": "11713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913132@macro@ETH_MACSR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_TSTS",
    "location": {
      "column": "9",
      "line": "11716",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913217@macro@ETH_MACSR_MMCTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCTS",
    "location": {
      "column": "9",
      "line": "11717",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913296@macro@ETH_MACSR_MMMCRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMMCRS",
    "location": {
      "column": "9",
      "line": "11718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMMCRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913374@macro@ETH_MACSR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCS",
    "location": {
      "column": "9",
      "line": "11719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913444@macro@ETH_MACSR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_PMTS",
    "location": {
      "column": "9",
      "line": "11720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913579@macro@ETH_MACIMR_TSTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_TSTIM",
    "location": {
      "column": "9",
      "line": "11723",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_TSTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913673@macro@ETH_MACIMR_PMTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_PMTIM",
    "location": {
      "column": "9",
      "line": "11724",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_PMTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913816@macro@ETH_MACA0HR_MACA0H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0HR_MACA0H",
    "location": {
      "column": "9",
      "line": "11727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA0HR_MACA0H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913957@macro@ETH_MACA0LR_MACA0L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0LR_MACA0L",
    "location": {
      "column": "9",
      "line": "11730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA0LR_MACA0L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914098@macro@ETH_MACA1HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_AE",
    "location": {
      "column": "9",
      "line": "11733",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914173@macro@ETH_MACA1HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_SA",
    "location": {
      "column": "9",
      "line": "11734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914248@macro@ETH_MACA1HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC",
    "location": {
      "column": "9",
      "line": "11735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914382@macro@ETH_MACA1HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11736",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914490@macro@ETH_MACA1HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11737",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914597@macro@ETH_MACA1HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11738",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914705@macro@ETH_MACA1HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11739",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914813@macro@ETH_MACA1HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11740",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914920@macro@ETH_MACA1HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915024@macro@ETH_MACA1HR_MACA1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MACA1H",
    "location": {
      "column": "9",
      "line": "11742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MACA1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915165@macro@ETH_MACA1LR_MACA1L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1LR_MACA1L",
    "location": {
      "column": "9",
      "line": "11745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA1LR_MACA1L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915306@macro@ETH_MACA2HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_AE",
    "location": {
      "column": "9",
      "line": "11748",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915381@macro@ETH_MACA2HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_SA",
    "location": {
      "column": "9",
      "line": "11749",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915456@macro@ETH_MACA2HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC",
    "location": {
      "column": "9",
      "line": "11750",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915536@macro@ETH_MACA2HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11751",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915644@macro@ETH_MACA2HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11752",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915751@macro@ETH_MACA2HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11753",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915859@macro@ETH_MACA2HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11754",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915967@macro@ETH_MACA2HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916074@macro@ETH_MACA2HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11756",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916177@macro@ETH_MACA2HR_MACA2H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MACA2H",
    "location": {
      "column": "9",
      "line": "11757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MACA2H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916318@macro@ETH_MACA2LR_MACA2L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2LR_MACA2L",
    "location": {
      "column": "9",
      "line": "11760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA2LR_MACA2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916459@macro@ETH_MACA3HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_AE",
    "location": {
      "column": "9",
      "line": "11763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916534@macro@ETH_MACA3HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_SA",
    "location": {
      "column": "9",
      "line": "11764",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916609@macro@ETH_MACA3HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC",
    "location": {
      "column": "9",
      "line": "11765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916689@macro@ETH_MACA3HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916797@macro@ETH_MACA3HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916904@macro@ETH_MACA3HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917012@macro@ETH_MACA3HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11769",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917120@macro@ETH_MACA3HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917227@macro@ETH_MACA3HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917330@macro@ETH_MACA3HR_MACA3H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MACA3H",
    "location": {
      "column": "9",
      "line": "11772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MACA3H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917471@macro@ETH_MACA3LR_MACA3L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3LR_MACA3L",
    "location": {
      "column": "9",
      "line": "11775",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MACA3LR_MACA3L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917853@macro@ETH_MMCCR_MCFHP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCFHP",
    "location": {
      "column": "9",
      "line": "11782",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCFHP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917942@macro@ETH_MMCCR_MCP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCP",
    "location": {
      "column": "9",
      "line": "11783",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918021@macro@ETH_MMCCR_MCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCF",
    "location": {
      "column": "9",
      "line": "11784",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918100@macro@ETH_MMCCR_ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_ROR",
    "location": {
      "column": "9",
      "line": "11785",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918174@macro@ETH_MMCCR_CSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CSR",
    "location": {
      "column": "9",
      "line": "11786",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918256@macro@ETH_MMCCR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CR",
    "location": {
      "column": "9",
      "line": "11787",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918399@macro@ETH_MMCRIR_RGUFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RGUFS",
    "location": {
      "column": "9",
      "line": "11790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RGUFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918530@macro@ETH_MMCRIR_RFAES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFAES",
    "location": {
      "column": "9",
      "line": "11791",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFAES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918657@macro@ETH_MMCRIR_RFCES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFCES",
    "location": {
      "column": "9",
      "line": "11792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFCES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918847@macro@ETH_MMCTIR_TGFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFS",
    "location": {
      "column": "9",
      "line": "11795",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918975@macro@ETH_MMCTIR_TGFMSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFMSCS",
    "location": {
      "column": "9",
      "line": "11796",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFMSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919101@macro@ETH_MMCTIR_TGFSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFSCS",
    "location": {
      "column": "9",
      "line": "11797",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919301@macro@ETH_MMCRIMR_RGUFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RGUFM",
    "location": {
      "column": "9",
      "line": "11800",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RGUFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919447@macro@ETH_MMCRIMR_RFAEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFAEM",
    "location": {
      "column": "9",
      "line": "11801",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFAEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919594@macro@ETH_MMCRIMR_RFCEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFCEM",
    "location": {
      "column": "9",
      "line": "11802",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFCEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919804@macro@ETH_MMCTIMR_TGFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFM",
    "location": {
      "column": "9",
      "line": "11805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919947@macro@ETH_MMCTIMR_TGFMSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFMSCM",
    "location": {
      "column": "9",
      "line": "11806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFMSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920088@macro@ETH_MMCTIMR_TGFSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFSCM",
    "location": {
      "column": "9",
      "line": "11807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920335@macro@ETH_MMCTGFSCCR_TGFSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFSCCR_TGFSCC",
    "location": {
      "column": "9",
      "line": "11810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFSCCR_TGFSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920605@macro@ETH_MMCTGFMSCCR_TGFMSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFMSCCR_TGFMSCC",
    "location": {
      "column": "9",
      "line": "11813",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFMSCCR_TGFMSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920850@macro@ETH_MMCTGFCR_TGFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFCR_TGFC",
    "location": {
      "column": "9",
      "line": "11816",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFCR_TGFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921034@macro@ETH_MMCRFCECR_RFCEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFCECR_RFCEC",
    "location": {
      "column": "9",
      "line": "11819",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFCECR_RFCEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921232@macro@ETH_MMCRFAECR_RFAEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFAECR_RFAEC",
    "location": {
      "column": "9",
      "line": "11822",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFAECR_RFAEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921436@macro@ETH_MMCRGUFCR_RGUFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRGUFCR_RGUFC",
    "location": {
      "column": "9",
      "line": "11825",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_MMCRGUFCR_RGUFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921852@macro@ETH_PTPTSCR_TSCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSCNT",
    "location": {
      "column": "9",
      "line": "11832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921942@macro@ETH_PTPTSSR_TSSMRME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSMRME",
    "location": {
      "column": "9",
      "line": "11833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSMRME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922063@macro@ETH_PTPTSSR_TSSEME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSEME",
    "location": {
      "column": "9",
      "line": "11834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSEME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922171@macro@ETH_PTPTSSR_TSSIPV4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV4FE",
    "location": {
      "column": "9",
      "line": "11835",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922277@macro@ETH_PTPTSSR_TSSIPV6FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV6FE",
    "location": {
      "column": "9",
      "line": "11836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV6FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922383@macro@ETH_PTPTSSR_TSSPTPOEFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSPTPOEFE",
    "location": {
      "column": "9",
      "line": "11837",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSPTPOEFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922502@macro@ETH_PTPTSSR_TSPTPPSV2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSPTPPSV2E",
    "location": {
      "column": "9",
      "line": "11838",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSPTPPSV2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922623@macro@ETH_PTPTSSR_TSSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSSR",
    "location": {
      "column": "9",
      "line": "11839",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922718@macro@ETH_PTPTSSR_TSSARFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSARFE",
    "location": {
      "column": "9",
      "line": "11840",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSARFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922834@macro@ETH_PTPTSCR_TSARU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSARU",
    "location": {
      "column": "9",
      "line": "11842",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSARU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922917@macro@ETH_PTPTSCR_TSITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSITE",
    "location": {
      "column": "9",
      "line": "11843",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923013@macro@ETH_PTPTSCR_TSSTU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTU",
    "location": {
      "column": "9",
      "line": "11844",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923091@macro@ETH_PTPTSCR_TSSTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTI",
    "location": {
      "column": "9",
      "line": "11845",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923173@macro@ETH_PTPTSCR_TSFCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSFCU",
    "location": {
      "column": "9",
      "line": "11846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSFCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923266@macro@ETH_PTPTSCR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSE",
    "location": {
      "column": "9",
      "line": "11847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923415@macro@ETH_PTPSSIR_STSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPSSIR_STSSI",
    "location": {
      "column": "9",
      "line": "11850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPSSIR_STSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923580@macro@ETH_PTPTSHR_STS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHR_STS",
    "location": {
      "column": "9",
      "line": "11853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHR_STS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923724@macro@ETH_PTPTSLR_STPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STPNS",
    "location": {
      "column": "9",
      "line": "11856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923822@macro@ETH_PTPTSLR_STSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STSS",
    "location": {
      "column": "9",
      "line": "11857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923979@macro@ETH_PTPTSHUR_TSUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHUR_TSUS",
    "location": {
      "column": "9",
      "line": "11860",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHUR_TSUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924137@macro@ETH_PTPTSLUR_TSUPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUPNS",
    "location": {
      "column": "9",
      "line": "11863",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924241@macro@ETH_PTPTSLUR_TSUSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUSS",
    "location": {
      "column": "9",
      "line": "11864",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924399@macro@ETH_PTPTSAR_TSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSAR_TSA",
    "location": {
      "column": "9",
      "line": "11867",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSAR_TSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924544@macro@ETH_PTPTTHR_TTSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTHR_TTSH",
    "location": {
      "column": "9",
      "line": "11870",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTHR_TTSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924693@macro@ETH_PTPTTLR_TTSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTLR_TTSL",
    "location": {
      "column": "9",
      "line": "11873",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTLR_TTSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924843@macro@ETH_PTPTSSR_TSTTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSTTR",
    "location": {
      "column": "9",
      "line": "11876",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSTTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924934@macro@ETH_PTPTSSR_TSSO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSO",
    "location": {
      "column": "9",
      "line": "11877",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925329@macro@ETH_DMABMR_AAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_AAB",
    "location": {
      "column": "9",
      "line": "11884",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_AAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925411@macro@ETH_DMABMR_FPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FPM",
    "location": {
      "column": "9",
      "line": "11885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925483@macro@ETH_DMABMR_USP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_USP",
    "location": {
      "column": "9",
      "line": "11886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_USP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925560@macro@ETH_DMABMR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP",
    "location": {
      "column": "9",
      "line": "11887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925632@macro@ETH_DMABMR_RDP_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_1Beat",
    "location": {
      "column": "11",
      "line": "11888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925769@macro@ETH_DMABMR_RDP_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_2Beat",
    "location": {
      "column": "11",
      "line": "11889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925906@macro@ETH_DMABMR_RDP_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4Beat",
    "location": {
      "column": "11",
      "line": "11890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926043@macro@ETH_DMABMR_RDP_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_8Beat",
    "location": {
      "column": "11",
      "line": "11891",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926180@macro@ETH_DMABMR_RDP_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_16Beat",
    "location": {
      "column": "11",
      "line": "11892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926318@macro@ETH_DMABMR_RDP_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_32Beat",
    "location": {
      "column": "11",
      "line": "11893",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926456@macro@ETH_DMABMR_RDP_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11894",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926598@macro@ETH_DMABMR_RDP_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11895",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926740@macro@ETH_DMABMR_RDP_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11896",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926883@macro@ETH_DMABMR_RDP_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927026@macro@ETH_DMABMR_RDP_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11898",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927169@macro@ETH_DMABMR_RDP_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927311@macro@ETH_DMABMR_FB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FB",
    "location": {
      "column": "9",
      "line": "11900",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927383@macro@ETH_DMABMR_RTPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR",
    "location": {
      "column": "9",
      "line": "11901",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927466@macro@ETH_DMABMR_RTPR_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_1_1",
    "location": {
      "column": "11",
      "line": "11902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927552@macro@ETH_DMABMR_RTPR_2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_2_1",
    "location": {
      "column": "11",
      "line": "11903",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927638@macro@ETH_DMABMR_RTPR_3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_3_1",
    "location": {
      "column": "11",
      "line": "11904",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927724@macro@ETH_DMABMR_RTPR_4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_4_1",
    "location": {
      "column": "11",
      "line": "11905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927808@macro@ETH_DMABMR_PBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL",
    "location": {
      "column": "9",
      "line": "11906",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927893@macro@ETH_DMABMR_PBL_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_1Beat",
    "location": {
      "column": "11",
      "line": "11907",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928040@macro@ETH_DMABMR_PBL_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_2Beat",
    "location": {
      "column": "11",
      "line": "11908",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928187@macro@ETH_DMABMR_PBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4Beat",
    "location": {
      "column": "11",
      "line": "11909",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928334@macro@ETH_DMABMR_PBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_8Beat",
    "location": {
      "column": "11",
      "line": "11910",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928481@macro@ETH_DMABMR_PBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_16Beat",
    "location": {
      "column": "11",
      "line": "11911",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928629@macro@ETH_DMABMR_PBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_32Beat",
    "location": {
      "column": "11",
      "line": "11912",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928777@macro@ETH_DMABMR_PBL_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11913",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928929@macro@ETH_DMABMR_PBL_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11914",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929081@macro@ETH_DMABMR_PBL_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11915",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929234@macro@ETH_DMABMR_PBL_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11916",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929387@macro@ETH_DMABMR_PBL_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929540@macro@ETH_DMABMR_PBL_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11918",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929692@macro@ETH_DMABMR_EDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_EDE",
    "location": {
      "column": "9",
      "line": "11919",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_EDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929779@macro@ETH_DMABMR_DSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DSL",
    "location": {
      "column": "9",
      "line": "11920",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929862@macro@ETH_DMABMR_DA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DA",
    "location": {
      "column": "9",
      "line": "11921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929945@macro@ETH_DMABMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_SR",
    "location": {
      "column": "9",
      "line": "11922",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930091@macro@ETH_DMATPDR_TPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATPDR_TPD",
    "location": {
      "column": "9",
      "line": "11925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMATPDR_TPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930242@macro@ETH_DMARPDR_RPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARPDR_RPD",
    "location": {
      "column": "9",
      "line": "11928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMARPDR_RPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930405@macro@ETH_DMARDLAR_SRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARDLAR_SRL",
    "location": {
      "column": "9",
      "line": "11931",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMARDLAR_SRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930570@macro@ETH_DMATDLAR_STL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATDLAR_STL",
    "location": {
      "column": "9",
      "line": "11934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMATDLAR_STL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930710@macro@ETH_DMASR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TSTS",
    "location": {
      "column": "9",
      "line": "11937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930796@macro@ETH_DMASR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_PMTS",
    "location": {
      "column": "9",
      "line": "11938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930867@macro@ETH_DMASR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_MMCS",
    "location": {
      "column": "9",
      "line": "11939",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930938@macro@ETH_DMASR_EBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS",
    "location": {
      "column": "9",
      "line": "11940",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931080@macro@ETH_DMASR_EBS_DescAccess",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DescAccess",
    "location": {
      "column": "11",
      "line": "11942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DescAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931192@macro@ETH_DMASR_EBS_ReadTransf",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_ReadTransf",
    "location": {
      "column": "11",
      "line": "11943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_ReadTransf",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931304@macro@ETH_DMASR_EBS_DataTransfTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DataTransfTx",
    "location": {
      "column": "11",
      "line": "11944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DataTransfTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931403@macro@ETH_DMASR_TPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS",
    "location": {
      "column": "9",
      "line": "11945",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931489@macro@ETH_DMASR_TPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Stopped",
    "location": {
      "column": "11",
      "line": "11946",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931603@macro@ETH_DMASR_TPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Fetching",
    "location": {
      "column": "11",
      "line": "11947",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931711@macro@ETH_DMASR_TPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Waiting",
    "location": {
      "column": "11",
      "line": "11948",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931811@macro@ETH_DMASR_TPS_Reading",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Reading",
    "location": {
      "column": "11",
      "line": "11949",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Reading",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931926@macro@ETH_DMASR_TPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Suspended",
    "location": {
      "column": "11",
      "line": "11950",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932034@macro@ETH_DMASR_TPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Closing",
    "location": {
      "column": "11",
      "line": "11951",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932135@macro@ETH_DMASR_RPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS",
    "location": {
      "column": "9",
      "line": "11952",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932220@macro@ETH_DMASR_RPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Stopped",
    "location": {
      "column": "11",
      "line": "11953",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932333@macro@ETH_DMASR_RPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Fetching",
    "location": {
      "column": "11",
      "line": "11954",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932441@macro@ETH_DMASR_RPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Waiting",
    "location": {
      "column": "11",
      "line": "11955",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932541@macro@ETH_DMASR_RPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Suspended",
    "location": {
      "column": "11",
      "line": "11956",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932650@macro@ETH_DMASR_RPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Closing",
    "location": {
      "column": "11",
      "line": "11957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932750@macro@ETH_DMASR_RPS_Queuing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Queuing",
    "location": {
      "column": "11",
      "line": "11958",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Queuing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932872@macro@ETH_DMASR_NIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_NIS",
    "location": {
      "column": "9",
      "line": "11959",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_NIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932957@macro@ETH_DMASR_AIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_AIS",
    "location": {
      "column": "9",
      "line": "11960",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_AIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933044@macro@ETH_DMASR_ERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ERS",
    "location": {
      "column": "9",
      "line": "11961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ERS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933125@macro@ETH_DMASR_FBES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_FBES",
    "location": {
      "column": "9",
      "line": "11962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_FBES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933208@macro@ETH_DMASR_ETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ETS",
    "location": {
      "column": "9",
      "line": "11963",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ETS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933290@macro@ETH_DMASR_RWTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RWTS",
    "location": {
      "column": "9",
      "line": "11964",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RWTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933382@macro@ETH_DMASR_RPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPSS",
    "location": {
      "column": "9",
      "line": "11965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933473@macro@ETH_DMASR_RBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RBUS",
    "location": {
      "column": "9",
      "line": "11966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933567@macro@ETH_DMASR_RS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RS",
    "location": {
      "column": "9",
      "line": "11967",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933642@macro@ETH_DMASR_TUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TUS",
    "location": {
      "column": "9",
      "line": "11968",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933728@macro@ETH_DMASR_ROS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ROS",
    "location": {
      "column": "9",
      "line": "11969",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ROS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933812@macro@ETH_DMASR_TJTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TJTS",
    "location": {
      "column": "9",
      "line": "11970",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TJTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933903@macro@ETH_DMASR_TBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TBUS",
    "location": {
      "column": "9",
      "line": "11971",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933998@macro@ETH_DMASR_TPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPSS",
    "location": {
      "column": "9",
      "line": "11972",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934090@macro@ETH_DMASR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TS",
    "location": {
      "column": "9",
      "line": "11973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934231@macro@ETH_DMAOMR_DTCEFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DTCEFD",
    "location": {
      "column": "9",
      "line": "11976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DTCEFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934340@macro@ETH_DMAOMR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RSF",
    "location": {
      "column": "9",
      "line": "11977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934426@macro@ETH_DMAOMR_DFRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DFRF",
    "location": {
      "column": "9",
      "line": "11978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DFRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934522@macro@ETH_DMAOMR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TSF",
    "location": {
      "column": "9",
      "line": "11979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934609@macro@ETH_DMAOMR_FTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FTF",
    "location": {
      "column": "9",
      "line": "11980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934689@macro@ETH_DMAOMR_TTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC",
    "location": {
      "column": "9",
      "line": "11981",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934778@macro@ETH_DMAOMR_TTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934901@macro@ETH_DMAOMR_TTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935025@macro@ETH_DMAOMR_TTC_192Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_192Bytes",
    "location": {
      "column": "11",
      "line": "11984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_192Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935149@macro@ETH_DMAOMR_TTC_256Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_256Bytes",
    "location": {
      "column": "11",
      "line": "11985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_256Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935273@macro@ETH_DMAOMR_TTC_40Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_40Bytes",
    "location": {
      "column": "11",
      "line": "11986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_40Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935396@macro@ETH_DMAOMR_TTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11987",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935519@macro@ETH_DMAOMR_TTC_24Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_24Bytes",
    "location": {
      "column": "11",
      "line": "11988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_24Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935642@macro@ETH_DMAOMR_TTC_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_16Bytes",
    "location": {
      "column": "11",
      "line": "11989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935763@macro@ETH_DMAOMR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_ST",
    "location": {
      "column": "9",
      "line": "11990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935855@macro@ETH_DMAOMR_FEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FEF",
    "location": {
      "column": "9",
      "line": "11991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935936@macro@ETH_DMAOMR_FUGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FUGF",
    "location": {
      "column": "9",
      "line": "11992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FUGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936027@macro@ETH_DMAOMR_RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC",
    "location": {
      "column": "9",
      "line": "11993",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936115@macro@ETH_DMAOMR_RTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11994",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936237@macro@ETH_DMAOMR_RTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936359@macro@ETH_DMAOMR_RTC_96Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_96Bytes",
    "location": {
      "column": "11",
      "line": "11996",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_96Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936481@macro@ETH_DMAOMR_RTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11997",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936602@macro@ETH_DMAOMR_OSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_OSF",
    "location": {
      "column": "9",
      "line": "11998",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_OSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936686@macro@ETH_DMAOMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_SR",
    "location": {
      "column": "9",
      "line": "11999",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936832@macro@ETH_DMAIER_NISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_NISE",
    "location": {
      "column": "9",
      "line": "12002",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_NISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936924@macro@ETH_DMAIER_AISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_AISE",
    "location": {
      "column": "9",
      "line": "12003",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_AISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937018@macro@ETH_DMAIER_ERIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ERIE",
    "location": {
      "column": "9",
      "line": "12004",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ERIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937109@macro@ETH_DMAIER_FBEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_FBEIE",
    "location": {
      "column": "9",
      "line": "12005",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_FBEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937202@macro@ETH_DMAIER_ETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ETIE",
    "location": {
      "column": "9",
      "line": "12006",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937294@macro@ETH_DMAIER_RWTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RWTIE",
    "location": {
      "column": "9",
      "line": "12007",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RWTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937396@macro@ETH_DMAIER_RPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RPSIE",
    "location": {
      "column": "9",
      "line": "12008",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937497@macro@ETH_DMAIER_RBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RBUIE",
    "location": {
      "column": "9",
      "line": "12009",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937601@macro@ETH_DMAIER_RIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RIE",
    "location": {
      "column": "9",
      "line": "12010",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937686@macro@ETH_DMAIER_TUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TUIE",
    "location": {
      "column": "9",
      "line": "12011",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937782@macro@ETH_DMAIER_ROIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ROIE",
    "location": {
      "column": "9",
      "line": "12012",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ROIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937876@macro@ETH_DMAIER_TJTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TJTIE",
    "location": {
      "column": "9",
      "line": "12013",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TJTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937977@macro@ETH_DMAIER_TBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TBUIE",
    "location": {
      "column": "9",
      "line": "12014",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938082@macro@ETH_DMAIER_TPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TPSIE",
    "location": {
      "column": "9",
      "line": "12015",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938184@macro@ETH_DMAIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TIE",
    "location": {
      "column": "9",
      "line": "12016",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938361@macro@ETH_DMAMFBOCR_OFOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OFOC",
    "location": {
      "column": "9",
      "line": "12019",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OFOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938460@macro@ETH_DMAMFBOCR_MFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFA",
    "location": {
      "column": "9",
      "line": "12020",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938563@macro@ETH_DMAMFBOCR_OMFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OMFC",
    "location": {
      "column": "9",
      "line": "12021",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OMFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938661@macro@ETH_DMAMFBOCR_MFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFC",
    "location": {
      "column": "9",
      "line": "12022",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938846@macro@ETH_DMACHTDR_HTDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTDR_HTDAP",
    "location": {
      "column": "9",
      "line": "12025",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTDR_HTDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939029@macro@ETH_DMACHRDR_HRDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRDR_HRDAP",
    "location": {
      "column": "9",
      "line": "12028",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRDR_HRDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939216@macro@ETH_DMACHTBAR_HTBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTBAR_HTBAP",
    "location": {
      "column": "9",
      "line": "12031",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTBAR_HTBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939399@macro@ETH_DMACHRBAR_HRBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRBAR_HRBAP",
    "location": {
      "column": "9",
      "line": "12034",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRBAR_HRBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939682@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "12052",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939732@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "12054",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939783@macro@TOGGLE_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TOGGLE_BIT",
    "location": {
      "column": "9",
      "line": "12056",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "TOGGLE_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939833@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "12058",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939882@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "12060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939931@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "12062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939980@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "12064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@940021@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "12066",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@101@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2658@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2962@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3006@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3050@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3129@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3174@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3219@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3299@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3344@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3389@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3469@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3514@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3559@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3612@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3662@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3712@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3764@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3815@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3866@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3919@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3970@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4021@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4107@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4158@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4251@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4310@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4359@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4408@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4459@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4509@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4559@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4611@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4661@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4711@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4795@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4845@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4936@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4994@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5040@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5086@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5134@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5179@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5225@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5273@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5319@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5365@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5413@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5448@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5485@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5520@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5557@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5605@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5729@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5779@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5865@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5916@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6003@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6054@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6147@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6240@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6300@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6352@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1212@macro@__CMSIS_ICCARM_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_ICCARM_H__",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__CMSIS_ICCARM_H__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1344@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__IAR_FT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1426@macro@__ICCARM_V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ICCARM_V8",
    "location": {
      "column": "11",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ICCARM_V8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1526@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "13",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ALIGNED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@2393@macro@__ARM_ARCH_7EM__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7EM__",
    "location": {
      "column": "17",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ARM_ARCH_7EM__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3577@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3629@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ASM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3688@macro@__COMPILER_BARRIER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__COMPILER_BARRIER",
    "location": {
      "column": "11",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__COMPILER_BARRIER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3774@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__INLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3850@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "13",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__NO_RETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4029@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "13",
      "line": "134",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4225@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "13",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4448@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "13",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PACKED_UNION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4663@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "13",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__RESTRICT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4840@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4918@macro@__FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FORCEINLINE",
    "location": {
      "column": "11",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__FORCEINLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5014@macro@__STATIC_FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_FORCEINLINE",
    "location": {
      "column": "11",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STATIC_FORCEINLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "19",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5281@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "9",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "15",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5561@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "9",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "19",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5838@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "15",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6117@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "9",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "18",
      "line": "228",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "39",
          "line": "228",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
        },
        "name": "v",
        "origin": "system_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6358@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "9",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6470@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "13",
      "line": "235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6731@macro@__PROGRAM_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PROGRAM_START",
    "location": {
      "column": "9",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PROGRAM_START",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6814@macro@__INITIAL_SP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INITIAL_SP",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__INITIAL_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6892@macro@__STACK_LIMIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STACK_LIMIT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STACK_LIMIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6970@macro@__VECTOR_TABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VECTOR_TABLE",
    "location": {
      "column": "9",
      "line": "262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__VECTOR_TABLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7060@macro@__VECTOR_TABLE_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VECTOR_TABLE_ATTRIBUTE",
    "location": {
      "column": "9",
      "line": "266",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__VECTOR_TABLE_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7521@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "11",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__disable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7577@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "11",
      "line": "294",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7639@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "11",
      "line": "295",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__enable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7694@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "11",
      "line": "296",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7755@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "11",
      "line": "297",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__arm_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7803@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "11",
      "line": "298",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__arm_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7853@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7911@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "11",
      "line": "302",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7972@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8033@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "11",
      "line": "304",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8226@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "13",
      "line": "308",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8285@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "13",
      "line": "309",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8465@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "11",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8523@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "11",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8792@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "13",
      "line": "320",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8910@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "11",
      "line": "324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8971@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "11",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9241@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "13",
      "line": "330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9360@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "11",
      "line": "335",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__get_xPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9419@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "11",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9489@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "11",
      "line": "338",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9563@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "11",
      "line": "339",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9633@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9705@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "11",
      "line": "341",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9984@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "13",
      "line": "346",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10122@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "11",
      "line": "350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10192@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "11",
      "line": "351",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10470@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "13",
      "line": "355",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__set_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10609@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10673@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10746@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "11",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10806@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "11",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10875@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "11",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10935@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11004@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "11",
      "line": "366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11063@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "11",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11131@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "368",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11195@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11268@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11332@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "371",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11405@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11471@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11759@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11802@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12007@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "385",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12070@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "386",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12143@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "11",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__NOP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12191@macro@__CLZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLZ",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12229@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "11",
      "line": "391",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12270@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "11",
      "line": "393",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12308@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "11",
      "line": "394",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12346@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "11",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12385@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "11",
      "line": "397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12426@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "11",
      "line": "398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12467@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "11",
      "line": "399",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12508@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "11",
      "line": "401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12547@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "11",
      "line": "402",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12585@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "11",
      "line": "403",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int16_t __REVSH(int16_t)",
    "location": {
      "column": "20",
      "line": "405",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12722@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "11",
      "line": "410",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12760@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "11",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12799@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "11",
      "line": "413",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12863@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "13",
      "line": "416",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12912@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "11",
      "line": "419",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12953@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "11",
      "line": "420",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12994@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "11",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13060@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "13",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13109@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "11",
      "line": "427",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13147@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "11",
      "line": "428",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13208@macro@__SADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD8",
    "location": {
      "column": "13",
      "line": "431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13250@macro@__QADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD8",
    "location": {
      "column": "13",
      "line": "432",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13292@macro@__SHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD8",
    "location": {
      "column": "13",
      "line": "433",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13335@macro@__UADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD8",
    "location": {
      "column": "13",
      "line": "434",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13377@macro@__UQADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD8",
    "location": {
      "column": "13",
      "line": "435",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13420@macro@__UHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD8",
    "location": {
      "column": "13",
      "line": "436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13463@macro@__SSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB8",
    "location": {
      "column": "13",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13505@macro@__QSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB8",
    "location": {
      "column": "13",
      "line": "438",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13547@macro@__SHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB8",
    "location": {
      "column": "13",
      "line": "439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13590@macro@__USUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB8",
    "location": {
      "column": "13",
      "line": "440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13632@macro@__UQSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB8",
    "location": {
      "column": "13",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13675@macro@__UHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB8",
    "location": {
      "column": "13",
      "line": "442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13718@macro@__SADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD16",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13761@macro@__QADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD16",
    "location": {
      "column": "13",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13804@macro@__SHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD16",
    "location": {
      "column": "13",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13848@macro@__UADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD16",
    "location": {
      "column": "13",
      "line": "446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13891@macro@__UQADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD16",
    "location": {
      "column": "13",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13935@macro@__UHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD16",
    "location": {
      "column": "13",
      "line": "448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13979@macro@__SSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB16",
    "location": {
      "column": "13",
      "line": "449",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14022@macro@__QSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB16",
    "location": {
      "column": "13",
      "line": "450",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14065@macro@__SHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB16",
    "location": {
      "column": "13",
      "line": "451",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14109@macro@__USUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB16",
    "location": {
      "column": "13",
      "line": "452",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14152@macro@__UQSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB16",
    "location": {
      "column": "13",
      "line": "453",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14196@macro@__UHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB16",
    "location": {
      "column": "13",
      "line": "454",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14240@macro@__SASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SASX",
    "location": {
      "column": "13",
      "line": "455",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14281@macro@__QASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QASX",
    "location": {
      "column": "13",
      "line": "456",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14322@macro@__SHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHASX",
    "location": {
      "column": "13",
      "line": "457",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14364@macro@__UASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UASX",
    "location": {
      "column": "13",
      "line": "458",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14405@macro@__UQASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQASX",
    "location": {
      "column": "13",
      "line": "459",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14447@macro@__UHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHASX",
    "location": {
      "column": "13",
      "line": "460",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14489@macro@__SSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAX",
    "location": {
      "column": "13",
      "line": "461",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14530@macro@__QSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSAX",
    "location": {
      "column": "13",
      "line": "462",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14571@macro@__SHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSAX",
    "location": {
      "column": "13",
      "line": "463",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14613@macro@__USAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAX",
    "location": {
      "column": "13",
      "line": "464",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14654@macro@__UQSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSAX",
    "location": {
      "column": "13",
      "line": "465",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14696@macro@__UHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSAX",
    "location": {
      "column": "13",
      "line": "466",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14738@macro@__USAD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAD8",
    "location": {
      "column": "13",
      "line": "467",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14780@macro@__USADA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USADA8",
    "location": {
      "column": "13",
      "line": "468",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14823@macro@__SSAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT16",
    "location": {
      "column": "13",
      "line": "469",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14866@macro@__USAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT16",
    "location": {
      "column": "13",
      "line": "470",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14909@macro@__UXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTB16",
    "location": {
      "column": "13",
      "line": "471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14952@macro@__UXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTAB16",
    "location": {
      "column": "13",
      "line": "472",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14996@macro@__SXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16",
    "location": {
      "column": "13",
      "line": "473",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15039@macro@__SXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTAB16",
    "location": {
      "column": "13",
      "line": "474",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15083@macro@__SMUAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUAD",
    "location": {
      "column": "13",
      "line": "475",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15125@macro@__SMUADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUADX",
    "location": {
      "column": "13",
      "line": "476",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15168@macro@__SMMLA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMMLA",
    "location": {
      "column": "13",
      "line": "477",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15210@macro@__SMLAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLAD",
    "location": {
      "column": "13",
      "line": "478",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15252@macro@__SMLADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLADX",
    "location": {
      "column": "13",
      "line": "479",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15295@macro@__SMLALD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALD",
    "location": {
      "column": "13",
      "line": "480",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15338@macro@__SMLALDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALDX",
    "location": {
      "column": "13",
      "line": "481",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15382@macro@__SMUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSD",
    "location": {
      "column": "13",
      "line": "482",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15424@macro@__SMUSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSDX",
    "location": {
      "column": "13",
      "line": "483",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15467@macro@__SMLSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSD",
    "location": {
      "column": "13",
      "line": "484",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15509@macro@__SMLSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSDX",
    "location": {
      "column": "13",
      "line": "485",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15552@macro@__SMLSLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLD",
    "location": {
      "column": "13",
      "line": "486",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15595@macro@__SMLSLDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLDX",
    "location": {
      "column": "13",
      "line": "487",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15639@macro@__SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEL",
    "location": {
      "column": "13",
      "line": "488",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15679@macro@__QADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD",
    "location": {
      "column": "13",
      "line": "489",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15720@macro@__QSUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB",
    "location": {
      "column": "13",
      "line": "490",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15761@macro@__PKHBT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHBT",
    "location": {
      "column": "13",
      "line": "491",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15803@macro@__PKHTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHTB",
    "location": {
      "column": "13",
      "line": "492",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@23925@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "796",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__BKPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "837",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24825@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "839",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "844",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25008@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "846",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "851",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__LDRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25191@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "853",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "858",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "863",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "868",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__STRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@28247@macro@__SXTB16_RORn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16_RORn",
    "location": {
      "column": "9",
      "line": "966",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_iccarm.h"
    },
    "name": "__SXTB16_RORn",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@1218@macro@__CORE_CM4_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_GENERIC",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_GENERIC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2161@macro@__CM4_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_MAIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2285@macro@__CM4_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_SUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2408@macro@__CM4_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2600@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CORTEX_M",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4099@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "15",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__FPU_USED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@5614@macro@__CORE_CM4_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "174",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_DEPENDANT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7136@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__I",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7224@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "226",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__O",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7306@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "227",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__IO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7452@macro@__IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IM",
    "location": {
      "column": "13",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__IM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7549@macro@__OM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__OM",
    "location": {
      "column": "13",
      "line": "231",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__OM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7647@macro@__IOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IOM",
    "location": {
      "column": "13",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__IOM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "266",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "268",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "269",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "GE",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "270",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "271",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "Q",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "272",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "V",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "273",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "C",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "274",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "Z",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8553@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "275",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "N",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_264_9::_anonymous_core_cm4_h_266_3"
          }
        ],
        "name": "",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_264_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "276",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "b",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_264_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "277",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "w",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_264_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@APSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union APSR_Type",
    "location": {
      "column": "3",
      "line": "278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9455@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "281",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_N_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9570@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "282",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_N_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9682@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9797@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "285",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9909@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "287",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_C_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10024@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "288",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_C_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10136@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_V_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10251@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "291",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_V_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10363@macro@APSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_Q_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10478@macro@APSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "294",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_Q_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10590@macro@APSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "296",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_GE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10706@macro@APSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "297",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "APSR_GE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm4.h@10915",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "305",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@10915@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "307",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_303_9::_anonymous_core_cm4_h_305_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@10915@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "308",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_303_9::_anonymous_core_cm4_h_305_3"
          }
        ],
        "name": "",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_303_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "309",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "b",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_303_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "310",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "w",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_303_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@IPSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union IPSR_Type",
    "location": {
      "column": "3",
      "line": "311",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "IPSR_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11290@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "314",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11407@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "323",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "325",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "326",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@ICI_IT_1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_1",
            "location": {
              "column": "14",
              "line": "327",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "ICI_IT_1",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "328",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "GE",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "329",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "330",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "T",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@ICI_IT_2",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_2",
            "location": {
              "column": "14",
              "line": "331",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "ICI_IT_2",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "332",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "Q",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "333",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "V",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "334",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "C",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "335",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "Z",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11624@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "336",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "N",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_321_9::_anonymous_core_cm4_h_323_3"
          }
        ],
        "name": "",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_321_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "337",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "b",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_321_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "338",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "w",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_321_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@xPSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union xPSR_Type",
    "location": {
      "column": "3",
      "line": "339",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12829@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12944@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13056@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13171@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "346",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13283@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13398@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "349",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13510@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "351",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13625@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13737@macro@xPSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "354",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_Q_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13852@macro@xPSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "355",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_Q_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13964@macro@xPSR_ICI_IT_2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Pos",
    "location": {
      "column": "9",
      "line": "357",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_2_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14091@macro@xPSR_ICI_IT_2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Msk",
    "location": {
      "column": "9",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_2_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14215@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14330@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14442@macro@xPSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_GE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14558@macro@xPSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_GE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14671@macro@xPSR_ICI_IT_1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Pos",
    "location": {
      "column": "9",
      "line": "366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14798@macro@xPSR_ICI_IT_1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Msk",
    "location": {
      "column": "9",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14922@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15039@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15236",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "378",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15236@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "380",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "nPRIV",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_376_9::_anonymous_core_cm4_h_378_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15236@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "381",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "SPSEL",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_376_9::_anonymous_core_cm4_h_378_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15236@FI@FPCA",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "FPCA",
            "location": {
              "column": "14",
              "line": "382",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "FPCA",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_376_9::_anonymous_core_cm4_h_378_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15236@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "383",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_376_9::_anonymous_core_cm4_h_378_3"
          }
        ],
        "name": "",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_376_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "384",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "b",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_376_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "385",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "w",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_376_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@CONTROL_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union CONTROL_Type",
    "location": {
      "column": "3",
      "line": "386",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15801@macro@CONTROL_FPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Pos",
    "location": {
      "column": "9",
      "line": "389",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15922@macro@CONTROL_FPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Msk",
    "location": {
      "column": "9",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16040@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16162@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "393",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16281@macro@CONTROL_nPRIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Pos",
    "location": {
      "column": "9",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16403@macro@CONTROL_nPRIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Msk",
    "location": {
      "column": "9",
      "line": "396",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "18",
          "line": "413",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ISER",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "414",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "18",
          "line": "415",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ICER",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "416",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "18",
          "line": "417",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ISPR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "418",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "18",
          "line": "419",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ICPR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "420",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "18",
          "line": "421",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "IABR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "422",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "18",
          "line": "423",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "IP",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "424",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "18",
          "line": "425",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "STIR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_411_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@NVIC_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct NVIC_Type",
    "location": {
      "column": "4",
      "line": "426",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17829@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17951@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "18",
          "line": "447",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CPUID",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "18",
          "line": "448",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ICSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "18",
          "line": "449",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "VTOR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "18",
          "line": "450",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "AIRCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "18",
          "line": "451",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "18",
          "line": "452",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "18",
          "line": "453",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SHP",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "18",
          "line": "454",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SHCSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "18",
          "line": "455",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CFSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "18",
          "line": "456",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "HFSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "18",
          "line": "457",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DFSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "18",
          "line": "458",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MMFAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "18",
          "line": "459",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "BFAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "18",
          "line": "460",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "AFSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "18",
          "line": "461",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PFR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "18",
          "line": "462",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DFR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "18",
          "line": "463",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ADR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "18",
          "line": "464",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MMFR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "18",
          "line": "465",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ISAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "466",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "18",
          "line": "467",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CPACR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_445_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@SCB_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SCB_Type",
    "location": {
      "column": "3",
      "line": "468",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20490@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20620@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "472",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20747@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "474",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20873@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "475",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20996@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "477",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21127@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "478",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21255@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "480",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21380@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "481",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21502@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "483",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21629@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "484",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21808@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "487",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21936@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "488",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22061@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "490",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22188@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "491",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22312@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "493",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22439@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "494",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22563@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "496",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22690@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "497",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22814@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "499",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22941@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "500",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23065@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "502",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23193@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "503",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23318@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "505",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23446@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "506",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23571@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "508",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23700@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "509",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23826@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "511",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23953@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "512",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24077@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "514",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24205@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "515",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24381@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "518",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24505@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "519",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24697@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "522",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24823@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "523",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24946@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "525",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25076@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "526",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25203@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "528",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25331@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "529",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25456@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "531",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25583@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "532",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25707@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "534",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25837@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "535",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25964@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26096@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "538",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26225@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "540",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26353@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "541",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26524@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "544",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26650@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "545",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26773@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "547",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26899@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "548",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27022@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "550",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27150@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "551",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27328@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "554",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27453@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "555",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27575@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "557",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27701@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "558",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27824@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "560",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27950@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "561",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28073@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "563",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28201@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "564",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28326@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "566",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28455@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "567",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28581@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "569",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28712@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "570",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28904@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "573",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29034@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "574",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29161@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "576",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29291@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "577",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29418@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "579",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29548@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "580",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29675@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "582",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29806@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "583",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29934@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "585",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30067@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "586",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30197@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "588",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30330@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "589",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30460@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "591",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30593@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "592",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30723@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "594",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30852@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "595",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30978@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "597",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31106@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "598",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31231@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "600",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31360@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "601",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31486@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "603",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31614@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "604",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31739@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "606",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31869@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "607",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31996@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "609",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32126@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "610",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32253@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "612",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32383@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "613",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32567@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "616",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32712@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "617",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32854@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "619",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32997@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "620",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33137@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "622",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33290@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "623",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33527@macro@SCB_CFSR_MMARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Pos",
    "location": {
      "column": "9",
      "line": "626",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MMARVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33662@macro@SCB_CFSR_MMARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Msk",
    "location": {
      "column": "9",
      "line": "627",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MMARVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33794@macro@SCB_CFSR_MLSPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MLSPERR_Pos",
    "location": {
      "column": "9",
      "line": "629",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MLSPERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33927@macro@SCB_CFSR_MLSPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MLSPERR_Msk",
    "location": {
      "column": "9",
      "line": "630",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MLSPERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34057@macro@SCB_CFSR_MSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "632",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MSTKERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34190@macro@SCB_CFSR_MSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "633",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MSTKERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34320@macro@SCB_CFSR_MUNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "635",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34455@macro@SCB_CFSR_MUNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "636",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34587@macro@SCB_CFSR_DACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "638",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34721@macro@SCB_CFSR_DACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "639",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34852@macro@SCB_CFSR_IACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "641",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34986@macro@SCB_CFSR_IACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "642",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35197@macro@SCB_CFSR_BFARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Pos",
    "location": {
      "column": "9",
      "line": "645",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_BFARVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35331@macro@SCB_CFSR_BFARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Msk",
    "location": {
      "column": "9",
      "line": "646",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_BFARVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35462@macro@SCB_CFSR_LSPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_LSPERR_Pos",
    "location": {
      "column": "9",
      "line": "648",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_LSPERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35593@macro@SCB_CFSR_LSPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_LSPERR_Msk",
    "location": {
      "column": "9",
      "line": "649",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_LSPERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35721@macro@SCB_CFSR_STKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Pos",
    "location": {
      "column": "9",
      "line": "651",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_STKERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35852@macro@SCB_CFSR_STKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Msk",
    "location": {
      "column": "9",
      "line": "652",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_STKERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35980@macro@SCB_CFSR_UNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "654",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36113@macro@SCB_CFSR_UNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "655",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36243@macro@SCB_CFSR_IMPRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "657",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36379@macro@SCB_CFSR_IMPRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "658",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36512@macro@SCB_CFSR_PRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "660",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_PRECISERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36646@macro@SCB_CFSR_PRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "661",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_PRECISERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36777@macro@SCB_CFSR_IBUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Pos",
    "location": {
      "column": "9",
      "line": "663",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IBUSERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36909@macro@SCB_CFSR_IBUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Msk",
    "location": {
      "column": "9",
      "line": "664",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_IBUSERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37120@macro@SCB_CFSR_DIVBYZERO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Pos",
    "location": {
      "column": "9",
      "line": "667",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37254@macro@SCB_CFSR_DIVBYZERO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Msk",
    "location": {
      "column": "9",
      "line": "668",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37385@macro@SCB_CFSR_UNALIGNED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Pos",
    "location": {
      "column": "9",
      "line": "670",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37519@macro@SCB_CFSR_UNALIGNED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Msk",
    "location": {
      "column": "9",
      "line": "671",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37650@macro@SCB_CFSR_NOCP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Pos",
    "location": {
      "column": "9",
      "line": "673",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_NOCP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37779@macro@SCB_CFSR_NOCP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Msk",
    "location": {
      "column": "9",
      "line": "674",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_NOCP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37905@macro@SCB_CFSR_INVPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Pos",
    "location": {
      "column": "9",
      "line": "676",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVPC_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38035@macro@SCB_CFSR_INVPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Msk",
    "location": {
      "column": "9",
      "line": "677",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVPC_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38162@macro@SCB_CFSR_INVSTATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Pos",
    "location": {
      "column": "9",
      "line": "679",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVSTATE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38295@macro@SCB_CFSR_INVSTATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Msk",
    "location": {
      "column": "9",
      "line": "680",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVSTATE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38425@macro@SCB_CFSR_UNDEFINSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Pos",
    "location": {
      "column": "9",
      "line": "682",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38560@macro@SCB_CFSR_UNDEFINSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Msk",
    "location": {
      "column": "9",
      "line": "683",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38741@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "686",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38867@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "687",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38990@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "689",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39114@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "690",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39235@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "692",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39360@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "693",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39532@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "696",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39658@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "697",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39781@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "699",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39905@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "700",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40026@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "702",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40151@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "703",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40273@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "705",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40395@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "706",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40514@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "708",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40638@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "709",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "724",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "726",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_724_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "18",
          "line": "727",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ICTR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_724_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "18",
          "line": "728",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ACTLR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_724_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@SCnSCB_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SCnSCB_Type",
    "location": {
      "column": "3",
      "line": "729",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41396@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "732",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41518@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "733",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41682@macro@SCnSCB_ACTLR_DISOOFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Pos",
    "location": {
      "column": "9",
      "line": "736",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41801@macro@SCnSCB_ACTLR_DISOOFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Msk",
    "location": {
      "column": "9",
      "line": "737",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41917@macro@SCnSCB_ACTLR_DISFPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Pos",
    "location": {
      "column": "9",
      "line": "739",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42036@macro@SCnSCB_ACTLR_DISFPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Msk",
    "location": {
      "column": "9",
      "line": "740",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42152@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "742",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42271@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "743",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42387@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "745",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42509@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "746",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42628@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "748",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42750@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "749",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "764",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "766",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_764_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "18",
          "line": "767",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "LOAD",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_764_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "18",
          "line": "768",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "VAL",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_764_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "18",
          "line": "769",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CALIB",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_764_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@SysTick_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SysTick_Type",
    "location": {
      "column": "3",
      "line": "770",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43635@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "773",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43766@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "774",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43894@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "776",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44025@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "777",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44153@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "779",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44282@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "780",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44408@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "782",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44536@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "783",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44703@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "786",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44831@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "787",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44999@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "790",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45127@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "791",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45299@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "794",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45427@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "795",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45552@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "797",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45679@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "798",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45803@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "800",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45931@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "801",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "816",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm4.h@46390",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "9",
          "line": "818",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@46390@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "22",
              "line": "820",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "u8",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_816_9::_anonymous_core_cm4_h_818_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@46390@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "22",
              "line": "821",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "u16",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_816_9::_anonymous_core_cm4_h_818_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@46390@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "22",
              "line": "822",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
            },
            "name": "u32",
            "origin": "system_include",
            "scope": "_anonymous_core_cm4_h_816_9::_anonymous_core_cm4_h_818_9"
          }
        ],
        "name": "",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PORT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PORT",
        "location": {
          "column": "6",
          "line": "823",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PORT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "824",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "18",
          "line": "825",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "TER",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "826",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "18",
          "line": "827",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "TPR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "828",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "18",
          "line": "829",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "TCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "830",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "831",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "18",
          "line": "832",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "LAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "18",
          "line": "833",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "LSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "834",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "18",
          "line": "835",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID4",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "18",
          "line": "836",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID5",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "18",
          "line": "837",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID6",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "18",
          "line": "838",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID7",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "18",
          "line": "839",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "18",
          "line": "840",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "18",
          "line": "841",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "18",
          "line": "842",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PID3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "18",
          "line": "843",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CID0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "18",
          "line": "844",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CID1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "18",
          "line": "845",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CID2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "18",
          "line": "846",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CID3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_816_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@ITM_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ITM_Type",
    "location": {
      "column": "3",
      "line": "847",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48874@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "850",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48999@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "851",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49166@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "854",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49287@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "855",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49405@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "857",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49527@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "858",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49646@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "860",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49789@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "861",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49929@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "863",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50056@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "864",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50180@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "866",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50303@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "867",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50423@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "869",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50546@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "870",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50666@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "872",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50790@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "873",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50911@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "875",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51033@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "876",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51152@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "878",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51283@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "879",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51454@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "882",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51578@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "883",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51699@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "885",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51822@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "886",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51942@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "888",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52066@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "889",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "904",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "906",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "18",
          "line": "907",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CYCCNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "18",
          "line": "908",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CPICNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "18",
          "line": "909",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "EXCCNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "18",
          "line": "910",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SLEEPCNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "18",
          "line": "911",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "LSUCNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "18",
          "line": "912",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FOLDCNT",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "18",
          "line": "913",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "PCSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "18",
          "line": "914",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "COMP0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "18",
          "line": "915",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MASK0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "18",
          "line": "916",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FUNCTION0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "917",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "18",
          "line": "918",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "COMP1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "18",
          "line": "919",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MASK1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "18",
          "line": "920",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FUNCTION1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "921",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "18",
          "line": "922",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "COMP2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "18",
          "line": "923",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MASK2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "18",
          "line": "924",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FUNCTION2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "925",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "18",
          "line": "926",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "COMP3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "18",
          "line": "927",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MASK3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "18",
          "line": "928",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FUNCTION3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_904_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@DWT_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DWT_Type",
    "location": {
      "column": "3",
      "line": "929",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54481@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "932",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54603@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "933",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54722@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "935",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54845@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "936",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54965@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "938",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55089@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "939",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55210@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "941",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55333@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "942",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55453@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "944",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55576@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "945",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55696@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "947",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55820@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "948",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55941@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "950",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56066@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "951",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56188@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "953",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56312@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "954",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56433@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "956",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56559@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "957",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56682@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "959",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56806@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "960",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56927@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "962",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57051@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "963",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57172@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "965",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57296@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "966",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57417@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "968",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57542@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "969",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57664@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "971",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57786@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "972",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57905@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "974",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58026@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "975",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58144@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "977",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58267@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "978",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58387@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "980",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58512@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "981",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58634@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "983",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58758@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "984",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58920@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "987",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59043@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "988",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59219@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "991",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59342@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "992",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59505@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "995",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59632@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "996",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59797@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "999",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59920@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "1000",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60096@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60221@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "1004",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60390@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60509@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "1008",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60676@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "1011",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60802@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60925@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61054@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61180@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "1017",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61309@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61435@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1020",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61563@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61688@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "1023",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61814@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61937@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "1026",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62066@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "1027",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62192@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62319@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62443@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62571@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62696@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "1035",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62823@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1051",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "18",
          "line": "1053",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SSPSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "18",
          "line": "1054",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CSPSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "1055",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "18",
          "line": "1056",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ACPR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "1057",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "18",
          "line": "1058",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "SPPR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "1059",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "18",
          "line": "1060",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FFSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "18",
          "line": "1061",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FFCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "18",
          "line": "1062",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FSCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "1063",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "18",
          "line": "1064",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "TRIGGER",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "18",
          "line": "1065",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FIFO0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "18",
          "line": "1066",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ITATBCTR2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "1067",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "18",
          "line": "1068",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ITATBCTR0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "18",
          "line": "1069",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FIFO1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "18",
          "line": "1070",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "ITCTRL",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "1071",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "18",
          "line": "1072",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CLAIMSET",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "18",
          "line": "1073",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CLAIMCLR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "18",
          "line": "1074",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED7",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "18",
          "line": "1075",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DEVID",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "18",
          "line": "1076",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DEVTYPE",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1051_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@TPI_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct TPI_Type",
    "location": {
      "column": "3",
      "line": "1077",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65159@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65283@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "1081",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65457@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "1084",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65578@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "1085",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65754@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "1088",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65878@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65999@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66123@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66244@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "1094",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66368@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66489@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "1097",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66612@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66791@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66912@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67030@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67152@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67310@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67435@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67617@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67744@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67868@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67997@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68123@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68250@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68374@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68503@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68629@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68749@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68866@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68986@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69103@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69223@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69381@macro@TPI_ITATBCTR2_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69509@macro@TPI_ITATBCTR2_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69634@macro@TPI_ITATBCTR2_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69762@macro@TPI_ITATBCTR2_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69947@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70074@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70198@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70327@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1145",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70453@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70580@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70704@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1150",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70833@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70959@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71079@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1154",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71196@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71316@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71433@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71553@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71711@macro@TPI_ITATBCTR0_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71839@macro@TPI_ITATBCTR0_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1164",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71964@macro@TPI_ITATBCTR0_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72092@macro@TPI_ITATBCTR0_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72273@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72394@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72549@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1174",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72673@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72794@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72919@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73041@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73166@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73288@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73412@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73533@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73658@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73780@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73908@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74072@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74197@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74319@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74446@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@MPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@MPU_Type@FI@TYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TYPE",
        "location": {
          "column": "18",
          "line": "1215",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "TYPE",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "1216",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RNR",
        "location": {
          "column": "18",
          "line": "1217",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RNR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "18",
          "line": "1218",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RBAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "18",
          "line": "1219",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RASR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A1",
        "location": {
          "column": "18",
          "line": "1220",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RBAR_A1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A1",
        "location": {
          "column": "18",
          "line": "1221",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RASR_A1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A2",
        "location": {
          "column": "18",
          "line": "1222",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RBAR_A2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A2",
        "location": {
          "column": "18",
          "line": "1223",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RASR_A2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A3",
        "location": {
          "column": "18",
          "line": "1224",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RBAR_A3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A3",
        "location": {
          "column": "18",
          "line": "1225",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RASR_A3",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1213_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@MPU_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct MPU_Type",
    "location": {
      "column": "3",
      "line": "1226",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76107@macro@MPU_TYPE_RALIASES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_RALIASES",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_RALIASES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76190@macro@MPU_TYPE_IREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Pos",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76315@macro@MPU_TYPE_IREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Msk",
    "location": {
      "column": "9",
      "line": "1232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76437@macro@MPU_TYPE_DREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Pos",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76562@macro@MPU_TYPE_DREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Msk",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76684@macro@MPU_TYPE_SEPARATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Pos",
    "location": {
      "column": "9",
      "line": "1237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76810@macro@MPU_TYPE_SEPARATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Msk",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76972@macro@MPU_CTRL_PRIVDEFENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Pos",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77100@macro@MPU_CTRL_PRIVDEFENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Msk",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77225@macro@MPU_CTRL_HFNMIENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Pos",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77351@macro@MPU_CTRL_HFNMIENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Msk",
    "location": {
      "column": "9",
      "line": "1245",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77474@macro@MPU_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77598@macro@MPU_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77764@macro@MPU_RNR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77887@macro@MPU_RNR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1252",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78058@macro@MPU_RBAR_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78180@macro@MPU_RBAR_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78299@macro@MPU_RBAR_VALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Pos",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78422@macro@MPU_RBAR_VALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Msk",
    "location": {
      "column": "9",
      "line": "1259",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78542@macro@MPU_RBAR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78666@macro@MPU_RBAR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78844@macro@MPU_RASR_ATTRS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Pos",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78988@macro@MPU_RASR_ATTRS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Msk",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79129@macro@MPU_RASR_XN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Pos",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79255@macro@MPU_RASR_XN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Msk",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79378@macro@MPU_RASR_AP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Pos",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79504@macro@MPU_RASR_AP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Msk",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79627@macro@MPU_RASR_TEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Pos",
    "location": {
      "column": "9",
      "line": "1274",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79754@macro@MPU_RASR_TEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Msk",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79878@macro@MPU_RASR_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Pos",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80003@macro@MPU_RASR_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Msk",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80125@macro@MPU_RASR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Pos",
    "location": {
      "column": "9",
      "line": "1280",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80250@macro@MPU_RASR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Msk",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80372@macro@MPU_RASR_B_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Pos",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80497@macro@MPU_RASR_B_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Msk",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80619@macro@MPU_RASR_SRD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Pos",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80755@macro@MPU_RASR_SRD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Msk",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80888@macro@MPU_RASR_SIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Pos",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81023@macro@MPU_RASR_SIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Msk",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81155@macro@MPU_RASR_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81290@macro@MPU_RASR_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@FPU_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "1311",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCCR",
        "location": {
          "column": "18",
          "line": "1312",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FPCCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCAR",
        "location": {
          "column": "18",
          "line": "1313",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FPCAR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPDSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPDSCR",
        "location": {
          "column": "18",
          "line": "1314",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "FPDSCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR0",
        "location": {
          "column": "18",
          "line": "1315",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MVFR0",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR1",
        "location": {
          "column": "18",
          "line": "1316",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MVFR1",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR2",
        "location": {
          "column": "18",
          "line": "1317",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "MVFR2",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1309_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@FPU_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FPU_Type",
    "location": {
      "column": "3",
      "line": "1318",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82523@macro@FPU_FPCCR_ASPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Pos",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82647@macro@FPU_FPCCR_ASPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Msk",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82768@macro@FPU_FPCCR_LSPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Pos",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82888@macro@FPU_FPCCR_LSPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Msk",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83009@macro@FPU_FPCCR_MONRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Pos",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83130@macro@FPU_FPCCR_MONRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Msk",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83252@macro@FPU_FPCCR_BFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83372@macro@FPU_FPCCR_BFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83493@macro@FPU_FPCCR_MMRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Pos",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83613@macro@FPU_FPCCR_MMRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Msk",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83734@macro@FPU_FPCCR_HFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83854@macro@FPU_FPCCR_HFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83975@macro@FPU_FPCCR_THREAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Pos",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84108@macro@FPU_FPCCR_THREAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Msk",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84245@macro@FPU_FPCCR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Pos",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84379@macro@FPU_FPCCR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Msk",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84510@macro@FPU_FPCCR_LSPACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Pos",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84659@macro@FPU_FPCCR_LSPACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Msk",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84863@macro@FPU_FPCAR_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84989@macro@FPU_FPCAR_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "1350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85177@macro@FPU_FPDSCR_AHP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Pos",
    "location": {
      "column": "9",
      "line": "1353",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85300@macro@FPU_FPDSCR_AHP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Msk",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85420@macro@FPU_FPDSCR_DN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Pos",
    "location": {
      "column": "9",
      "line": "1356",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85542@macro@FPU_FPDSCR_DN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Msk",
    "location": {
      "column": "9",
      "line": "1357",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85661@macro@FPU_FPDSCR_FZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Pos",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85783@macro@FPU_FPDSCR_FZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Msk",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85902@macro@FPU_FPDSCR_RMode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Pos",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86027@macro@FPU_FPDSCR_RMode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Msk",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86199@macro@FPU_MVFR0_FP_rounding_modes_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Pos",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86336@macro@FPU_MVFR0_FP_rounding_modes_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Msk",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86470@macro@FPU_MVFR0_Short_vectors_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Pos",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86603@macro@FPU_MVFR0_Short_vectors_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Msk",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86733@macro@FPU_MVFR0_Square_root_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Pos",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86864@macro@FPU_MVFR0_Square_root_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Msk",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86992@macro@FPU_MVFR0_Divide_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Pos",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87118@macro@FPU_MVFR0_Divide_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Msk",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87241@macro@FPU_MVFR0_FP_excep_trapping_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Pos",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87382@macro@FPU_MVFR0_FP_excep_trapping_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Msk",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87520@macro@FPU_MVFR0_Double_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Pos",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87656@macro@FPU_MVFR0_Double_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Msk",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87789@macro@FPU_MVFR0_Single_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Pos",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87925@macro@FPU_MVFR0_Single_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Msk",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88058@macro@FPU_MVFR0_A_SIMD_registers_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Pos",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88194@macro@FPU_MVFR0_A_SIMD_registers_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Msk",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88377@macro@FPU_MVFR1_FP_fused_MAC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Pos",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88509@macro@FPU_MVFR1_FP_fused_MAC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Msk",
    "location": {
      "column": "9",
      "line": "1392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88638@macro@FPU_MVFR1_FP_HPFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Pos",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88765@macro@FPU_MVFR1_FP_HPFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Msk",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88889@macro@FPU_MVFR1_D_NaN_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Pos",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89019@macro@FPU_MVFR1_D_NaN_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Msk",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89146@macro@FPU_MVFR1_FtZ_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Pos",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89274@macro@FPU_MVFR1_FtZ_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Msk",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89450@macro@FPU_MVFR2_VFP_Misc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR2_VFP_Misc_Pos",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR2_VFP_Misc_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89578@macro@FPU_MVFR2_VFP_Misc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR2_VFP_Misc_Msk",
    "location": {
      "column": "9",
      "line": "1406",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_MVFR2_VFP_Misc_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "18",
          "line": "1423",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DHCSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1421_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "18",
          "line": "1424",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DCRSR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1421_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "18",
          "line": "1425",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DCRDR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1421_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "18",
          "line": "1426",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
        },
        "name": "DEMCR",
        "origin": "system_include",
        "scope": "_anonymous_core_cm4_h_1421_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@CoreDebug_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CoreDebug_Type",
    "location": {
      "column": "3",
      "line": "1427",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_Type",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90522@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90653@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90781@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1433",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90916@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91048@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91184@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91317@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91450@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91580@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91712@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91841@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91972@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92100@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92233@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92363@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92499@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92632@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92767@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92899@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93030@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93158@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93289@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93417@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93551@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93738@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93869@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93997@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94128@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94319@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94450@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1475",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94578@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1477",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94710@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94839@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94972@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95102@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1483",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95235@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1484",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95365@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1486",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95496@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95624@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1489",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95759@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1490",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95891@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1492",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96025@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96156@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1495",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96290@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1496",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96421@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1498",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96556@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96688@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1501",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96822@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1502",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96953@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1504",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97088@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1505",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97220@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1507",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97353@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1508",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97483@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1510",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97620@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1511",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98263@macro@_VAL2FLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VAL2FLD",
    "location": {
      "column": "9",
      "line": "1529",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "_VAL2FLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98633@macro@_FLD2VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FLD2VAL",
    "location": {
      "column": "9",
      "line": "1537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "_FLD2VAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98973@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1550",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCS_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99085@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1551",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99180@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1552",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99275@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1553",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99370@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1554",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99472@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99571@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99667@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99780@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCnSCB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99893@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99996@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1561",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100103@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1562",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100207@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1563",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100310@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1564",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "DWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100413@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "TPI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100516@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1566",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "CoreDebug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100682@macro@MPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_BASE",
    "location": {
      "column": "11",
      "line": "1569",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100783@macro@MPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU",
    "location": {
      "column": "11",
      "line": "1570",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "MPU",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100890@macro@FPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_BASE",
    "location": {
      "column": "9",
      "line": "1573",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100988@macro@FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU",
    "location": {
      "column": "9",
      "line": "1574",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "FPU",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102001@macro@NVIC_SetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1608",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102066@macro@NVIC_GetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1609",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102131@macro@NVIC_EnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_EnableIRQ",
    "location": {
      "column": "11",
      "line": "1610",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102186@macro@NVIC_GetEnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetEnableIRQ",
    "location": {
      "column": "11",
      "line": "1611",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetEnableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102244@macro@NVIC_DisableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_DisableIRQ",
    "location": {
      "column": "11",
      "line": "1612",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102300@macro@NVIC_GetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1613",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102359@macro@NVIC_SetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1614",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102418@macro@NVIC_ClearPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ClearPendingIRQ",
    "location": {
      "column": "11",
      "line": "1615",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102479@macro@NVIC_GetActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetActive",
    "location": {
      "column": "11",
      "line": "1616",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetActive",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102534@macro@NVIC_SetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriority",
    "location": {
      "column": "11",
      "line": "1617",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102591@macro@NVIC_GetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriority",
    "location": {
      "column": "11",
      "line": "1618",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102648@macro@NVIC_SystemReset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SystemReset",
    "location": {
      "column": "11",
      "line": "1619",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102938@macro@NVIC_SetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetVector",
    "location": {
      "column": "11",
      "line": "1628",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_SetVector",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102993@macro@NVIC_GetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetVector",
    "location": {
      "column": "11",
      "line": "1629",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_GetVector",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103084@macro@NVIC_USER_IRQ_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_USER_IRQ_OFFSET",
    "location": {
      "column": "9",
      "line": "1632",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_USER_IRQ_OFFSET",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103201@macro@EXC_RETURN_HANDLER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_HANDLER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103337@macro@EXC_RETURN_THREAD_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP",
    "location": {
      "column": "9",
      "line": "1637",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103473@macro@EXC_RETURN_THREAD_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP",
    "location": {
      "column": "9",
      "line": "1638",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103609@macro@EXC_RETURN_HANDLER_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER_FPU",
    "location": {
      "column": "9",
      "line": "1639",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_HANDLER_FPU",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103745@macro@EXC_RETURN_THREAD_MSP_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP_FPU",
    "location": {
      "column": "9",
      "line": "1640",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_MSP_FPU",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103881@macro@EXC_RETURN_THREAD_PSP_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP_FPU",
    "location": {
      "column": "9",
      "line": "1641",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_PSP_FPU",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1653",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_SetPriorityGrouping",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104571@F@__NVIC_SetPriorityGrouping@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1655",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "reg_value",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104593@F@__NVIC_SetPriorityGrouping@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1656",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1672",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetPriorityGrouping",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1684",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_EnableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetEnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetEnableIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1703",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetEnableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1722",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_DisableIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1741",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1760",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_SetPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1775",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_ClearPendingIRQ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1792",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetActive",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1814",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_SetPriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1836",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetPriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EncodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1861",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@111494@F@NVIC_EncodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1863",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@111603@F@NVIC_EncodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1864",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@111635@F@NVIC_EncodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1865",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DecodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *const, uint32_t *const)",
    "location": {
      "column": "22",
      "line": "1888",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113010@F@NVIC_DecodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1890",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113119@F@NVIC_DecodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1891",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113151@F@NVIC_DecodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1892",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetVector(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1911",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_SetVector",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@114214@F@__NVIC_SetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1913",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "vectors",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetVector(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1927",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_GetVector",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@114835@F@__NVIC_GetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1929",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "vectors",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SystemReset(void)",
    "location": {
      "column": "34",
      "line": "1938",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "__NVIC_SystemReset",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SCB_GetFPUType",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SCB_GetFPUType(void)",
    "location": {
      "column": "26",
      "line": "1981",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SCB_GetFPUType",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@116461@F@SCB_GetFPUType@mvfr0",
    "What": "Variable",
    "defdec": "Def",
    "display": "mvfr0",
    "location": {
      "column": "12",
      "line": "1983",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "mvfr0",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SysTick_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "2022",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "SysTick_Config",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "2052",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@119013@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "2053",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_SendChar",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "2064",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_SendChar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_ReceiveChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "2085",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@120108@F@ITM_ReceiveChar@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "2087",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ch",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_CheckChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "2105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\core_cm4.h"
    },
    "name": "ITM_CheckChar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "39",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "50",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "62",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "81",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2822@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2868@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2914@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2960@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "90",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "91",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "103",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "104",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "110",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "111",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "116",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "128",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "141",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@6959@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "150",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "155",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "164",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "174",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "191",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "198",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "29",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "29",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "28",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "33",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "28",
      "line": "205",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "28",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "28",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "28",
      "line": "208",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "221",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "225",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "228",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "231",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "245",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "252",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "259",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "266",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "273",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "276",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "281",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "282",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "287",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "291",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "295",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "299",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "310",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "314",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "320",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "323",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "328",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "331",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "336",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "339",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "341",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "356",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "368",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "371",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "385",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "386",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "393",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "394",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_SB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_SB(void)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_SB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_SB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_SB(unsigned int)",
    "location": {
      "column": "19",
      "line": "399",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_SB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "402",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "404",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "405",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "408",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "409",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "415",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "419",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "427",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "433",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "449",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1193@macro@ARM_MPU_ARMV7_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ARMV7_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ARMV7_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1218@macro@ARM_MPU_REGION_SIZE_32B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32B",
    "location": {
      "column": "9",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1303@macro@ARM_MPU_REGION_SIZE_64B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64B",
    "location": {
      "column": "9",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1388@macro@ARM_MPU_REGION_SIZE_128B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128B",
    "location": {
      "column": "9",
      "line": "36",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1474@macro@ARM_MPU_REGION_SIZE_256B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256B",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1560@macro@ARM_MPU_REGION_SIZE_512B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512B",
    "location": {
      "column": "9",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1646@macro@ARM_MPU_REGION_SIZE_1KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1KB",
    "location": {
      "column": "9",
      "line": "39",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1730@macro@ARM_MPU_REGION_SIZE_2KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2KB",
    "location": {
      "column": "9",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1815@macro@ARM_MPU_REGION_SIZE_4KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4KB",
    "location": {
      "column": "9",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1900@macro@ARM_MPU_REGION_SIZE_8KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_8KB",
    "location": {
      "column": "9",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_8KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1985@macro@ARM_MPU_REGION_SIZE_16KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_16KB",
    "location": {
      "column": "9",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_16KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2071@macro@ARM_MPU_REGION_SIZE_32KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32KB",
    "location": {
      "column": "9",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2157@macro@ARM_MPU_REGION_SIZE_64KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64KB",
    "location": {
      "column": "9",
      "line": "45",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2243@macro@ARM_MPU_REGION_SIZE_128KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128KB",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2330@macro@ARM_MPU_REGION_SIZE_256KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256KB",
    "location": {
      "column": "9",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2417@macro@ARM_MPU_REGION_SIZE_512KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512KB",
    "location": {
      "column": "9",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512KB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2504@macro@ARM_MPU_REGION_SIZE_1MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1MB",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2588@macro@ARM_MPU_REGION_SIZE_2MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2MB",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2673@macro@ARM_MPU_REGION_SIZE_4MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4MB",
    "location": {
      "column": "9",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2758@macro@ARM_MPU_REGION_SIZE_8MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_8MB",
    "location": {
      "column": "9",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_8MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2843@macro@ARM_MPU_REGION_SIZE_16MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_16MB",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_16MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2929@macro@ARM_MPU_REGION_SIZE_32MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32MB",
    "location": {
      "column": "9",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3015@macro@ARM_MPU_REGION_SIZE_64MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64MB",
    "location": {
      "column": "9",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3101@macro@ARM_MPU_REGION_SIZE_128MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128MB",
    "location": {
      "column": "9",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3188@macro@ARM_MPU_REGION_SIZE_256MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256MB",
    "location": {
      "column": "9",
      "line": "57",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3275@macro@ARM_MPU_REGION_SIZE_512MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512MB",
    "location": {
      "column": "9",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512MB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3362@macro@ARM_MPU_REGION_SIZE_1GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1GB",
    "location": {
      "column": "9",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1GB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3446@macro@ARM_MPU_REGION_SIZE_2GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2GB",
    "location": {
      "column": "9",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2GB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3531@macro@ARM_MPU_REGION_SIZE_4GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4GB",
    "location": {
      "column": "9",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4GB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3617@macro@ARM_MPU_AP_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_NONE",
    "location": {
      "column": "9",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_NONE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3682@macro@ARM_MPU_AP_PRIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_PRIV",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_PRIV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3760@macro@ARM_MPU_AP_URO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_URO",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_URO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3845@macro@ARM_MPU_AP_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_FULL",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_FULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3912@macro@ARM_MPU_AP_PRO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_PRO",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_PRO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3995@macro@ARM_MPU_AP_RO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_RO",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_RO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@4231@macro@ARM_MPU_RBAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RBAR",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RBAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@4872@macro@ARM_MPU_ACCESS_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@5757@macro@ARM_MPU_RASR_EX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RASR_EX",
    "location": {
      "column": "9",
      "line": "103",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RASR_EX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@7281@macro@ARM_MPU_RASR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RASR",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RASR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@7694@macro@ARM_MPU_ACCESS_ORDERED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_ORDERED",
    "location": {
      "column": "9",
      "line": "133",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_ORDERED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8074@macro@ARM_MPU_ACCESS_DEVICE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_DEVICE",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_DEVICE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8666@macro@ARM_MPU_ACCESS_NORMAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_NORMAL",
    "location": {
      "column": "9",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_NORMAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8871@macro@ARM_MPU_CACHEP_NOCACHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_NOCACHE",
    "location": {
      "column": "9",
      "line": "162",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_NOCACHE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8987@macro@ARM_MPU_CACHEP_WB_WRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WB_WRA",
    "location": {
      "column": "9",
      "line": "167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WB_WRA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@9099@macro@ARM_MPU_CACHEP_WT_NWA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WT_NWA",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WT_NWA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@9208@macro@ARM_MPU_CACHEP_WB_NWA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WB_NWA",
    "location": {
      "column": "9",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WB_NWA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ARM_MPU_Region_t",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "members": [
      {
        "ID": "c:@SA@ARM_MPU_Region_t@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "12",
          "line": "184",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
        },
        "name": "RBAR",
        "origin": "system_include",
        "scope": "_anonymous_mpu_armv7_h_183_9"
      },
      {
        "ID": "c:@SA@ARM_MPU_Region_t@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "12",
          "line": "185",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
        },
        "name": "RASR",
        "origin": "system_include",
        "scope": "_anonymous_mpu_armv7_h_183_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@ARM_MPU_Region_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ARM_MPU_Region_t",
    "location": {
      "column": "3",
      "line": "186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Region_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Enable",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Enable(uint32_t)",
    "location": {
      "column": "22",
      "line": "191",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Enable",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Disable",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Disable(void)",
    "location": {
      "column": "22",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Disable",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_ClrRegion",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_ClrRegion(uint32_t)",
    "location": {
      "column": "22",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ClrRegion",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegion",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_SetRegion(uint32_t, uint32_t)",
    "location": {
      "column": "22",
      "line": "228",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_SetRegion",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegionEx",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_SetRegionEx(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "22",
      "line": "239",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_SetRegionEx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_OrderedMemcpy",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_OrderedMemcpy(volatile uint32_t *, const uint32_t *restrict, uint32_t)",
    "location": {
      "column": "22",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_OrderedMemcpy",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@11077@F@ARM_MPU_OrderedMemcpy@i",
    "What": "Variable",
    "defdec": "Def",
    "display": "i",
    "location": {
      "column": "12",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "i",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Load",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Load(const ARM_MPU_Region_t *, uint32_t)",
    "location": {
      "column": "22",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Load",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@11397@F@ARM_MPU_Load@rowWordSize",
    "What": "Variable",
    "defdec": "Def",
    "display": "rowWordSize",
    "location": {
      "column": "18",
      "line": "266",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\mpu_armv7.h"
    },
    "name": "rowWordSize",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@120@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@223@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@250@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@285@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@318@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@359@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@387@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@486@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@552@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@634@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1770@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "62",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1862@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1967@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2046@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2137@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2239@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2330@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2434@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2551@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2643@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2735@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2838@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2932@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3013@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3107@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3201@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3283@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3365@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3459@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3585@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3642@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3688@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3756@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3991@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4012@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4037@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "97",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4660@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4801@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4896@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5185@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5213@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5269@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6617@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6733@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "15",
      "line": "196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6862@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "13",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7018@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7075@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7102@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7130@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "221",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7576@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7597@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7624@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "236",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7657@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7718@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "240",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "243",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "27",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "27",
      "line": "247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "28",
      "line": "248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "28",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "28",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "31",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "31",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "29",
      "line": "259",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Mbstatet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct _Mbstatet",
    "location": {
      "column": "3",
      "line": "299",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9575@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9648@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Dec",
    "display": "__va_list",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "members": [],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct __va_list",
    "location": {
      "column": "20",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@_Fpost",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct _Fpost",
    "location": {
      "column": "3",
      "line": "345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Fpost",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10462@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10540@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@893@macro@__STM32F4xx_RCC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_RCC_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "__STM32F4xx_RCC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_ClocksTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "41",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@SYSCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCLK_Frequency",
        "location": {
          "column": "12",
          "line": "43",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
        },
        "name": "SYSCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@HCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCLK_Frequency",
        "location": {
          "column": "12",
          "line": "44",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
        },
        "name": "HCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK1_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK1_Frequency",
        "location": {
          "column": "12",
          "line": "45",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
        },
        "name": "PCLK1_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK2_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK2_Frequency",
        "location": {
          "column": "12",
          "line": "46",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
        },
        "name": "PCLK2_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_41_9"
      },
      {
        "ID": "c:@T@RCC_ClocksTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_ClocksTypeDef",
        "location": {
          "column": "2",
          "line": "47",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
        },
        "name": "RCC_ClocksTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_41_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@1801@macro@RCC_HSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_OFF",
    "location": {
      "column": "9",
      "line": "58",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@1859@macro@RCC_HSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_ON",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@1917@macro@RCC_HSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_Bypass",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@1975@macro@IS_RCC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE",
    "location": {
      "column": "9",
      "line": "61",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2186@macro@RCC_LSE_LOWPOWER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_LOWPOWER_MODE",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_LOWPOWER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2243@macro@RCC_LSE_HIGHDRIVE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_HIGHDRIVE_MODE",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_HIGHDRIVE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2300@macro@IS_RCC_LSE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE_MODE",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_LSE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2531@macro@RCC_PLLSAIDivR_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2598@macro@RCC_PLLSAIDivR_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div4",
    "location": {
      "column": "9",
      "line": "82",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2665@macro@RCC_PLLSAIDivR_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div8",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2732@macro@RCC_PLLSAIDivR_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div16",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2799@macro@IS_RCC_PLLSAI_DIVR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAI_DIVR_VALUE",
    "location": {
      "column": "9",
      "line": "85",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAI_DIVR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3184@macro@RCC_PLLSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSI",
    "location": {
      "column": "9",
      "line": "96",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3249@macro@RCC_PLLSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE",
    "location": {
      "column": "9",
      "line": "97",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3314@macro@IS_RCC_PLL_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_SOURCE",
    "location": {
      "column": "9",
      "line": "98",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLL_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3456@macro@IS_RCC_PLLM_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLM_VALUE",
    "location": {
      "column": "9",
      "line": "100",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLM_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3506@macro@IS_RCC_PLLN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLN_VALUE",
    "location": {
      "column": "9",
      "line": "101",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3578@macro@IS_RCC_PLLP_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLP_VALUE",
    "location": {
      "column": "9",
      "line": "102",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLP_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3683@macro@IS_RCC_PLLQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLQ_VALUE",
    "location": {
      "column": "9",
      "line": "103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4048@macro@IS_RCC_PLLI2SN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SN_VALUE",
    "location": {
      "column": "9",
      "line": "108",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4123@macro@IS_RCC_PLLI2SR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SR_VALUE",
    "location": {
      "column": "9",
      "line": "109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4196@macro@IS_RCC_PLLI2SM_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SM_VALUE",
    "location": {
      "column": "9",
      "line": "110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SM_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4270@macro@IS_RCC_PLLI2SQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SQ_VALUE",
    "location": {
      "column": "9",
      "line": "111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4730@macro@IS_RCC_PLLSAIN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIN_VALUE",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5012@macro@IS_RCC_PLLSAIQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIQ_VALUE",
    "location": {
      "column": "9",
      "line": "123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5085@macro@IS_RCC_PLLSAIR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIR_VALUE",
    "location": {
      "column": "9",
      "line": "124",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5161@macro@IS_RCC_PLLSAI_DIVQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAI_DIVQ_VALUE",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAI_DIVQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5238@macro@IS_RCC_PLLI2S_DIVQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2S_DIVQ_VALUE",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2S_DIVQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@6576@macro@RCC_SYSCLKSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSI",
    "location": {
      "column": "9",
      "line": "155",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@6641@macro@RCC_SYSCLKSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSE",
    "location": {
      "column": "9",
      "line": "156",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@6706@macro@RCC_SYSCLKSource_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_PLLCLK",
    "location": {
      "column": "9",
      "line": "157",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@6771@macro@IS_RCC_SYSCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "158",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SYSCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7213@macro@RCC_SYSCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div1",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7278@macro@RCC_SYSCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div2",
    "location": {
      "column": "9",
      "line": "170",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7343@macro@RCC_SYSCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div4",
    "location": {
      "column": "9",
      "line": "171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7408@macro@RCC_SYSCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div8",
    "location": {
      "column": "9",
      "line": "172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7473@macro@RCC_SYSCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div16",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7538@macro@RCC_SYSCLK_Div64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div64",
    "location": {
      "column": "9",
      "line": "174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7603@macro@RCC_SYSCLK_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div128",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7668@macro@RCC_SYSCLK_Div256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div256",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7733@macro@RCC_SYSCLK_Div512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div512",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7798@macro@IS_RCC_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HCLK",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8311@macro@RCC_HCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div1",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8376@macro@RCC_HCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div2",
    "location": {
      "column": "9",
      "line": "191",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8441@macro@RCC_HCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div4",
    "location": {
      "column": "9",
      "line": "192",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8506@macro@RCC_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8571@macro@RCC_HCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div16",
    "location": {
      "column": "9",
      "line": "194",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8636@macro@IS_RCC_PCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PCLK",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8943@macro@RCC_IT_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSIRDY",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9001@macro@RCC_IT_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSERDY",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9059@macro@RCC_IT_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSIRDY",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9117@macro@RCC_IT_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSERDY",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9175@macro@RCC_IT_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLRDY",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9233@macro@RCC_IT_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9292@macro@RCC_IT_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLSAIRDY",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9350@macro@RCC_IT_CSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_CSS",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_CSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9410@macro@IS_RCC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_IT",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9486@macro@IS_RCC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_GET_IT",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9821@macro@IS_RCC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9942@macro@RCC_LSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_OFF",
    "location": {
      "column": "9",
      "line": "228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10000@macro@RCC_LSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_ON",
    "location": {
      "column": "9",
      "line": "229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10058@macro@RCC_LSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_Bypass",
    "location": {
      "column": "9",
      "line": "230",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10116@macro@IS_RCC_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE",
    "location": {
      "column": "9",
      "line": "231",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10322@macro@RCC_RTCCLKSource_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSE",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10387@macro@RCC_RTCCLKSource_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSI",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10452@macro@RCC_RTCCLKSource_HSE_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div2",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10517@macro@RCC_RTCCLKSource_HSE_Div3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div3",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10582@macro@RCC_RTCCLKSource_HSE_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div4",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10647@macro@RCC_RTCCLKSource_HSE_Div5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div5",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10712@macro@RCC_RTCCLKSource_HSE_Div6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div6",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10777@macro@RCC_RTCCLKSource_HSE_Div7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div7",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10842@macro@RCC_RTCCLKSource_HSE_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div8",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10907@macro@RCC_RTCCLKSource_HSE_Div9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div9",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10972@macro@RCC_RTCCLKSource_HSE_Div10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div10",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11037@macro@RCC_RTCCLKSource_HSE_Div11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div11",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11102@macro@RCC_RTCCLKSource_HSE_Div12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div12",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11167@macro@RCC_RTCCLKSource_HSE_Div13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div13",
    "location": {
      "column": "9",
      "line": "253",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11232@macro@RCC_RTCCLKSource_HSE_Div14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div14",
    "location": {
      "column": "9",
      "line": "254",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11297@macro@RCC_RTCCLKSource_HSE_Div15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div15",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11362@macro@RCC_RTCCLKSource_HSE_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div16",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11427@macro@RCC_RTCCLKSource_HSE_Div17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div17",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11492@macro@RCC_RTCCLKSource_HSE_Div18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div18",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11557@macro@RCC_RTCCLKSource_HSE_Div19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div19",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11622@macro@RCC_RTCCLKSource_HSE_Div20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div20",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11687@macro@RCC_RTCCLKSource_HSE_Div21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div21",
    "location": {
      "column": "9",
      "line": "261",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11752@macro@RCC_RTCCLKSource_HSE_Div22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div22",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11817@macro@RCC_RTCCLKSource_HSE_Div23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div23",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11882@macro@RCC_RTCCLKSource_HSE_Div24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div24",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11947@macro@RCC_RTCCLKSource_HSE_Div25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div25",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12012@macro@RCC_RTCCLKSource_HSE_Div26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div26",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12077@macro@RCC_RTCCLKSource_HSE_Div27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div27",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12142@macro@RCC_RTCCLKSource_HSE_Div28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div28",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12207@macro@RCC_RTCCLKSource_HSE_Div29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div29",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12272@macro@RCC_RTCCLKSource_HSE_Div30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div30",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12337@macro@RCC_RTCCLKSource_HSE_Div31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div31",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12402@macro@IS_RCC_RTCCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_RTCCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_RTCCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20359@macro@RCC_I2S2CLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_I2S2CLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2S2CLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20421@macro@RCC_I2S2CLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_I2S2CLKSource_Ext",
    "location": {
      "column": "9",
      "line": "427",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2S2CLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20485@macro@IS_RCC_I2SCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_I2SCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_I2SCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20714@macro@RCC_SAIACLKSource_PLLSAI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_PLLSAI",
    "location": {
      "column": "9",
      "line": "437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_PLLSAI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20783@macro@RCC_SAIACLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "438",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20852@macro@RCC_SAIACLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_Ext",
    "location": {
      "column": "9",
      "line": "439",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20923@macro@IS_RCC_SAIACLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SAIACLK_SOURCE",
    "location": {
      "column": "9",
      "line": "441",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SAIACLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21245@macro@RCC_SAIBCLKSource_PLLSAI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_PLLSAI",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_PLLSAI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21314@macro@RCC_SAIBCLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21383@macro@RCC_SAIBCLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_Ext",
    "location": {
      "column": "9",
      "line": "453",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21454@macro@IS_RCC_SAIBCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SAIBCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "455",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SAIBCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21892@macro@RCC_TIMPrescDesactivated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_TIMPrescDesactivated",
    "location": {
      "column": "9",
      "line": "466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMPrescDesactivated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21954@macro@RCC_TIMPrescActivated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_TIMPrescActivated",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMPrescActivated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@22018@macro@IS_RCC_TIMCLK_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_TIMCLK_PRESCALER",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_TIMCLK_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28008@macro@RCC_AHB1Periph_GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOA",
    "location": {
      "column": "9",
      "line": "621",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28073@macro@RCC_AHB1Periph_GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOB",
    "location": {
      "column": "9",
      "line": "622",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28138@macro@RCC_AHB1Periph_GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOC",
    "location": {
      "column": "9",
      "line": "623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28203@macro@RCC_AHB1Periph_GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOD",
    "location": {
      "column": "9",
      "line": "624",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28268@macro@RCC_AHB1Periph_GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOE",
    "location": {
      "column": "9",
      "line": "625",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28333@macro@RCC_AHB1Periph_GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOF",
    "location": {
      "column": "9",
      "line": "626",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28398@macro@RCC_AHB1Periph_GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOG",
    "location": {
      "column": "9",
      "line": "627",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28463@macro@RCC_AHB1Periph_GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOH",
    "location": {
      "column": "9",
      "line": "628",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28528@macro@RCC_AHB1Periph_GPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOI",
    "location": {
      "column": "9",
      "line": "629",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28594@macro@RCC_AHB1Periph_GPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOJ",
    "location": {
      "column": "9",
      "line": "630",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28659@macro@RCC_AHB1Periph_GPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOK",
    "location": {
      "column": "9",
      "line": "631",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28724@macro@RCC_AHB1Periph_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_CRC",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28789@macro@RCC_AHB1Periph_FLITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_FLITF",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_FLITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28854@macro@RCC_AHB1Periph_SRAM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM1",
    "location": {
      "column": "9",
      "line": "634",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28919@macro@RCC_AHB1Periph_SRAM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM2",
    "location": {
      "column": "9",
      "line": "635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28984@macro@RCC_AHB1Periph_BKPSRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_BKPSRAM",
    "location": {
      "column": "9",
      "line": "636",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_BKPSRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29049@macro@RCC_AHB1Periph_SRAM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM3",
    "location": {
      "column": "9",
      "line": "637",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29114@macro@RCC_AHB1Periph_CCMDATARAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_CCMDATARAMEN",
    "location": {
      "column": "9",
      "line": "638",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_CCMDATARAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29179@macro@RCC_AHB1Periph_DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA1",
    "location": {
      "column": "9",
      "line": "639",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29244@macro@RCC_AHB1Periph_DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA2",
    "location": {
      "column": "9",
      "line": "640",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29309@macro@RCC_AHB1Periph_DMA2D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA2D",
    "location": {
      "column": "9",
      "line": "641",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA2D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29374@macro@RCC_AHB1Periph_ETH_MAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC",
    "location": {
      "column": "9",
      "line": "642",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29439@macro@RCC_AHB1Periph_ETH_MAC_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_Tx",
    "location": {
      "column": "9",
      "line": "643",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29504@macro@RCC_AHB1Periph_ETH_MAC_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_Rx",
    "location": {
      "column": "9",
      "line": "644",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29569@macro@RCC_AHB1Periph_ETH_MAC_PTP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_PTP",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_PTP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29634@macro@RCC_AHB1Periph_OTG_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_OTG_HS",
    "location": {
      "column": "9",
      "line": "646",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_OTG_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29699@macro@RCC_AHB1Periph_OTG_HS_ULPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_OTG_HS_ULPI",
    "location": {
      "column": "9",
      "line": "647",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_OTG_HS_ULPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29881@macro@IS_RCC_AHB1_CLOCK_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_CLOCK_PERIPH",
    "location": {
      "column": "9",
      "line": "651",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_CLOCK_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29981@macro@IS_RCC_AHB1_RESET_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_RESET_PERIPH",
    "location": {
      "column": "9",
      "line": "652",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_RESET_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30080@macro@IS_RCC_AHB1_LPMODE_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_LPMODE_PERIPH",
    "location": {
      "column": "9",
      "line": "653",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_LPMODE_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30260@macro@RCC_AHB2Periph_DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_DCMI",
    "location": {
      "column": "9",
      "line": "662",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30325@macro@RCC_AHB2Periph_CRYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_CRYP",
    "location": {
      "column": "9",
      "line": "663",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_CRYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30390@macro@RCC_AHB2Periph_HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_HASH",
    "location": {
      "column": "9",
      "line": "664",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30624@macro@RCC_AHB2Periph_RNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_RNG",
    "location": {
      "column": "9",
      "line": "666",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_RNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30775@macro@RCC_AHB2Periph_OTG_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_OTG_FS",
    "location": {
      "column": "9",
      "line": "668",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_OTG_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30840@macro@IS_RCC_AHB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB2_PERIPH",
    "location": {
      "column": "9",
      "line": "669",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31039@macro@RCC_AHB3Periph_FSMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3Periph_FSMC",
    "location": {
      "column": "9",
      "line": "678",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3Periph_FSMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31106@macro@IS_RCC_AHB3_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB3_PERIPH",
    "location": {
      "column": "9",
      "line": "679",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB3_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32240@macro@RCC_APB1Periph_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM2",
    "location": {
      "column": "9",
      "line": "706",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32305@macro@RCC_APB1Periph_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM3",
    "location": {
      "column": "9",
      "line": "707",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32370@macro@RCC_APB1Periph_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM4",
    "location": {
      "column": "9",
      "line": "708",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32435@macro@RCC_APB1Periph_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM5",
    "location": {
      "column": "9",
      "line": "709",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32500@macro@RCC_APB1Periph_TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM6",
    "location": {
      "column": "9",
      "line": "710",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32565@macro@RCC_APB1Periph_TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM7",
    "location": {
      "column": "9",
      "line": "711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32630@macro@RCC_APB1Periph_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM12",
    "location": {
      "column": "9",
      "line": "712",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32695@macro@RCC_APB1Periph_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM13",
    "location": {
      "column": "9",
      "line": "713",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32760@macro@RCC_APB1Periph_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM14",
    "location": {
      "column": "9",
      "line": "714",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32989@macro@RCC_APB1Periph_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_WWDG",
    "location": {
      "column": "9",
      "line": "718",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33054@macro@RCC_APB1Periph_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI2",
    "location": {
      "column": "9",
      "line": "719",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33119@macro@RCC_APB1Periph_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI3",
    "location": {
      "column": "9",
      "line": "720",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33302@macro@RCC_APB1Periph_USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART2",
    "location": {
      "column": "9",
      "line": "724",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33367@macro@RCC_APB1Periph_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART3",
    "location": {
      "column": "9",
      "line": "725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33432@macro@RCC_APB1Periph_UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART4",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33497@macro@RCC_APB1Periph_UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART5",
    "location": {
      "column": "9",
      "line": "727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33562@macro@RCC_APB1Periph_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C1",
    "location": {
      "column": "9",
      "line": "728",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33627@macro@RCC_APB1Periph_I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C2",
    "location": {
      "column": "9",
      "line": "729",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33692@macro@RCC_APB1Periph_I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C3",
    "location": {
      "column": "9",
      "line": "730",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33984@macro@RCC_APB1Periph_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN1",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34049@macro@RCC_APB1Periph_CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN2",
    "location": {
      "column": "9",
      "line": "735",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34357@macro@RCC_APB1Periph_PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_PWR",
    "location": {
      "column": "9",
      "line": "742",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34422@macro@RCC_APB1Periph_DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_DAC",
    "location": {
      "column": "9",
      "line": "743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34487@macro@RCC_APB1Periph_UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART7",
    "location": {
      "column": "9",
      "line": "744",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34552@macro@RCC_APB1Periph_UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART8",
    "location": {
      "column": "9",
      "line": "745",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34617@macro@IS_RCC_APB1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB1_PERIPH",
    "location": {
      "column": "9",
      "line": "746",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34787@macro@RCC_APB2Periph_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM1",
    "location": {
      "column": "9",
      "line": "754",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34852@macro@RCC_APB2Periph_TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM8",
    "location": {
      "column": "9",
      "line": "755",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34917@macro@RCC_APB2Periph_USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_USART1",
    "location": {
      "column": "9",
      "line": "756",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34982@macro@RCC_APB2Periph_USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_USART6",
    "location": {
      "column": "9",
      "line": "757",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35047@macro@RCC_APB2Periph_ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC",
    "location": {
      "column": "9",
      "line": "758",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35112@macro@RCC_APB2Periph_ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC1",
    "location": {
      "column": "9",
      "line": "759",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35177@macro@RCC_APB2Periph_ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC2",
    "location": {
      "column": "9",
      "line": "760",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35242@macro@RCC_APB2Periph_ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC3",
    "location": {
      "column": "9",
      "line": "761",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35307@macro@RCC_APB2Periph_SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SDIO",
    "location": {
      "column": "9",
      "line": "762",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35372@macro@RCC_APB2Periph_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI1",
    "location": {
      "column": "9",
      "line": "763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35437@macro@RCC_APB2Periph_SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI4",
    "location": {
      "column": "9",
      "line": "764",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35502@macro@RCC_APB2Periph_SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SYSCFG",
    "location": {
      "column": "9",
      "line": "765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35567@macro@RCC_APB2Periph_EXTIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_EXTIT",
    "location": {
      "column": "9",
      "line": "766",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_EXTIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35632@macro@RCC_APB2Periph_TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM9",
    "location": {
      "column": "9",
      "line": "767",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35697@macro@RCC_APB2Periph_TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM10",
    "location": {
      "column": "9",
      "line": "768",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35762@macro@RCC_APB2Periph_TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM11",
    "location": {
      "column": "9",
      "line": "769",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35827@macro@RCC_APB2Periph_SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI5",
    "location": {
      "column": "9",
      "line": "770",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35892@macro@RCC_APB2Periph_SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI6",
    "location": {
      "column": "9",
      "line": "771",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35957@macro@RCC_APB2Periph_SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SAI1",
    "location": {
      "column": "9",
      "line": "772",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36186@macro@RCC_APB2Periph_LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_LTDC",
    "location": {
      "column": "9",
      "line": "776",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36819@macro@RCC_APB2Periph_DFSDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_DFSDM",
    "location": {
      "column": "9",
      "line": "790",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_DFSDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36886@macro@IS_RCC_APB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_PERIPH",
    "location": {
      "column": "9",
      "line": "792",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36980@macro@IS_RCC_APB2_RESET_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_RESET_PERIPH",
    "location": {
      "column": "9",
      "line": "793",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB2_RESET_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37165@macro@RCC_MCO1Source_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_HSI",
    "location": {
      "column": "9",
      "line": "802",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37230@macro@RCC_MCO1Source_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_LSE",
    "location": {
      "column": "9",
      "line": "803",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37295@macro@RCC_MCO1Source_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_HSE",
    "location": {
      "column": "9",
      "line": "804",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37360@macro@RCC_MCO1Source_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_PLLCLK",
    "location": {
      "column": "9",
      "line": "805",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37425@macro@RCC_MCO1Div_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_1",
    "location": {
      "column": "9",
      "line": "806",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37490@macro@RCC_MCO1Div_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_2",
    "location": {
      "column": "9",
      "line": "807",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37555@macro@RCC_MCO1Div_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_3",
    "location": {
      "column": "9",
      "line": "808",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37620@macro@RCC_MCO1Div_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_4",
    "location": {
      "column": "9",
      "line": "809",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37685@macro@RCC_MCO1Div_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_5",
    "location": {
      "column": "9",
      "line": "810",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37750@macro@IS_RCC_MCO1SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO1SOURCE",
    "location": {
      "column": "9",
      "line": "811",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO1SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38006@macro@IS_RCC_MCO1DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO1DIV",
    "location": {
      "column": "9",
      "line": "814",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO1DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38324@macro@RCC_MCO2Source_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_SYSCLK",
    "location": {
      "column": "9",
      "line": "824",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38389@macro@RCC_MCO2Source_PLLI2SCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_PLLI2SCLK",
    "location": {
      "column": "9",
      "line": "825",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_PLLI2SCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38454@macro@RCC_MCO2Source_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_HSE",
    "location": {
      "column": "9",
      "line": "826",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38519@macro@RCC_MCO2Source_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_PLLCLK",
    "location": {
      "column": "9",
      "line": "827",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38584@macro@RCC_MCO2Div_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_1",
    "location": {
      "column": "9",
      "line": "828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38649@macro@RCC_MCO2Div_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_2",
    "location": {
      "column": "9",
      "line": "829",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38714@macro@RCC_MCO2Div_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_3",
    "location": {
      "column": "9",
      "line": "830",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38779@macro@RCC_MCO2Div_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_4",
    "location": {
      "column": "9",
      "line": "831",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38844@macro@RCC_MCO2Div_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_5",
    "location": {
      "column": "9",
      "line": "832",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38909@macro@IS_RCC_MCO2SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO2SOURCE",
    "location": {
      "column": "9",
      "line": "833",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO2SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39173@macro@IS_RCC_MCO2DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO2DIV",
    "location": {
      "column": "9",
      "line": "836",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO2DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39497@macro@RCC_FLAG_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSIRDY",
    "location": {
      "column": "9",
      "line": "846",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39555@macro@RCC_FLAG_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSERDY",
    "location": {
      "column": "9",
      "line": "847",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39613@macro@RCC_FLAG_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLRDY",
    "location": {
      "column": "9",
      "line": "848",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39671@macro@RCC_FLAG_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "849",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39729@macro@RCC_FLAG_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLSAIRDY",
    "location": {
      "column": "9",
      "line": "850",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39787@macro@RCC_FLAG_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSERDY",
    "location": {
      "column": "9",
      "line": "851",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39845@macro@RCC_FLAG_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSIRDY",
    "location": {
      "column": "9",
      "line": "852",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39903@macro@RCC_FLAG_BORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_BORRST",
    "location": {
      "column": "9",
      "line": "853",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_BORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39961@macro@RCC_FLAG_PINRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PINRST",
    "location": {
      "column": "9",
      "line": "854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PINRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40019@macro@RCC_FLAG_PORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PORRST",
    "location": {
      "column": "9",
      "line": "855",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40077@macro@RCC_FLAG_SFTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_SFTRST",
    "location": {
      "column": "9",
      "line": "856",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_SFTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40135@macro@RCC_FLAG_IWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_IWDGRST",
    "location": {
      "column": "9",
      "line": "857",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_IWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40193@macro@RCC_FLAG_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_WWDGRST",
    "location": {
      "column": "9",
      "line": "858",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40251@macro@RCC_FLAG_LPWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LPWRRST",
    "location": {
      "column": "9",
      "line": "859",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LPWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40311@macro@IS_RCC_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_FLAG",
    "location": {
      "column": "9",
      "line": "861",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40970@macro@IS_RCC_CALIBRATION_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CALIBRATION_VALUE",
    "location": {
      "column": "9",
      "line": "869",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_CALIBRATION_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "13",
      "line": "882",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "13",
      "line": "882",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "885",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "886",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "13",
      "line": "887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "13",
      "line": "887",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "888",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "889",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "890",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "892",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "902",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SConfig(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SConfig(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "905",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "917",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAIConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAIConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAIConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAIConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "925",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "928",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO1Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO1Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO2Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO2Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "930",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "933",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "13",
      "line": "934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "13",
      "line": "934",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "935",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "936",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "937",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "13",
      "line": "938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "13",
      "line": "938",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "941",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_I2SCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_I2SCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2SCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_I2SCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_I2SCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "957",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2SCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockACLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockACLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockACLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockACLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockACLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockACLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockBCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockBCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockBCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockBCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockBCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "962",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockBCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLI2SClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLI2SClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLI2SClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLI2SClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLI2SClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "965",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLI2SClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLSAIClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLSAIClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLSAIClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLSAIClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLSAIClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "966",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLSAIClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LTDCCLKDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LTDCCLKDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LTDCCLKDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LTDCCLKDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LTDCCLKDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "973",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LTDCCLKDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_TIMCLKPresConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_TIMCLKPresConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMCLKPresConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_TIMCLKPresConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_TIMCLKPresConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "974",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMCLKPresConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "976",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "977",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "978",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "979",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "980",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "982",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "983",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "984",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "985",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "988",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "989",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "990",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "991",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "992",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEModeConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEModeConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "995",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "1039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "1039",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1040",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "13",
      "line": "1041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "13",
      "line": "1041",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1042",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "13",
      "line": "1043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "13",
      "line": "1043",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@75@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@524@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@680@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@831@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@984@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1095@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1270@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1353@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1479@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1833@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1958@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "11",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2082@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2206@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2267@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2380@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "11",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2464@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2511@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "11",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2871@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2921@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "97",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2971@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3119@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "11",
      "line": "103",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3180@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3609@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4021@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "124",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4067@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4119@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4168@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@rcc_clocks",
    "What": "Variable",
    "defdec": "Dec",
    "display": "rcc_clocks",
    "location": {
      "column": "19",
      "line": "3",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\Sys_Init.c"
    },
    "name": "rcc_clocks",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@Sys_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void Sys_Init(void)",
    "location": {
      "column": "6",
      "line": "7",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\Sys_Init.c"
    },
    "name": "Sys_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1169@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3035@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3448@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4471@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4649@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5493@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6974@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7889@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8492@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9338@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10025@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10673@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11257@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11840@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12026@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12745@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12836@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13453@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13636@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14183@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14573@macro@_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "location": {
      "column": "13",
      "line": "458",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15142@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "485",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16042@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "515",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16406@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16880@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "562",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@17280@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "579",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@17335@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "580",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_conf.h@883@macro@__STM32F4xx_CONF_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CONF_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx_conf.h"
    },
    "name": "__STM32F4xx_CONF_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_conf.h@5417@macro@assert_param",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert_param",
    "location": {
      "column": "11",
      "line": "160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\stm32f4xx_conf.h"
    },
    "name": "assert_param",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1196@macro@__CMSIS_VERSION_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_VERSION_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_version.h"
    },
    "name": "__CMSIS_VERSION_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1256@macro@__CM_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_MAIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1375@macro@__CM_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "36",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_SUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1493@macro@__CM_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1402@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:Sys_Init.h@28@macro@SYS_INIT_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYS_INIT_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\Sys_Init.h"
    },
    "name": "SYS_INIT_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@Sys_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void Sys_Init(void)",
    "location": {
      "column": "6",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\Sys_Init.h"
    },
    "name": "Sys_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@Sys_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void Sys_Init(void)",
    "location": {
      "column": "6",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\Sys_Init.h"
    },
    "name": "Sys_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_compiler.h@978@macro@__CMSIS_COMPILER_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_COMPILER_H",
    "location": {
      "column": "9",
      "line": "26",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\CMSIS\\Core\\Include\\cmsis_compiler.h"
    },
    "name": "__CMSIS_COMPILER_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.h@954@macro@__SYSTEM_STM32F4XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F4XX_H",
    "location": {
      "column": "9",
      "line": "33",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "__SYSTEM_STM32F4XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "54",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "54",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "83",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "83",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "84",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "84",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "10",
      "line": "137",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "AHBPrescTable",
    "location": {
      "column": "15",
      "line": "138",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "AHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "APBPrescTable",
    "location": {
      "column": "15",
      "line": "139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "APBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "167",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "6",
      "line": "220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@8544@F@SystemCoreClockUpdate@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@8544@F@SystemCoreClockUpdate@pllvco",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllvco",
    "location": {
      "column": "21",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "pllvco",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@8544@F@SystemCoreClockUpdate@pllp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllp",
    "location": {
      "column": "33",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "pllp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@8544@F@SystemCoreClockUpdate@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "43",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@8544@F@SystemCoreClockUpdate@pllm",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllm",
    "location": {
      "column": "58",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Config\\system_stm32f4xx.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@105@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:Delay.h@25@macro@DELAY_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DELAY_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.h"
    },
    "name": "DELAY_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_ms",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_ms(const uint32_t)",
    "location": {
      "column": "6",
      "line": "9",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.h"
    },
    "name": "_delay_ms",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_ms",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_ms(const uint32_t)",
    "location": {
      "column": "6",
      "line": "9",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.h"
    },
    "name": "_delay_ms",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_us",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_us(const uint32_t)",
    "location": {
      "column": "6",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.h"
    },
    "name": "_delay_us",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_us",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_us(const uint32_t)",
    "location": {
      "column": "6",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.h"
    },
    "name": "_delay_us",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_us",
    "What": "Function",
    "defdec": "Def",
    "display": "void _delay_us(const uint32_t)",
    "location": {
      "column": "6",
      "line": "4",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.c"
    },
    "name": "_delay_us",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_ms",
    "What": "Function",
    "defdec": "Def",
    "display": "void _delay_ms(const uint32_t)",
    "location": {
      "column": "6",
      "line": "16",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\Delay\\Delay.c"
    },
    "name": "_delay_ms",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:assert.h@1249@macro@static_assert",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "static_assert",
    "location": {
      "column": "11",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "static_assert",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__aeabi_assert",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __aeabi_assert(const char *, const char *, int)",
    "location": {
      "column": "23",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "__aeabi_assert",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_ReportAssert",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_ReportAssert(const char *, const char *, const char *, const char *)",
    "location": {
      "column": "21",
      "line": "50",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "__iar_ReportAssert",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_EmptyStepPoint",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_EmptyStepPoint(void)",
    "location": {
      "column": "21",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "__iar_EmptyStepPoint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:assert.h@2057@macro@_STEPPOINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STEPPOINT",
    "location": {
      "column": "13",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "_STEPPOINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:assert.h@2171@macro@__FUNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FUNC",
    "location": {
      "column": "13",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "__FUNC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:assert.h@2233@macro@__CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CALL",
    "location": {
      "column": "13",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "__CALL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:assert.h@2638@macro@assert",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert",
    "location": {
      "column": "13",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\assert.h"
    },
    "name": "assert",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@326@macro@_DLIB_PRODUCTS_STRING_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_STRING_H_",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_PRODUCTS_STRING_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@944@macro@_DLIB_STRING_SKIP_INLINE_MEMCHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_MEMCHR",
    "location": {
      "column": "11",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_MEMCHR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@987@macro@_DLIB_STRING_SKIP_INLINE_MEMCMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_MEMCMP",
    "location": {
      "column": "11",
      "line": "39",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_MEMCMP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1030@macro@_DLIB_STRING_SKIP_INLINE_STRCHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_STRCHR",
    "location": {
      "column": "11",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_STRCHR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1073@macro@_DLIB_STRING_SKIP_INLINE_STRCMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_STRCMP",
    "location": {
      "column": "11",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_STRCMP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1116@macro@_DLIB_STRING_SKIP_INLINE_STRLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_STRLEN",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_STRLEN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1159@macro@_DLIB_STRING_SKIP_INLINE_STRNCPY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_STRNCPY",
    "location": {
      "column": "11",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_STRNCPY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1356@macro@_DLIB_STRING_SKIP_INLINE_MEMCPY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_MEMCPY",
    "location": {
      "column": "11",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_MEMCPY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memcpy",
    "What": "Function",
    "defdec": "Def",
    "display": "void * memcpy(void *, const void *, size_t)",
    "location": {
      "column": "40",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "memcpy",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1579@macro@_DLIB_STRING_SKIP_INLINE_MEMMOVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_MEMMOVE",
    "location": {
      "column": "11",
      "line": "62",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_MEMMOVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memmove",
    "What": "Function",
    "defdec": "Def",
    "display": "void * memmove(void *, const void *, size_t)",
    "location": {
      "column": "40",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "memmove",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_string.h@1805@macro@_DLIB_STRING_SKIP_INLINE_MEMSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRING_SKIP_INLINE_MEMSET",
    "location": {
      "column": "11",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "_DLIB_STRING_SKIP_INLINE_MEMSET",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memset",
    "What": "Function",
    "defdec": "Def",
    "display": "void * memset(void *, int, size_t)",
    "location": {
      "column": "37",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_string.h"
    },
    "name": "memset",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SPI_InitStruct",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SPI_InitStruct",
    "location": {
      "column": "17",
      "line": "3",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI_InitStruct",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SPI1_Instance",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SPI1_Instance",
    "location": {
      "column": "21",
      "line": "4",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI1_Instance",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SPI2_Instance",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SPI2_Instance",
    "location": {
      "column": "21",
      "line": "5",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI2_Instance",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SPI3_Instance",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SPI3_Instance",
    "location": {
      "column": "21",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI3_Instance",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPIx_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPIx_Init(SPI_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "9",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPIx_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Transmit",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus SPI_Transmit(SPI_TypeDef *, const uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "68",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI_Transmit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Receive",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus SPI_Receive(SPI_TypeDef *, uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "118",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.c"
    },
    "name": "SPI_Receive",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3044@macro@RCC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OFFSET",
    "location": {
      "column": "9",
      "line": "66",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3169@macro@CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OFFSET",
    "location": {
      "column": "9",
      "line": "69",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3224@macro@HSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSION_BitNumber",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "HSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3264@macro@CR_HSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSION_BB",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_HSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3398@macro@CSSON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSSON_BitNumber",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CSSON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3438@macro@CR_CSSON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_CSSON_BB",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_CSSON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3572@macro@PLLON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLON_BitNumber",
    "location": {
      "column": "9",
      "line": "76",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "PLLON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3612@macro@CR_PLLON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLLON_BB",
    "location": {
      "column": "9",
      "line": "77",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_PLLON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3749@macro@PLLI2SON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLI2SON_BitNumber",
    "location": {
      "column": "9",
      "line": "79",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "PLLI2SON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3789@macro@CR_PLLI2SON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLLI2SON_BB",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_PLLI2SON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3931@macro@PLLSAION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLSAION_BitNumber",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "PLLSAION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@3971@macro@CR_PLLSAION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLLSAION_BB",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_PLLSAION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4139@macro@CFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CFGR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4194@macro@I2SSRC_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2SSRC_BitNumber",
    "location": {
      "column": "9",
      "line": "89",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "I2SSRC_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4234@macro@CFGR_I2SSRC_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_I2SSRC_BB",
    "location": {
      "column": "9",
      "line": "90",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CFGR_I2SSRC_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4401@macro@BDCR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_OFFSET",
    "location": {
      "column": "9",
      "line": "94",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "BDCR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4456@macro@RTCEN_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTCEN_BitNumber",
    "location": {
      "column": "9",
      "line": "95",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RTCEN_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4496@macro@BDCR_RTCEN_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_RTCEN_BB",
    "location": {
      "column": "9",
      "line": "96",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "BDCR_RTCEN_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4632@macro@BDRST_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDRST_BitNumber",
    "location": {
      "column": "9",
      "line": "98",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "BDRST_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4672@macro@BDCR_BDRST_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_BDRST_BB",
    "location": {
      "column": "9",
      "line": "99",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "BDCR_BDRST_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4837@macro@CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "103",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CSR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4892@macro@LSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSION_BitNumber",
    "location": {
      "column": "9",
      "line": "104",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "LSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@4932@macro@CSR_LSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_LSION_BB",
    "location": {
      "column": "9",
      "line": "105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CSR_LSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5101@macro@DCKCFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCKCFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "109",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "DCKCFGR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5156@macro@TIMPRE_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIMPRE_BitNumber",
    "location": {
      "column": "9",
      "line": "110",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "TIMPRE_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5196@macro@DCKCFGR_TIMPRE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCKCFGR_TIMPRE_BB",
    "location": {
      "column": "9",
      "line": "111",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "DCKCFGR_TIMPRE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5331@macro@RCC_CFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_CFGR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5926@macro@CFGR_MCO2_RESET_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_MCO2_RESET_MASK",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CFGR_MCO2_RESET_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@5984@macro@CFGR_MCO1_RESET_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_MCO1_RESET_MASK",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CFGR_MCO1_RESET_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@6065@macro@FLAG_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLAG_MASK",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "FLAG_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@6171@macro@CR_BYTE3_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_BYTE3_ADDRESS",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CR_BYTE3_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@6284@macro@CIR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CIR_BYTE2_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@6412@macro@CIR_BYTE3_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE3_ADDRESS",
    "location": {
      "column": "9",
      "line": "139",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "CIR_BYTE3_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@6520@macro@BDCR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_ADDRESS",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "BDCR_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@APBAHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "APBAHBPrescTable",
    "location": {
      "column": "20",
      "line": "146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "APBAHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "218",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSEConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_HSEConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "301",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@14249@F@RCC_WaitForHSEStartUp@startupcounter",
    "What": "Variable",
    "defdec": "Def",
    "display": "startupcounter",
    "location": {
      "column": "17",
      "line": "303",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "startupcounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@14286@F@RCC_WaitForHSEStartUp@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "15",
      "line": "304",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@14317@F@RCC_WaitForHSEStartUp@hsestatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "hsestatus",
    "location": {
      "column": "14",
      "line": "305",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "hsestatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "332",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@15211@F@RCC_AdjustHSICalibrationValue@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "334",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "368",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_HSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "393",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_LSEConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_LSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "532",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "556",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLI2SConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "586",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLI2SConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLI2SCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "725",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLI2SCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAIConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLSAIConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "834",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLSAIConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAICmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLSAICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "854",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PLLSAICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "872",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO1Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_MCO1Config(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "897",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_MCO1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@40871@F@RCC_MCO1Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "899",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO2Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_MCO2Config(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "942",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_MCO2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@42882@F@RCC_MCO2Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "944",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1142",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@56381@F@RCC_SYSCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "1171",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_HCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@58478@F@RCC_HCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "1227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PCLK1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@59405@F@RCC_PCLK1Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1229",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "1258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_PCLK2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@60328@F@RCC_PCLK2Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "1310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@presc",
    "What": "Variable",
    "defdec": "Dec",
    "display": "presc",
    "location": {
      "column": "21",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "presc",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@pllvco",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllvco",
    "location": {
      "column": "32",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "pllvco",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@pllp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllp",
    "location": {
      "column": "44",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "pllp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "54",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@62599@F@RCC_GetClocksFreq@pllm",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllm",
    "location": {
      "column": "69",
      "line": "1312",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@68632@F@RCC_RTCCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "1495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "1512",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_I2SCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_I2SCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1700",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_I2SCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockACLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SAIBlockACLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1727",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_SAIBlockACLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@79131@F@RCC_SAIBlockACLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1729",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockBCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SAIBlockBCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1763",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_SAIBlockBCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@80501@F@RCC_SAIBlockBCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1765",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLI2SClkDivConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SAIPLLI2SClkDivConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1796",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_SAIPLLI2SClkDivConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@81558@F@RCC_SAIPLLI2SClkDivConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1798",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLSAIClkDivConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SAIPLLSAIClkDivConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1828",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_SAIPLLSAIClkDivConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@82494@F@RCC_SAIPLLSAIClkDivConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1830",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LTDCCLKDivConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LTDCCLKDivConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "1927",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_LTDCCLKDivConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@85466@F@RCC_LTDCCLKDivConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "1929",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_TIMCLKPresConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_TIMCLKPresConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "2055",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_TIMCLKPresConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2097",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB1PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB2PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB3PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB3PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2268",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2310",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB1PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2339",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB2PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB3PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB3PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2420",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB1PeriphClockLPModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2548",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB2PeriphClockLPModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHB3PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2578",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_AHB3PeriphClockLPModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2635",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB1PeriphClockLPModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2687",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_APB2PeriphClockLPModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEModeConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSEModeConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "2711",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_LSEModeConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "3023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "3060",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@133221@F@RCC_GetFlagStatus@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "3062",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@133242@F@RCC_GetFlagStatus@statusreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "statusreg",
    "location": {
      "column": "12",
      "line": "3063",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "statusreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@133269@F@RCC_GetFlagStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "3064",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "3105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.c@135228@F@RCC_GetITStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "12",
      "line": "3127",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "3159",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_rcc.c"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@102@macro@_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDLIB",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Mbcurmax",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t __iar_Mbcurmax(void)",
    "location": {
      "column": "25",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "__iar_Mbcurmax",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@691@macro@MB_CUR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MB_CUR_MAX",
    "location": {
      "column": "11",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "MB_CUR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@780@macro@NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL",
    "location": {
      "column": "11",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@811@macro@EXIT_FAILURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXIT_FAILURE",
    "location": {
      "column": "9",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "EXIT_FAILURE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@838@macro@EXIT_SUCCESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXIT_SUCCESS",
    "location": {
      "column": "9",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "EXIT_SUCCESS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@892@macro@RAND_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RAND_MAX",
    "location": {
      "column": "11",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "RAND_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@1018@macro@_WCHART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCHART",
    "location": {
      "column": "11",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "_WCHART",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@T@wchar_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Wchart",
    "location": {
      "column": "19",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "wchar_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@div_t",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "members": [
      {
        "ID": "c:@SA@div_t@FI@quot",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "quot",
        "location": {
          "column": "7",
          "line": "57",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "quot",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_55_9"
      },
      {
        "ID": "c:@SA@div_t@FI@rem",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "rem",
        "location": {
          "column": "7",
          "line": "58",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "rem",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_55_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@div_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct div_t",
    "location": {
      "column": "3",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "div_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ldiv_t",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "members": [
      {
        "ID": "c:@SA@ldiv_t@FI@quot",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "quot",
        "location": {
          "column": "8",
          "line": "63",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "quot",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_61_9"
      },
      {
        "ID": "c:@SA@ldiv_t@FI@rem",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "rem",
        "location": {
          "column": "8",
          "line": "64",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "rem",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_61_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@ldiv_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ldiv_t",
    "location": {
      "column": "3",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "ldiv_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@lldiv_t",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "11",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "members": [
      {
        "ID": "c:@SA@lldiv_t@FI@quot",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "quot",
        "location": {
          "column": "15",
          "line": "70",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "quot",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_68_11"
      },
      {
        "ID": "c:@SA@lldiv_t@FI@rem",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "rem",
        "location": {
          "column": "15",
          "line": "71",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
        },
        "name": "rem",
        "origin": "system_include",
        "scope": "_anonymous_stdlib_h_68_11"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@lldiv_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct lldiv_t",
    "location": {
      "column": "5",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "lldiv_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@atexit",
    "What": "Function",
    "defdec": "Dec",
    "display": "int atexit(void (*)(void))",
    "location": {
      "column": "32",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "atexit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@at_quick_exit",
    "What": "Function",
    "defdec": "Dec",
    "display": "int at_quick_exit(void (*)(void))",
    "location": {
      "column": "32",
      "line": "91",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "at_quick_exit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@_Exit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _Exit(int)",
    "location": {
      "column": "32",
      "line": "92",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "_Exit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@quick_exit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void quick_exit(int)",
    "location": {
      "column": "32",
      "line": "93",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "quick_exit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@exit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void exit(int)",
    "location": {
      "column": "32",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "exit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@getenv",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * getenv(const char *)",
    "location": {
      "column": "32",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "getenv",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@system",
    "What": "Function",
    "defdec": "Dec",
    "display": "int system(const char *)",
    "location": {
      "column": "32",
      "line": "97",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "system",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@aligned_alloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * aligned_alloc(size_t, size_t)",
    "location": {
      "column": "39",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "aligned_alloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@abort",
    "What": "Function",
    "defdec": "Dec",
    "display": "void abort(void)",
    "location": {
      "column": "39",
      "line": "104",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "abort",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@abs",
    "What": "Function",
    "defdec": "Dec",
    "display": "int abs(int)",
    "location": {
      "column": "39",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "abs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@calloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * calloc(size_t, size_t)",
    "location": {
      "column": "39",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "calloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@div",
    "What": "Function",
    "defdec": "Dec",
    "display": "div_t div(int, int)",
    "location": {
      "column": "39",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "div",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@free",
    "What": "Function",
    "defdec": "Dec",
    "display": "void free(void *)",
    "location": {
      "column": "39",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "free",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@labs",
    "What": "Function",
    "defdec": "Dec",
    "display": "long labs(long)",
    "location": {
      "column": "39",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "labs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@ldiv",
    "What": "Function",
    "defdec": "Dec",
    "display": "ldiv_t ldiv(long, long)",
    "location": {
      "column": "39",
      "line": "110",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "ldiv",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@llabs",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long llabs(long long)",
    "location": {
      "column": "39",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "llabs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@lldiv",
    "What": "Function",
    "defdec": "Dec",
    "display": "lldiv_t lldiv(long long, long long)",
    "location": {
      "column": "39",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "lldiv",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@fabs",
    "What": "Function",
    "defdec": "Dec",
    "display": "double fabs(double)",
    "location": {
      "column": "39",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "fabs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@fabsf",
    "What": "Function",
    "defdec": "Dec",
    "display": "float fabsf(float)",
    "location": {
      "column": "39",
      "line": "116",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "fabsf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@fabsl",
    "What": "Function",
    "defdec": "Dec",
    "display": "long double fabsl(long double)",
    "location": {
      "column": "41",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "fabsl",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * malloc(size_t)",
    "location": {
      "column": "39",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@mblen",
    "What": "Function",
    "defdec": "Dec",
    "display": "int mblen(const char *, size_t)",
    "location": {
      "column": "39",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "mblen",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@mbstowcs",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t mbstowcs(wchar_t *restrict, const char *restrict, size_t)",
    "location": {
      "column": "40",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "mbstowcs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@mbtowc",
    "What": "Function",
    "defdec": "Dec",
    "display": "int mbtowc(wchar_t *restrict, const char *restrict, size_t)",
    "location": {
      "column": "40",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "mbtowc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@rand",
    "What": "Function",
    "defdec": "Dec",
    "display": "int rand(void)",
    "location": {
      "column": "36",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "rand",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@srand",
    "What": "Function",
    "defdec": "Dec",
    "display": "void srand(unsigned int)",
    "location": {
      "column": "36",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "srand",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@realloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * realloc(void *, size_t)",
    "location": {
      "column": "36",
      "line": "128",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "realloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_realloc_in_place",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_realloc_in_place(void *, size_t)",
    "location": {
      "column": "36",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "__iar_realloc_in_place",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtol",
    "What": "Function",
    "defdec": "Dec",
    "display": "long strtol(const char *restrict, char **restrict, int)",
    "location": {
      "column": "43",
      "line": "132",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtol",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtoul",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long strtoul(const char *, char **, int)",
    "location": {
      "column": "43",
      "line": "134",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtoul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@wcstombs",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t wcstombs(char *restrict, const wchar_t *restrict, size_t)",
    "location": {
      "column": "40",
      "line": "136",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "wcstombs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@wctomb",
    "What": "Function",
    "defdec": "Dec",
    "display": "int wctomb(char *, wchar_t)",
    "location": {
      "column": "40",
      "line": "139",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "wctomb",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtoll",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long strtoll(const char *, char **, int)",
    "location": {
      "column": "41",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtoll",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtoull",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long strtoull(const char *, char **, int)",
    "location": {
      "column": "50",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtoull",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdlib.h@T@_Cmpfun",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int (const void *, const void *)",
    "location": {
      "column": "15",
      "line": "167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "_Cmpfun",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@bsearch",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * bsearch(const void *, const void *, size_t, size_t, _Cmpfun *)",
    "location": {
      "column": "48",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "bsearch",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@qsort",
    "What": "Function",
    "defdec": "Dec",
    "display": "void qsort(void *, size_t, size_t, _Cmpfun *)",
    "location": {
      "column": "48",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "qsort",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__qsortbbl",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __qsortbbl(void *, size_t, size_t, _Cmpfun *)",
    "location": {
      "column": "48",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "__qsortbbl",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@atof",
    "What": "Function",
    "defdec": "Dec",
    "display": "double atof(const char *)",
    "location": {
      "column": "48",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "atof",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@atoi",
    "What": "Function",
    "defdec": "Dec",
    "display": "int atoi(const char *)",
    "location": {
      "column": "48",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "atoi",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@atol",
    "What": "Function",
    "defdec": "Dec",
    "display": "long atol(const char *)",
    "location": {
      "column": "48",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "atol",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@atoll",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long atoll(const char *)",
    "location": {
      "column": "46",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "atoll",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtof",
    "What": "Function",
    "defdec": "Dec",
    "display": "float strtof(const char *restrict, char **restrict)",
    "location": {
      "column": "46",
      "line": "180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtof",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtold",
    "What": "Function",
    "defdec": "Dec",
    "display": "long double strtold(const char *, char **)",
    "location": {
      "column": "46",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtold",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtod",
    "What": "Function",
    "defdec": "Dec",
    "display": "double strtod(const char *restrict, char **restrict)",
    "location": {
      "column": "46",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "strtod",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_DLib_library_version",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_DLib_library_version(void)",
    "location": {
      "column": "46",
      "line": "187",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "__iar_DLib_library_version",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@abs",
    "What": "Function",
    "defdec": "Def",
    "display": "int abs(int)",
    "location": {
      "column": "7",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "abs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@labs",
    "What": "Function",
    "defdec": "Def",
    "display": "long labs(long)",
    "location": {
      "column": "8",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "labs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@llabs",
    "What": "Function",
    "defdec": "Def",
    "display": "long long llabs(long long)",
    "location": {
      "column": "15",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdlib.h"
    },
    "name": "llabs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@251@macro@_DLIB_PRODUCTS_STDLIB_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_STDLIB_H_",
    "location": {
      "column": "9",
      "line": "10",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "_DLIB_PRODUCTS_STDLIB_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@div",
    "What": "Function",
    "defdec": "Def",
    "display": "div_t div(int, int)",
    "location": {
      "column": "7",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "div",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@647@F@div@q",
    "What": "Variable",
    "defdec": "Def",
    "display": "q",
    "location": {
      "column": "7",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "q",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@665@F@div@r",
    "What": "Variable",
    "defdec": "Def",
    "display": "r",
    "location": {
      "column": "7",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "r",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@687@F@div@d",
    "What": "Variable",
    "defdec": "Def",
    "display": "d",
    "location": {
      "column": "9",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "d",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@ldiv",
    "What": "Function",
    "defdec": "Def",
    "display": "ldiv_t ldiv(long, long)",
    "location": {
      "column": "8",
      "line": "45",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "ldiv",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@1014@F@ldiv@q",
    "What": "Variable",
    "defdec": "Def",
    "display": "q",
    "location": {
      "column": "7",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "q",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@1032@F@ldiv@r",
    "What": "Variable",
    "defdec": "Def",
    "display": "r",
    "location": {
      "column": "7",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "r",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product_stdlib.h@1054@F@ldiv@ld",
    "What": "Variable",
    "defdec": "Def",
    "display": "ld",
    "location": {
      "column": "10",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "ld",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__aeabi_ldivmod",
    "What": "Function",
    "defdec": "Dec",
    "display": "lldiv_t __aeabi_ldivmod(long long, long long)",
    "location": {
      "column": "13",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "__aeabi_ldivmod",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@lldiv",
    "What": "Function",
    "defdec": "Def",
    "display": "lldiv_t lldiv(long long, long long)",
    "location": {
      "column": "13",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\DLib_Product_stdlib.h"
    },
    "name": "lldiv",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@7963@macro@CR1_CLEAR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR1_CLEAR_MASK",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "CR1_CLEAR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@8017@macro@I2SCFGR_CLEAR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2SCFGR_CLEAR_MASK",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "I2SCFGR_CLEAR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@8095@macro@PLLCFGR_PPLR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLCFGR_PPLR_MASK",
    "location": {
      "column": "9",
      "line": "172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "PLLCFGR_PPLR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@8153@macro@PLLCFGR_PPLN_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLCFGR_PPLN_MASK",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "PLLCFGR_PPLN_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@8213@macro@SPI_CR2_FRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_CR2_FRF",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@8267@macro@SPI_SR_TIFRFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TIFRFE",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_SR_TIFRFE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "217",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@12058@F@SPI_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "279",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2S_Init(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "I2S_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15359@F@I2S_Init@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15359@F@I2S_Init@i2sdiv",
    "What": "Variable",
    "defdec": "Dec",
    "display": "i2sdiv",
    "location": {
      "column": "24",
      "line": "343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "i2sdiv",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15359@F@I2S_Init@i2sodd",
    "What": "Variable",
    "defdec": "Dec",
    "display": "i2sodd",
    "location": {
      "column": "36",
      "line": "343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "i2sodd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15359@F@I2S_Init@packetlength",
    "What": "Variable",
    "defdec": "Dec",
    "display": "packetlength",
    "location": {
      "column": "48",
      "line": "343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "packetlength",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15425@F@I2S_Init@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "344",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15425@F@I2S_Init@i2sclk",
    "What": "Variable",
    "defdec": "Dec",
    "display": "i2sclk",
    "location": {
      "column": "21",
      "line": "344",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "i2sclk",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15490@F@I2S_Init@pllm",
    "What": "Variable",
    "defdec": "Def",
    "display": "pllm",
    "location": {
      "column": "12",
      "line": "346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15490@F@I2S_Init@plln",
    "What": "Variable",
    "defdec": "Dec",
    "display": "plln",
    "location": {
      "column": "22",
      "line": "346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "plln",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@15490@F@I2S_Init@pllr",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllr",
    "location": {
      "column": "32",
      "line": "346",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "pllr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_StructInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2S_StructInit(I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "I2S_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "551",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Cmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2S_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "576",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "I2S_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "603",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "623",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "649",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SSOutputCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_SSOutputCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "673",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_SSOutputCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TIModeCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_TIModeCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "704",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_TIModeCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_FullDuplexConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2S_FullDuplexConfig(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "741",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "I2S_FullDuplexConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@29725@F@I2S_FullDuplexConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@29725@F@I2S_FullDuplexConfig@tmp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmp",
    "location": {
      "column": "24",
      "line": "743",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ReceiveData",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t SPI_I2S_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "815",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_ReceiveData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_SendData",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_SendData(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "831",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_SendData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CalculateCRC",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_CalculateCRC(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "921",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_CalculateCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TransmitCRC",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_TransmitCRC(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "943",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_TransmitCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRC",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t SPI_GetCRC(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "961",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_GetCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@38506@F@SPI_GetCRC@crcreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "crcreg",
    "location": {
      "column": "12",
      "line": "963",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "crcreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRCPolynomial",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t SPI_GetCRCPolynomial(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "986",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_GetCRCPolynomial",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DMACmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1023",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ITConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1131",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@45589@F@SPI_I2S_ITConfig@itpos",
    "What": "Variable",
    "defdec": "Def",
    "display": "itpos",
    "location": {
      "column": "12",
      "line": "1133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "itpos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@45589@F@SPI_I2S_ITConfig@itmask",
    "What": "Variable",
    "defdec": "Dec",
    "display": "itmask",
    "location": {
      "column": "23",
      "line": "1133",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "itmask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetFlagStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "1175",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@47194@F@SPI_I2S_GetFlagStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "1177",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearFlag",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_ClearFlag(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1216",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetITStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus SPI_I2S_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "1241",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@50005@F@SPI_I2S_GetITStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "12",
      "line": "1243",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@50036@F@SPI_I2S_GetITStatus@itpos",
    "What": "Variable",
    "defdec": "Def",
    "display": "itpos",
    "location": {
      "column": "12",
      "line": "1244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "itpos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@50036@F@SPI_I2S_GetITStatus@itmask",
    "What": "Variable",
    "defdec": "Dec",
    "display": "itmask",
    "location": {
      "column": "23",
      "line": "1244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "itmask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@50036@F@SPI_I2S_GetITStatus@enablestatus",
    "What": "Variable",
    "defdec": "Dec",
    "display": "enablestatus",
    "location": {
      "column": "35",
      "line": "1244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "enablestatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearITPendingBit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_I2S_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "1296",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "SPI_I2S_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.c@52063@F@SPI_I2S_ClearITPendingBit@itpos",
    "What": "Variable",
    "defdec": "Def",
    "display": "itpos",
    "location": {
      "column": "12",
      "line": "1298",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\src\\stm32f4xx_spi.c"
    },
    "name": "itpos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@909@macro@__STM32F4xx_SPI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_SPI_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "__STM32F4xx_SPI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "47",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Direction",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Direction",
        "location": {
          "column": "12",
          "line": "49",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_Direction",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Mode",
        "location": {
          "column": "12",
          "line": "52",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_DataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_DataSize",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_DataSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPOL",
        "location": {
          "column": "12",
          "line": "58",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPHA",
        "location": {
          "column": "12",
          "line": "61",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_NSS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_NSS",
        "location": {
          "column": "12",
          "line": "64",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_NSS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_BaudRatePrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_BaudRatePrescaler",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_BaudRatePrescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_FirstBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_FirstBit",
        "location": {
          "column": "12",
          "line": "74",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_FirstBit",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CRCPolynomial",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CRCPolynomial",
        "location": {
          "column": "12",
          "line": "77",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CRCPolynomial",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      },
      {
        "ID": "c:@T@SPI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_InitTypeDef",
        "location": {
          "column": "2",
          "line": "78",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_47_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2S_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Mode",
        "location": {
          "column": "12",
          "line": "87",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Standard",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Standard",
        "location": {
          "column": "12",
          "line": "90",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_Standard",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_DataFormat",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_DataFormat",
        "location": {
          "column": "12",
          "line": "93",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_DataFormat",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_MCLKOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_MCLKOutput",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_MCLKOutput",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_AudioFreq",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_AudioFreq",
        "location": {
          "column": "12",
          "line": "99",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_AudioFreq",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_CPOL",
        "location": {
          "column": "12",
          "line": "102",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      },
      {
        "ID": "c:@T@I2S_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2S_InitTypeDef",
        "location": {
          "column": "2",
          "line": "104",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_84_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@4717@macro@IS_SPI_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5075@macro@IS_SPI_ALL_PERIPH_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH_EXT",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5609@macro@IS_SPI_23_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_23_PERIPH",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_23_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5727@macro@IS_SPI_23_PERIPH_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_23_PERIPH_EXT",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_23_PERIPH_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5993@macro@IS_I2S_EXT_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_EXT_PERIPH",
    "location": {
      "column": "9",
      "line": "136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_EXT_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6174@macro@SPI_Direction_2Lines_FullDuplex",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_FullDuplex",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_2Lines_FullDuplex",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6234@macro@SPI_Direction_2Lines_RxOnly",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_RxOnly",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_2Lines_RxOnly",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6294@macro@SPI_Direction_1Line_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Rx",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_1Line_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6354@macro@SPI_Direction_1Line_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Tx",
    "location": {
      "column": "9",
      "line": "147",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_1Line_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6414@macro@IS_SPI_DIRECTION_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION_MODE",
    "location": {
      "column": "9",
      "line": "148",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DIRECTION_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6798@macro@SPI_Mode_Master",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Master",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Mode_Master",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6858@macro@SPI_Mode_Slave",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Slave",
    "location": {
      "column": "9",
      "line": "161",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Mode_Slave",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6918@macro@IS_SPI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_MODE",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7102@macro@SPI_DataSize_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_16b",
    "location": {
      "column": "9",
      "line": "172",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSize_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7162@macro@SPI_DataSize_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_8b",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSize_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7222@macro@IS_SPI_DATASIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DATASIZE",
    "location": {
      "column": "9",
      "line": "174",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DATASIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7438@macro@SPI_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_Low",
    "location": {
      "column": "9",
      "line": "184",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7498@macro@SPI_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_High",
    "location": {
      "column": "9",
      "line": "185",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7558@macro@IS_SPI_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPOL",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7740@macro@SPI_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7800@macro@SPI_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "197",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7860@macro@IS_SPI_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPHA",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8057@macro@SPI_NSS_Soft",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Soft",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSS_Soft",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8117@macro@SPI_NSS_Hard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Hard",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSS_Hard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8177@macro@IS_SPI_NSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_NSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8360@macro@SPI_BaudRatePrescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_2",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8420@macro@SPI_BaudRatePrescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_4",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8480@macro@SPI_BaudRatePrescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_8",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8540@macro@SPI_BaudRatePrescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_16",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8600@macro@SPI_BaudRatePrescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_32",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8660@macro@SPI_BaudRatePrescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_64",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8720@macro@SPI_BaudRatePrescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_128",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8780@macro@SPI_BaudRatePrescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_256",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8840@macro@IS_SPI_BAUDRATE_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_BAUDRATE_PRESCALER",
    "location": {
      "column": "9",
      "line": "228",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_BAUDRATE_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9666@macro@SPI_FirstBit_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_MSB",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FirstBit_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9726@macro@SPI_FirstBit_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_LSB",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FirstBit_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9786@macro@IS_SPI_FIRST_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_FIRST_BIT",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_FIRST_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9978@macro@I2S_Mode_SlaveTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveTx",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_SlaveTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10038@macro@I2S_Mode_SlaveRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveRx",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_SlaveRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10098@macro@I2S_Mode_MasterTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterTx",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_MasterTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10158@macro@I2S_Mode_MasterRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterRx",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_MasterRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10218@macro@IS_I2S_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MODE",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10537@macro@I2S_Standard_Phillips",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_Phillips",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_Phillips",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10597@macro@I2S_Standard_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_MSB",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10657@macro@I2S_Standard_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_LSB",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10717@macro@I2S_Standard_PCMShort",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMShort",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_PCMShort",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10777@macro@I2S_Standard_PCMLong",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMLong",
    "location": {
      "column": "9",
      "line": "277",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_PCMLong",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10837@macro@IS_I2S_STANDARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_STANDARD",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_STANDARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11292@macro@I2S_DataFormat_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16b",
    "location": {
      "column": "9",
      "line": "291",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11352@macro@I2S_DataFormat_16bextended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16bextended",
    "location": {
      "column": "9",
      "line": "292",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_16bextended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11412@macro@I2S_DataFormat_24b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_24b",
    "location": {
      "column": "9",
      "line": "293",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_24b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11472@macro@I2S_DataFormat_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_32b",
    "location": {
      "column": "9",
      "line": "294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11532@macro@IS_I2S_DATA_FORMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_DATA_FORMAT",
    "location": {
      "column": "9",
      "line": "295",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_DATA_FORMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11909@macro@I2S_MCLKOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Enable",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_MCLKOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11969@macro@I2S_MCLKOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Disable",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_MCLKOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12029@macro@IS_I2S_MCLK_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MCLK_OUTPUT",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_MCLK_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12259@macro@I2S_AudioFreq_192k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_192k",
    "location": {
      "column": "9",
      "line": "319",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_192k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12320@macro@I2S_AudioFreq_96k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_96k",
    "location": {
      "column": "9",
      "line": "320",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_96k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12380@macro@I2S_AudioFreq_48k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_48k",
    "location": {
      "column": "9",
      "line": "321",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_48k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12440@macro@I2S_AudioFreq_44k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_44k",
    "location": {
      "column": "9",
      "line": "322",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_44k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12500@macro@I2S_AudioFreq_32k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_32k",
    "location": {
      "column": "9",
      "line": "323",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_32k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12560@macro@I2S_AudioFreq_22k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_22k",
    "location": {
      "column": "9",
      "line": "324",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_22k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12620@macro@I2S_AudioFreq_16k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_16k",
    "location": {
      "column": "9",
      "line": "325",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_16k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12680@macro@I2S_AudioFreq_11k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_11k",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_11k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12740@macro@I2S_AudioFreq_8k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_8k",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_8k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12799@macro@I2S_AudioFreq_Default",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_Default",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_Default",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12857@macro@IS_I2S_AUDIO_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_AUDIO_FREQ",
    "location": {
      "column": "9",
      "line": "330",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_AUDIO_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13154@macro@I2S_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_Low",
    "location": {
      "column": "9",
      "line": "341",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13214@macro@I2S_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_High",
    "location": {
      "column": "9",
      "line": "342",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13274@macro@IS_I2S_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_CPOL",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13470@macro@SPI_I2S_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "353",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13530@macro@SPI_I2S_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "354",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13590@macro@IS_SPI_I2S_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_DMAREQ",
    "location": {
      "column": "9",
      "line": "355",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13779@macro@SPI_NSSInternalSoft_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Set",
    "location": {
      "column": "9",
      "line": "364",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13839@macro@SPI_NSSInternalSoft_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Reset",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13899@macro@IS_SPI_NSS_INTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS_INTERNAL",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_NSS_INTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14145@macro@SPI_CRC_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Tx",
    "location": {
      "column": "9",
      "line": "376",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CRC_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14202@macro@SPI_CRC_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Rx",
    "location": {
      "column": "9",
      "line": "377",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CRC_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14259@macro@IS_SPI_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14417@macro@SPI_Direction_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Rx",
    "location": {
      "column": "9",
      "line": "387",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14477@macro@SPI_Direction_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Tx",
    "location": {
      "column": "9",
      "line": "388",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14537@macro@IS_SPI_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION",
    "location": {
      "column": "9",
      "line": "389",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14770@macro@SPI_I2S_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_TXE",
    "location": {
      "column": "9",
      "line": "399",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14827@macro@SPI_I2S_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_RXNE",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14884@macro@SPI_I2S_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_ERR",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14941@macro@I2S_IT_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_IT_UDR",
    "location": {
      "column": "9",
      "line": "402",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_IT_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14998@macro@SPI_I2S_IT_TIFRFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_TIFRFE",
    "location": {
      "column": "9",
      "line": "403",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_TIFRFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15057@macro@IS_SPI_I2S_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "405",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15251@macro@SPI_I2S_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_OVR",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15308@macro@SPI_IT_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_MODF",
    "location": {
      "column": "9",
      "line": "410",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15365@macro@SPI_IT_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_CRCERR",
    "location": {
      "column": "9",
      "line": "411",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15424@macro@IS_SPI_I2S_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "413",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15485@macro@IS_SPI_I2S_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_IT",
    "location": {
      "column": "9",
      "line": "415",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15886@macro@SPI_I2S_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "427",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15946@macro@SPI_I2S_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "428",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16006@macro@I2S_FLAG_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_CHSIDE",
    "location": {
      "column": "9",
      "line": "429",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FLAG_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16066@macro@I2S_FLAG_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_UDR",
    "location": {
      "column": "9",
      "line": "430",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FLAG_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16126@macro@SPI_FLAG_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_CRCERR",
    "location": {
      "column": "9",
      "line": "431",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16186@macro@SPI_FLAG_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_MODF",
    "location": {
      "column": "9",
      "line": "432",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16246@macro@SPI_I2S_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "433",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16306@macro@SPI_I2S_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16366@macro@SPI_I2S_FLAG_TIFRFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_TIFRFE",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_TIFRFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16428@macro@IS_SPI_I2S_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "437",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16495@macro@IS_SPI_I2S_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_FLAG",
    "location": {
      "column": "9",
      "line": "438",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17035@macro@IS_SPI_CRC_POLYNOMIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC_POLYNOMIAL",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CRC_POLYNOMIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17168@macro@SPI_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "460",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17224@macro@SPI_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "461",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17280@macro@SPI_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_TXE",
    "location": {
      "column": "9",
      "line": "462",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17333@macro@SPI_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RXNE",
    "location": {
      "column": "9",
      "line": "463",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17387@macro@SPI_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_ERR",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17440@macro@SPI_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_OVR",
    "location": {
      "column": "9",
      "line": "465",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17493@macro@SPI_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "466",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17549@macro@SPI_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17604@macro@SPI_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17659@macro@SPI_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17714@macro@SPI_DeInit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DeInit",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17767@macro@SPI_ITConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ITConfig",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17822@macro@SPI_DMACmd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMACmd",
    "location": {
      "column": "9",
      "line": "472",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17875@macro@SPI_SendData",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SendData",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17930@macro@SPI_ReceiveData",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ReceiveData",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17988@macro@SPI_GetFlagStatus",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GetFlagStatus",
    "location": {
      "column": "9",
      "line": "475",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18048@macro@SPI_ClearFlag",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ClearFlag",
    "location": {
      "column": "9",
      "line": "476",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18104@macro@SPI_GetITStatus",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GetITStatus",
    "location": {
      "column": "9",
      "line": "477",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18162@macro@SPI_ClearITPendingBit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ClearITPendingBit",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "491",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "491",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "494",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Init(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Init(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "495",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "496",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_StructInit(I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_StructInit(I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "497",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "498",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "499",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "500",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "501",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "502",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SSOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SSOutputCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_SSOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SSOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SSOutputCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_SSOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TIModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TIModeCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TIModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TIModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TIModeCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "504",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TIModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_FullDuplexConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_FullDuplexConfig(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FullDuplexConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_FullDuplexConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_FullDuplexConfig(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "506",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FullDuplexConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_SendData(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_SendData(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "509",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_I2S_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_I2S_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "510",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CalculateCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_CalculateCRC(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CalculateCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CalculateCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_CalculateCRC(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "513",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CalculateCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TransmitCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TransmitCRC(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TransmitCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TransmitCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TransmitCRC(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "514",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TransmitCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRC(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRC(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "515",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRCPolynomial",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRCPolynomial(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRCPolynomial",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRCPolynomial",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRCPolynomial(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "516",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRCPolynomial",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "519",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "522",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "523",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearFlag(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearFlag(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "524",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SPI_I2S_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SPI_I2S_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "525",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "526",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\STM32F4xx_StdPeriph_Driver\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:string.h@100@macro@_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRING",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:string.h@344@macro@NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL",
    "location": {
      "column": "11",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memcmp",
    "What": "Function",
    "defdec": "Dec",
    "display": "int memcmp(const void *, const void *, size_t)",
    "location": {
      "column": "45",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "memcmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memcpy",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * memcpy(void *restrict, const void *restrict, size_t)",
    "location": {
      "column": "45",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "memcpy",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memmove",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * memmove(void *, const void *, size_t)",
    "location": {
      "column": "45",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "memmove",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * memset(void *, int, size_t)",
    "location": {
      "column": "45",
      "line": "45",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "memset",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcat",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strcat(char *restrict, const char *restrict)",
    "location": {
      "column": "45",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcat",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcmp",
    "What": "Function",
    "defdec": "Dec",
    "display": "int strcmp(const char *, const char *)",
    "location": {
      "column": "45",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcoll",
    "What": "Function",
    "defdec": "Dec",
    "display": "int strcoll(const char *, const char *)",
    "location": {
      "column": "45",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcoll",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcpy",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strcpy(char *restrict, const char *restrict)",
    "location": {
      "column": "45",
      "line": "50",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcpy",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcspn",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t strcspn(const char *, const char *)",
    "location": {
      "column": "45",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcspn",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strerror",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strerror(int)",
    "location": {
      "column": "45",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strerror",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strlen",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t strlen(const char *)",
    "location": {
      "column": "45",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strlen",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strncat",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strncat(char *restrict, const char *restrict, size_t)",
    "location": {
      "column": "45",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strncat",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strncmp",
    "What": "Function",
    "defdec": "Dec",
    "display": "int strncmp(const char *, const char *, size_t)",
    "location": {
      "column": "45",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strncmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strncpy",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strncpy(char *restrict, const char *restrict, size_t)",
    "location": {
      "column": "45",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strncpy",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strspn",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t strspn(const char *, const char *)",
    "location": {
      "column": "45",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strspn",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtok",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strtok(char *restrict, const char *restrict)",
    "location": {
      "column": "45",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strtok",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strxfrm",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t strxfrm(char *restrict, const char *restrict, size_t)",
    "location": {
      "column": "45",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strxfrm",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strdup",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strdup(const char *)",
    "location": {
      "column": "45",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strdup",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strcasecmp",
    "What": "Function",
    "defdec": "Dec",
    "display": "int strcasecmp(const char *, const char *)",
    "location": {
      "column": "45",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strcasecmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strncasecmp",
    "What": "Function",
    "defdec": "Dec",
    "display": "int strncasecmp(const char *, const char *, size_t)",
    "location": {
      "column": "45",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strncasecmp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strtok_r",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strtok_r(char *, const char *, char **)",
    "location": {
      "column": "45",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strtok_r",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strnlen",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t strnlen(const char *, size_t)",
    "location": {
      "column": "45",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strnlen",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@memchr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * memchr(const void *, int, size_t)",
    "location": {
      "column": "37",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "memchr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strchr",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strchr(const char *, int)",
    "location": {
      "column": "37",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strchr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strpbrk",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strpbrk(const char *, const char *)",
    "location": {
      "column": "37",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strpbrk",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strrchr",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strrchr(const char *, int)",
    "location": {
      "column": "37",
      "line": "174",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strrchr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@strstr",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * strstr(const char *, const char *)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\string.h"
    },
    "name": "strstr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@23@macro@SPI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@158@macro@ReadBufferSize",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ReadBufferSize",
    "location": {
      "column": "9",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "ReadBufferSize",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@186@macro@WriteBufferSize",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WriteBufferSize",
    "location": {
      "column": "9",
      "line": "11",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "WriteBufferSize",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@215@macro@DontCareByte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DontCareByte",
    "location": {
      "column": "9",
      "line": "12",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "DontCareByte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@248@macro@CS0_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CS0_High",
    "location": {
      "column": "9",
      "line": "13",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "CS0_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:SPI.h@302@macro@CS0_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CS0_Low",
    "location": {
      "column": "9",
      "line": "14",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "CS0_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@SPI_StateTypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_RESET",
        "location": {
          "column": "2",
          "line": "21",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_READY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_READY",
        "location": {
          "column": "2",
          "line": "22",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_READY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_BUSY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_BUSY",
        "location": {
          "column": "2",
          "line": "23",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_BUSY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_BUSY_TX",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_BUSY_TX",
        "location": {
          "column": "2",
          "line": "24",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_BUSY_TX",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_BUSY_RX",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_BUSY_RX",
        "location": {
          "column": "2",
          "line": "25",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_BUSY_RX",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_BUSY_TX_RX",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_BUSY_TX_RX",
        "location": {
          "column": "2",
          "line": "26",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_BUSY_TX_RX",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_ERROR",
        "location": {
          "column": "2",
          "line": "27",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@SPI_StateTypeDef@SPI_STATE_ABORT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI_STATE_ABORT",
        "location": {
          "column": "2",
          "line": "28",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_STATE_ABORT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "19",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_InstanceTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@sizeRX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sizeRX",
        "location": {
          "column": "11",
          "line": "33",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "sizeRX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@sizeTX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sizeTX",
        "location": {
          "column": "11",
          "line": "34",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "sizeTX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@countRX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "countRX",
        "location": {
          "column": "11",
          "line": "35",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "countRX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@countTX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "countTX",
        "location": {
          "column": "11",
          "line": "36",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "countTX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@pBuffRX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "pBuffRX",
        "location": {
          "column": "11",
          "line": "37",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "pBuffRX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@pBuffTX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "pBuffTX",
        "location": {
          "column": "11",
          "line": "38",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "pBuffTX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@dataRX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "dataRX",
        "location": {
          "column": "11",
          "line": "39",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "dataRX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@dataTX",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "dataTX",
        "location": {
          "column": "11",
          "line": "40",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "dataTX",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@SA@SPI_InstanceTypeDef@FI@state",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "state",
        "location": {
          "column": "19",
          "line": "41",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "state",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      },
      {
        "ID": "c:@T@SPI_InstanceTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_InstanceTypeDef",
        "location": {
          "column": "2",
          "line": "42",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
        },
        "name": "SPI_InstanceTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_SPI_h_31_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPIx_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPIx_Init(SPI_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "51",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPIx_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPIx_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPIx_Init(SPI_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "51",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPIx_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Transmit",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus SPI_Transmit(SPI_TypeDef *, const uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "60",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPI_Transmit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Transmit",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus SPI_Transmit(SPI_TypeDef *, const uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "60",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPI_Transmit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Receive",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus SPI_Receive(SPI_TypeDef *, uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "69",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPI_Receive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Receive",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus SPI_Receive(SPI_TypeDef *, uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "69",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\SPI\\SPI.h"
    },
    "name": "SPI_Receive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@111@macro@_YSIZET_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YSIZET_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_YSIZET_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@277@macro@_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_SIZE_T",
    "location": {
      "column": "11",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_SIZE_T",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@296@macro@_STD_USING_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STD_USING_SIZE_T",
    "location": {
      "column": "11",
      "line": "17",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_STD_USING_SIZE_T",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Sizet",
    "location": {
      "column": "18",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "size_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@359@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@__data_size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "23",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__data_size_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@96@macro@_STDBOOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDBOOL",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdbool.h"
    },
    "name": "_STDBOOL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@200@macro@bool",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "bool",
    "location": {
      "column": "11",
      "line": "13",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdbool.h"
    },
    "name": "bool",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@225@macro@true",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "true",
    "location": {
      "column": "11",
      "line": "14",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdbool.h"
    },
    "name": "true",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@246@macro@false",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "false",
    "location": {
      "column": "11",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdbool.h"
    },
    "name": "false",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@275@macro@__bool_true_false_are_defined",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__bool_true_false_are_defined",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdbool.h"
    },
    "name": "__bool_true_false_are_defined",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@26@macro@W25QXX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "W25QXX_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "W25QXX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@128@macro@WriteStatusRegisterTime",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WriteStatusRegisterTime",
    "location": {
      "column": "9",
      "line": "9",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "WriteStatusRegisterTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@164@macro@PageProgramTime",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PageProgramTime",
    "location": {
      "column": "9",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "PageProgramTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@191@macro@SectorEraseTime_4KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SectorEraseTime_4KB",
    "location": {
      "column": "9",
      "line": "11",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "SectorEraseTime_4KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@224@macro@BlockEraseTime_32KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BlockEraseTime_32KB",
    "location": {
      "column": "9",
      "line": "12",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "BlockEraseTime_32KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@258@macro@BlockEraseTime_64KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BlockEraseTime_64KB",
    "location": {
      "column": "9",
      "line": "13",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "BlockEraseTime_64KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@292@macro@ChipEraseTime",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ChipEraseTime",
    "location": {
      "column": "9",
      "line": "14",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "ChipEraseTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@323@macro@PageSize",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PageSize",
    "location": {
      "column": "9",
      "line": "16",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "PageSize",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@345@macro@AddressBytesMask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AddressBytesMask",
    "location": {
      "column": "9",
      "line": "17",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "AddressBytesMask",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:w25qxx.h@380@macro@KBtoByte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "KBtoByte",
    "location": {
      "column": "9",
      "line": "18",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "KBtoByte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@eraseInstruction_Def",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@eraseInstruction_Def@sectorErase_4KB",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "sectorErase_4KB",
        "location": {
          "column": "2",
          "line": "22",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "sectorErase_4KB",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@eraseInstruction_Def@blockErase_32KB",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "blockErase_32KB",
        "location": {
          "column": "2",
          "line": "23",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "blockErase_32KB",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@eraseInstruction_Def@blockErase_64KB",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "blockErase_64KB",
        "location": {
          "column": "2",
          "line": "24",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "blockErase_64KB",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@eraseInstruction_Def@chipErase",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "chipErase",
        "location": {
          "column": "2",
          "line": "25",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "chipErase",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "20",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@eraseInstruction_Def",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum eraseInstruction_Def",
    "location": {
      "column": "3",
      "line": "26",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "eraseInstruction_Def",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@waitForTask_Def",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@waitForTask_Def@noWait",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "noWait",
        "location": {
          "column": "2",
          "line": "30",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "noWait",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@waitForTask_Def@delayWait",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "delayWait",
        "location": {
          "column": "2",
          "line": "31",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "delayWait",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@waitForTask_Def@busyWait",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "busyWait",
        "location": {
          "column": "2",
          "line": "32",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "busyWait",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "28",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@waitForTask_Def",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum waitForTask_Def",
    "location": {
      "column": "3",
      "line": "33",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "waitForTask_Def",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@w25qxx_Def",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@w25qxx_Def@w25q80",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "w25q80",
        "location": {
          "column": "2",
          "line": "37",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "w25q80",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@w25qxx_Def@w25q16",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "w25q16",
        "location": {
          "column": "2",
          "line": "38",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "w25q16",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@w25qxx_Def@w25q32",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "w25q32",
        "location": {
          "column": "2",
          "line": "39",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "w25q32",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@w25qxx_Def@w25q64",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "w25q64",
        "location": {
          "column": "2",
          "line": "40",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "w25q64",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@w25qxx_Def@w25q128",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "w25q128",
        "location": {
          "column": "2",
          "line": "41",
          "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
        },
        "name": "w25q128",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "35",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@w25qxx_Def",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum w25qxx_Def",
    "location": {
      "column": "3",
      "line": "42",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Def",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Init(SPI_TypeDef *)",
    "location": {
      "column": "13",
      "line": "49",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Init(SPI_TypeDef *)",
    "location": {
      "column": "13",
      "line": "49",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Write",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Write(SPI_TypeDef *, const uint8_t *, uint16_t, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "63",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Write",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Write(SPI_TypeDef *, const uint8_t *, uint16_t, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "63",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Read",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Read(SPI_TypeDef *, uint8_t *, uint16_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "73",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Read",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Read(SPI_TypeDef *, uint8_t *, uint16_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "73",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadID",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_ReadID(SPI_TypeDef *, uint8_t *)",
    "location": {
      "column": "13",
      "line": "81",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_ReadID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadID",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_ReadID(SPI_TypeDef *, uint8_t *)",
    "location": {
      "column": "13",
      "line": "81",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_ReadID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_WriteStatus(SPI_TypeDef *, uint8_t, const uint8_t *)",
    "location": {
      "column": "13",
      "line": "93",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_WriteStatus(SPI_TypeDef *, uint8_t, const uint8_t *)",
    "location": {
      "column": "13",
      "line": "93",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_ReadStatus(SPI_TypeDef *, uint8_t, uint8_t *)",
    "location": {
      "column": "6",
      "line": "105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_ReadStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_ReadStatus(SPI_TypeDef *, uint8_t, uint8_t *)",
    "location": {
      "column": "6",
      "line": "105",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_ReadStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IS_Busy",
    "What": "Function",
    "defdec": "Dec",
    "display": "bool IS_Busy(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "IS_Busy",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IS_Busy",
    "What": "Function",
    "defdec": "Dec",
    "display": "bool IS_Busy(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "112",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "IS_Busy",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WaitWithTimeout",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_WaitWithTimeout(SPI_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WaitWithTimeout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WaitWithTimeout",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_WaitWithTimeout(SPI_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "122",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WaitWithTimeout",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteEnable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_WriteEnable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteEnable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_WriteEnable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "129",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteDisable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_WriteDisable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteDisable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteDisable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void w25qxx_WriteDisable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "136",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_WriteDisable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Erase",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Erase(SPI_TypeDef *, eraseInstruction_Def, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Erase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Erase",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus w25qxx_Erase(SPI_TypeDef *, eraseInstruction_Def, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "153",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.h"
    },
    "name": "w25qxx_Erase",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@WriteEnable",
    "What": "Variable",
    "defdec": "Def",
    "display": "WriteEnable",
    "location": {
      "column": "15",
      "line": "3",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "WriteEnable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@VolatileSR_WriteEnable",
    "What": "Variable",
    "defdec": "Def",
    "display": "VolatileSR_WriteEnable",
    "location": {
      "column": "15",
      "line": "4",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "VolatileSR_WriteEnable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@WriteDisable",
    "What": "Variable",
    "defdec": "Def",
    "display": "WriteDisable",
    "location": {
      "column": "15",
      "line": "5",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "WriteDisable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@PowerDown",
    "What": "Variable",
    "defdec": "Def",
    "display": "PowerDown",
    "location": {
      "column": "15",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "PowerDown",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReleasePowerDown",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReleasePowerDown",
    "location": {
      "column": "15",
      "line": "7",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReleasePowerDown",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadManufacturerDeviceID",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadManufacturerDeviceID",
    "location": {
      "column": "15",
      "line": "8",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadManufacturerDeviceID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@JEDEC_ID",
    "What": "Variable",
    "defdec": "Def",
    "display": "JEDEC_ID",
    "location": {
      "column": "15",
      "line": "9",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "JEDEC_ID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadUniqueID",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadUniqueID",
    "location": {
      "column": "15",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadUniqueID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadData",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadData",
    "location": {
      "column": "15",
      "line": "11",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@FastRead",
    "What": "Variable",
    "defdec": "Def",
    "display": "FastRead",
    "location": {
      "column": "15",
      "line": "12",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "FastRead",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@PageProgram",
    "What": "Variable",
    "defdec": "Def",
    "display": "PageProgram",
    "location": {
      "column": "15",
      "line": "13",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "PageProgram",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SectorErase_4KB",
    "What": "Variable",
    "defdec": "Def",
    "display": "SectorErase_4KB",
    "location": {
      "column": "15",
      "line": "14",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "SectorErase_4KB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@BlockErase_32KB",
    "What": "Variable",
    "defdec": "Def",
    "display": "BlockErase_32KB",
    "location": {
      "column": "15",
      "line": "15",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "BlockErase_32KB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@BlockErase_64KB",
    "What": "Variable",
    "defdec": "Def",
    "display": "BlockErase_64KB",
    "location": {
      "column": "15",
      "line": "16",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "BlockErase_64KB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ChipErase",
    "What": "Variable",
    "defdec": "Def",
    "display": "ChipErase",
    "location": {
      "column": "15",
      "line": "17",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ChipErase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadStatusRegister1",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadStatusRegister1",
    "location": {
      "column": "15",
      "line": "18",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadStatusRegister1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@WriteStatusRegister1",
    "What": "Variable",
    "defdec": "Def",
    "display": "WriteStatusRegister1",
    "location": {
      "column": "15",
      "line": "19",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "WriteStatusRegister1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadStatusRegister2",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadStatusRegister2",
    "location": {
      "column": "15",
      "line": "20",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadStatusRegister2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@WriteStatusRegister2",
    "What": "Variable",
    "defdec": "Def",
    "display": "WriteStatusRegister2",
    "location": {
      "column": "15",
      "line": "21",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "WriteStatusRegister2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ReadStatusRegister3",
    "What": "Variable",
    "defdec": "Def",
    "display": "ReadStatusRegister3",
    "location": {
      "column": "15",
      "line": "22",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ReadStatusRegister3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@WriteStatusRegister3",
    "What": "Variable",
    "defdec": "Def",
    "display": "WriteStatusRegister3",
    "location": {
      "column": "15",
      "line": "23",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "WriteStatusRegister3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@EnableReset",
    "What": "Variable",
    "defdec": "Def",
    "display": "EnableReset",
    "location": {
      "column": "15",
      "line": "24",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "EnableReset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ResetDevice",
    "What": "Variable",
    "defdec": "Def",
    "display": "ResetDevice",
    "location": {
      "column": "15",
      "line": "25",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ResetDevice",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@ManufacturerID",
    "What": "Variable",
    "defdec": "Def",
    "display": "ManufacturerID",
    "location": {
      "column": "15",
      "line": "27",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "ManufacturerID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@DummyByte",
    "What": "Variable",
    "defdec": "Def",
    "display": "DummyByte",
    "location": {
      "column": "15",
      "line": "28",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "DummyByte",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@numberOfPages",
    "What": "Variable",
    "defdec": "Dec",
    "display": "numberOfPages",
    "location": {
      "column": "10",
      "line": "29",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "numberOfPages",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@addressBytes",
    "What": "Variable",
    "defdec": "Dec",
    "display": "addressBytes",
    "location": {
      "column": "10",
      "line": "30",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "addressBytes",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@threeAddrBytes",
    "What": "Variable",
    "defdec": "Dec",
    "display": "threeAddrBytes",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "threeAddrBytes",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@w25qxx_ID",
    "What": "Variable",
    "defdec": "Dec",
    "display": "w25qxx_ID",
    "location": {
      "column": "9",
      "line": "32",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_ID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_Init(SPI_TypeDef *)",
    "location": {
      "column": "13",
      "line": "35",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Write",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_Write(SPI_TypeDef *, const uint8_t *, uint16_t, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "88",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_Write",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Read",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_Read(SPI_TypeDef *, uint8_t *, uint16_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "123",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_Read",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadID",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_ReadID(SPI_TypeDef *, uint8_t *)",
    "location": {
      "column": "13",
      "line": "152",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_ReadID",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_WriteStatus(SPI_TypeDef *, uint8_t, const uint8_t *)",
    "location": {
      "column": "13",
      "line": "169",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_WriteStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_ReadStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "void w25qxx_ReadStatus(SPI_TypeDef *, uint8_t, uint8_t *)",
    "location": {
      "column": "6",
      "line": "219",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_ReadStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IS_Busy",
    "What": "Function",
    "defdec": "Def",
    "display": "bool IS_Busy(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "249",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "IS_Busy",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:w25qxx.c@6346@F@IS_Busy@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "10",
      "line": "251",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WaitWithTimeout",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_WaitWithTimeout(SPI_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "257",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_WaitWithTimeout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteEnable",
    "What": "Function",
    "defdec": "Def",
    "display": "void w25qxx_WriteEnable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "278",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_WriteEnable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_WriteDisable",
    "What": "Function",
    "defdec": "Def",
    "display": "void w25qxx_WriteDisable(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "286",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_WriteDisable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@w25qxx_Erase",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus w25qxx_Erase(SPI_TypeDef *, eraseInstruction_Def, uint32_t, uint8_t)",
    "location": {
      "column": "13",
      "line": "294",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Libraries\\w25qxx\\w25qxx.c"
    },
    "name": "w25qxx_Erase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IO_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void IO_Init(void)",
    "location": {
      "column": "6",
      "line": "3",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Source\\Init.c"
    },
    "name": "IO_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:Init.h@24@macro@INIT_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INIT_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\Init.h"
    },
    "name": "INIT_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IO_Init(void)",
    "location": {
      "column": "6",
      "line": "7",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\Init.h"
    },
    "name": "IO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IO_Init(void)",
    "location": {
      "column": "6",
      "line": "7",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\Init.h"
    },
    "name": "IO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@99@macro@_STDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDIO",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "_STDIO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3283@macro@EOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EOF",
    "location": {
      "column": "9",
      "line": "103",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "EOF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3315@macro@SEEK_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_SET",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_SET",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3342@macro@SEEK_CUR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_CUR",
    "location": {
      "column": "9",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_CUR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3369@macro@SEEK_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_END",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@T@fpos_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Fpost",
    "location": {
      "column": "16",
      "line": "110",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "fpos_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3737@macro@__PRINTFPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PRINTFPR",
    "location": {
      "column": "11",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__PRINTFPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3934@macro@__SCANFPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SCANFPR",
    "location": {
      "column": "11",
      "line": "129",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__SCANFPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4131@macro@__SCANFSPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SCANFSPR",
    "location": {
      "column": "11",
      "line": "132",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__SCANFSPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4448@macro@__DEPREC_PRINTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_PRINTF",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__DEPREC_PRINTF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4493@macro@__DEPREC_SCANF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_SCANF",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__DEPREC_SCANF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__gets",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * __gets(char *, int)",
    "location": {
      "column": "37",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__gets",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@gets",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * gets(char *)",
    "location": {
      "column": "37",
      "line": "198",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "gets",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@perror",
    "What": "Function",
    "defdec": "Dec",
    "display": "void perror(const char *)",
    "location": {
      "column": "39",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "perror",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@printf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int printf(const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "printf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@puts",
    "What": "Function",
    "defdec": "Dec",
    "display": "int puts(const char *)",
    "location": {
      "column": "39",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "puts",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@scanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int scanf(const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "scanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@sprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int sprintf(char *restrict, const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "sprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@sscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int sscanf(const char *restrict, const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "sscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__ungetchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __ungetchar(int)",
    "location": {
      "column": "39",
      "line": "209",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__ungetchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vprintf(const char *restrict, __Va_list)",
    "location": {
      "column": "39",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "vprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vscanf(const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "vscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsscanf(const char *restrict, const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsprintf(char *restrict, const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__write_array",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t __write_array(const void *, size_t, size_t)",
    "location": {
      "column": "35",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "__write_array",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@snprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int snprintf(char *restrict, size_t, const char *restrict, ...)",
    "location": {
      "column": "38",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "snprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsnprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsnprintf(char *restrict, size_t, const char *restrict, __Va_list)",
    "location": {
      "column": "38",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsnprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@getchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int getchar(void)",
    "location": {
      "column": "35",
      "line": "229",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "getchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@putchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int putchar(int)",
    "location": {
      "column": "35",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "putchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@remove",
    "What": "Function",
    "defdec": "Dec",
    "display": "int remove(const char *)",
    "location": {
      "column": "35",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "remove",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@rename",
    "What": "Function",
    "defdec": "Dec",
    "display": "int rename(const char *, const char *)",
    "location": {
      "column": "35",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 9.0\\arm\\inc\\c\\stdio.h"
    },
    "name": "rename",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:main.h@24@macro@MAIN_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAIN_H",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\main.h"
    },
    "name": "MAIN_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.h@69@macro@PAGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PAGE",
    "location": {
      "column": "9",
      "line": "5",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\main.h"
    },
    "name": "PAGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.h@88@macro@PAGE_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PAGE_ADDRESS",
    "location": {
      "column": "9",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\main.h"
    },
    "name": "PAGE_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.h@323@macro@printf",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "printf",
    "location": {
      "column": "9",
      "line": "18",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Include\\main.h"
    },
    "name": "printf",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@bufferWrite",
    "What": "Variable",
    "defdec": "Def",
    "display": "bufferWrite",
    "location": {
      "column": "15",
      "line": "3",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Source\\main.c"
    },
    "name": "bufferWrite",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@bufferRead",
    "What": "Variable",
    "defdec": "Dec",
    "display": "bufferRead",
    "location": {
      "column": "9",
      "line": "6",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Source\\main.c"
    },
    "name": "bufferRead",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@FLASH_access",
    "What": "Variable",
    "defdec": "Def",
    "display": "FLASH_access",
    "location": {
      "column": "6",
      "line": "7",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Source\\main.c"
    },
    "name": "FLASH_access",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main",
    "What": "Function",
    "defdec": "Def",
    "display": "void main(void)",
    "location": {
      "column": "6",
      "line": "10",
      "path": "E:\\IAR projects\\STM32F4xx\\w25qxx\\Source\\main.c"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  }
]