#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* E */
E__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
E__0__MASK EQU 0x08
E__0__PC EQU CYREG_PRT0_PC3
E__0__PORT EQU 0
E__0__SHIFT EQU 3
E__AG EQU CYREG_PRT0_AG
E__AMUX EQU CYREG_PRT0_AMUX
E__BIE EQU CYREG_PRT0_BIE
E__BIT_MASK EQU CYREG_PRT0_BIT_MASK
E__BYP EQU CYREG_PRT0_BYP
E__CTL EQU CYREG_PRT0_CTL
E__DM0 EQU CYREG_PRT0_DM0
E__DM1 EQU CYREG_PRT0_DM1
E__DM2 EQU CYREG_PRT0_DM2
E__DR EQU CYREG_PRT0_DR
E__INP_DIS EQU CYREG_PRT0_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
E__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT0_LCD_EN
E__MASK EQU 0x08
E__PORT EQU 0
E__PRT EQU CYREG_PRT0_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
E__PS EQU CYREG_PRT0_PS
E__SHIFT EQU 3
E__SLW EQU CYREG_PRT0_SLW

/* D4 */
D4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
D4__0__MASK EQU 0x10
D4__0__PC EQU CYREG_PRT0_PC4
D4__0__PORT EQU 0
D4__0__SHIFT EQU 4
D4__AG EQU CYREG_PRT0_AG
D4__AMUX EQU CYREG_PRT0_AMUX
D4__BIE EQU CYREG_PRT0_BIE
D4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D4__BYP EQU CYREG_PRT0_BYP
D4__CTL EQU CYREG_PRT0_CTL
D4__DM0 EQU CYREG_PRT0_DM0
D4__DM1 EQU CYREG_PRT0_DM1
D4__DM2 EQU CYREG_PRT0_DM2
D4__DR EQU CYREG_PRT0_DR
D4__INP_DIS EQU CYREG_PRT0_INP_DIS
D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT0_LCD_EN
D4__MASK EQU 0x10
D4__PORT EQU 0
D4__PRT EQU CYREG_PRT0_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D4__PS EQU CYREG_PRT0_PS
D4__SHIFT EQU 4
D4__SLW EQU CYREG_PRT0_SLW

/* D5 */
D5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
D5__0__MASK EQU 0x20
D5__0__PC EQU CYREG_PRT0_PC5
D5__0__PORT EQU 0
D5__0__SHIFT EQU 5
D5__AG EQU CYREG_PRT0_AG
D5__AMUX EQU CYREG_PRT0_AMUX
D5__BIE EQU CYREG_PRT0_BIE
D5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D5__BYP EQU CYREG_PRT0_BYP
D5__CTL EQU CYREG_PRT0_CTL
D5__DM0 EQU CYREG_PRT0_DM0
D5__DM1 EQU CYREG_PRT0_DM1
D5__DM2 EQU CYREG_PRT0_DM2
D5__DR EQU CYREG_PRT0_DR
D5__INP_DIS EQU CYREG_PRT0_INP_DIS
D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT0_LCD_EN
D5__MASK EQU 0x20
D5__PORT EQU 0
D5__PRT EQU CYREG_PRT0_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D5__PS EQU CYREG_PRT0_PS
D5__SHIFT EQU 5
D5__SLW EQU CYREG_PRT0_SLW

/* D6 */
D6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
D6__0__MASK EQU 0x40
D6__0__PC EQU CYREG_PRT0_PC6
D6__0__PORT EQU 0
D6__0__SHIFT EQU 6
D6__AG EQU CYREG_PRT0_AG
D6__AMUX EQU CYREG_PRT0_AMUX
D6__BIE EQU CYREG_PRT0_BIE
D6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D6__BYP EQU CYREG_PRT0_BYP
D6__CTL EQU CYREG_PRT0_CTL
D6__DM0 EQU CYREG_PRT0_DM0
D6__DM1 EQU CYREG_PRT0_DM1
D6__DM2 EQU CYREG_PRT0_DM2
D6__DR EQU CYREG_PRT0_DR
D6__INP_DIS EQU CYREG_PRT0_INP_DIS
D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D6__LCD_EN EQU CYREG_PRT0_LCD_EN
D6__MASK EQU 0x40
D6__PORT EQU 0
D6__PRT EQU CYREG_PRT0_PRT
D6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D6__PS EQU CYREG_PRT0_PS
D6__SHIFT EQU 6
D6__SLW EQU CYREG_PRT0_SLW

/* D7 */
D7__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
D7__0__MASK EQU 0x80
D7__0__PC EQU CYREG_PRT0_PC7
D7__0__PORT EQU 0
D7__0__SHIFT EQU 7
D7__AG EQU CYREG_PRT0_AG
D7__AMUX EQU CYREG_PRT0_AMUX
D7__BIE EQU CYREG_PRT0_BIE
D7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D7__BYP EQU CYREG_PRT0_BYP
D7__CTL EQU CYREG_PRT0_CTL
D7__DM0 EQU CYREG_PRT0_DM0
D7__DM1 EQU CYREG_PRT0_DM1
D7__DM2 EQU CYREG_PRT0_DM2
D7__DR EQU CYREG_PRT0_DR
D7__INP_DIS EQU CYREG_PRT0_INP_DIS
D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT0_LCD_EN
D7__MASK EQU 0x80
D7__PORT EQU 0
D7__PRT EQU CYREG_PRT0_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D7__PS EQU CYREG_PRT0_PS
D7__SHIFT EQU 7
D7__SLW EQU CYREG_PRT0_SLW

/* RS */
RS__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
RS__0__MASK EQU 0x02
RS__0__PC EQU CYREG_PRT0_PC1
RS__0__PORT EQU 0
RS__0__SHIFT EQU 1
RS__AG EQU CYREG_PRT0_AG
RS__AMUX EQU CYREG_PRT0_AMUX
RS__BIE EQU CYREG_PRT0_BIE
RS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RS__BYP EQU CYREG_PRT0_BYP
RS__CTL EQU CYREG_PRT0_CTL
RS__DM0 EQU CYREG_PRT0_DM0
RS__DM1 EQU CYREG_PRT0_DM1
RS__DM2 EQU CYREG_PRT0_DM2
RS__DR EQU CYREG_PRT0_DR
RS__INP_DIS EQU CYREG_PRT0_INP_DIS
RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT0_LCD_EN
RS__MASK EQU 0x02
RS__PORT EQU 0
RS__PRT EQU CYREG_PRT0_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RS__PS EQU CYREG_PRT0_PS
RS__SHIFT EQU 1
RS__SLW EQU CYREG_PRT0_SLW

/* LCD1_Cntl_Port */
LCD1_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
LCD1_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
LCD1_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
LCD1_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LCD1_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
LCD1_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
LCD1_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
LCD1_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
LCD1_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
LCD1_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
LCD1_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
LCD1_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LCD1_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
LCD1_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LCD1_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LCD1_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* I2C_1_I2C_FF */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* UART_1_RXInternalInterrupt */
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_TXInternalInterrupt */
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* SERVO_1 */
SERVO_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SERVO_1__0__MASK EQU 0x04
SERVO_1__0__PC EQU CYREG_PRT0_PC2
SERVO_1__0__PORT EQU 0
SERVO_1__0__SHIFT EQU 2
SERVO_1__AG EQU CYREG_PRT0_AG
SERVO_1__AMUX EQU CYREG_PRT0_AMUX
SERVO_1__BIE EQU CYREG_PRT0_BIE
SERVO_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SERVO_1__BYP EQU CYREG_PRT0_BYP
SERVO_1__CTL EQU CYREG_PRT0_CTL
SERVO_1__DM0 EQU CYREG_PRT0_DM0
SERVO_1__DM1 EQU CYREG_PRT0_DM1
SERVO_1__DM2 EQU CYREG_PRT0_DM2
SERVO_1__DR EQU CYREG_PRT0_DR
SERVO_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SERVO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SERVO_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SERVO_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SERVO_1__MASK EQU 0x04
SERVO_1__PORT EQU 0
SERVO_1__PRT EQU CYREG_PRT0_PRT
SERVO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SERVO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SERVO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SERVO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SERVO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SERVO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SERVO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SERVO_1__PS EQU CYREG_PRT0_PS
SERVO_1__SHIFT EQU 2
SERVO_1__SLW EQU CYREG_PRT0_SLW

/* SERVO_2 */
SERVO_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SERVO_2__0__MASK EQU 0x01
SERVO_2__0__PC EQU CYREG_PRT0_PC0
SERVO_2__0__PORT EQU 0
SERVO_2__0__SHIFT EQU 0
SERVO_2__AG EQU CYREG_PRT0_AG
SERVO_2__AMUX EQU CYREG_PRT0_AMUX
SERVO_2__BIE EQU CYREG_PRT0_BIE
SERVO_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SERVO_2__BYP EQU CYREG_PRT0_BYP
SERVO_2__CTL EQU CYREG_PRT0_CTL
SERVO_2__DM0 EQU CYREG_PRT0_DM0
SERVO_2__DM1 EQU CYREG_PRT0_DM1
SERVO_2__DM2 EQU CYREG_PRT0_DM2
SERVO_2__DR EQU CYREG_PRT0_DR
SERVO_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SERVO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SERVO_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SERVO_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SERVO_2__MASK EQU 0x01
SERVO_2__PORT EQU 0
SERVO_2__PRT EQU CYREG_PRT0_PRT
SERVO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SERVO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SERVO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SERVO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SERVO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SERVO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SERVO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SERVO_2__PS EQU CYREG_PRT0_PS
SERVO_2__SHIFT EQU 0
SERVO_2__SLW EQU CYREG_PRT0_SLW

/* emFile_1_Clock_1 */
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01

/* emFile_1_miso0 */
emFile_1_miso0__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
emFile_1_miso0__0__MASK EQU 0x08
emFile_1_miso0__0__PC EQU CYREG_PRT12_PC3
emFile_1_miso0__0__PORT EQU 12
emFile_1_miso0__0__SHIFT EQU 3
emFile_1_miso0__AG EQU CYREG_PRT12_AG
emFile_1_miso0__BIE EQU CYREG_PRT12_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT12_BYP
emFile_1_miso0__DM0 EQU CYREG_PRT12_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT12_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT12_DM2
emFile_1_miso0__DR EQU CYREG_PRT12_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT12_INP_DIS
emFile_1_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
emFile_1_miso0__MASK EQU 0x08
emFile_1_miso0__PORT EQU 12
emFile_1_miso0__PRT EQU CYREG_PRT12_PRT
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT12_PS
emFile_1_miso0__SHIFT EQU 3
emFile_1_miso0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
emFile_1_miso0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
emFile_1_miso0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
emFile_1_miso0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
emFile_1_miso0__SLW EQU CYREG_PRT12_SLW

/* emFile_1_mosi0 */
emFile_1_mosi0__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
emFile_1_mosi0__0__MASK EQU 0x10
emFile_1_mosi0__0__PC EQU CYREG_IO_PC_PRT15_PC4
emFile_1_mosi0__0__PORT EQU 15
emFile_1_mosi0__0__SHIFT EQU 4
emFile_1_mosi0__AG EQU CYREG_PRT15_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT15_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT15_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT15_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT15_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT15_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT15_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT15_DM2
emFile_1_mosi0__DR EQU CYREG_PRT15_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_1_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_1_mosi0__MASK EQU 0x10
emFile_1_mosi0__PORT EQU 15
emFile_1_mosi0__PRT EQU CYREG_PRT15_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT15_PS
emFile_1_mosi0__SHIFT EQU 4
emFile_1_mosi0__SLW EQU CYREG_PRT15_SLW

/* emFile_1_sclk0 */
emFile_1_sclk0__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
emFile_1_sclk0__0__MASK EQU 0x40
emFile_1_sclk0__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
emFile_1_sclk0__0__PORT EQU 15
emFile_1_sclk0__0__SHIFT EQU 6
emFile_1_sclk0__AG EQU CYREG_PRT15_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT15_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT15_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT15_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT15_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT15_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT15_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT15_DM2
emFile_1_sclk0__DR EQU CYREG_PRT15_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_1_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_1_sclk0__MASK EQU 0x40
emFile_1_sclk0__PORT EQU 15
emFile_1_sclk0__PRT EQU CYREG_PRT15_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT15_PS
emFile_1_sclk0__SHIFT EQU 6
emFile_1_sclk0__SLW EQU CYREG_PRT15_SLW

/* emFile_1_SPI0_BSPIM */
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* emFile_1_SPI0_CS */
emFile_1_SPI0_CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
emFile_1_SPI0_CS__0__MASK EQU 0x80
emFile_1_SPI0_CS__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
emFile_1_SPI0_CS__0__PORT EQU 15
emFile_1_SPI0_CS__0__SHIFT EQU 7
emFile_1_SPI0_CS__AG EQU CYREG_PRT15_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT15_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT15_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT15_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT15_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT15_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT15_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT15_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT15_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_1_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x80
emFile_1_SPI0_CS__PORT EQU 15
emFile_1_SPI0_CS__PRT EQU CYREG_PRT15_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT15_PS
emFile_1_SPI0_CS__SHIFT EQU 7
emFile_1_SPI0_CS__SLW EQU CYREG_PRT15_SLW

/* System_LED */
System_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
System_LED__0__MASK EQU 0x02
System_LED__0__PC EQU CYREG_PRT2_PC1
System_LED__0__PORT EQU 2
System_LED__0__SHIFT EQU 1
System_LED__AG EQU CYREG_PRT2_AG
System_LED__AMUX EQU CYREG_PRT2_AMUX
System_LED__BIE EQU CYREG_PRT2_BIE
System_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
System_LED__BYP EQU CYREG_PRT2_BYP
System_LED__CTL EQU CYREG_PRT2_CTL
System_LED__DM0 EQU CYREG_PRT2_DM0
System_LED__DM1 EQU CYREG_PRT2_DM1
System_LED__DM2 EQU CYREG_PRT2_DM2
System_LED__DR EQU CYREG_PRT2_DR
System_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
System_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
System_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
System_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
System_LED__MASK EQU 0x02
System_LED__PORT EQU 2
System_LED__PRT EQU CYREG_PRT2_PRT
System_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
System_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
System_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
System_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
System_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
System_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
System_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
System_LED__PS EQU CYREG_PRT2_PS
System_LED__SHIFT EQU 1
System_LED__SLW EQU CYREG_PRT2_SLW

/* Pin_SD_Detect */
Pin_SD_Detect__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_SD_Detect__0__MASK EQU 0x04
Pin_SD_Detect__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_SD_Detect__0__PORT EQU 15
Pin_SD_Detect__0__SHIFT EQU 2
Pin_SD_Detect__AG EQU CYREG_PRT15_AG
Pin_SD_Detect__AMUX EQU CYREG_PRT15_AMUX
Pin_SD_Detect__BIE EQU CYREG_PRT15_BIE
Pin_SD_Detect__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_SD_Detect__BYP EQU CYREG_PRT15_BYP
Pin_SD_Detect__CTL EQU CYREG_PRT15_CTL
Pin_SD_Detect__DM0 EQU CYREG_PRT15_DM0
Pin_SD_Detect__DM1 EQU CYREG_PRT15_DM1
Pin_SD_Detect__DM2 EQU CYREG_PRT15_DM2
Pin_SD_Detect__DR EQU CYREG_PRT15_DR
Pin_SD_Detect__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_SD_Detect__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_SD_Detect__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_SD_Detect__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_SD_Detect__MASK EQU 0x04
Pin_SD_Detect__PORT EQU 15
Pin_SD_Detect__PRT EQU CYREG_PRT15_PRT
Pin_SD_Detect__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_SD_Detect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_SD_Detect__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_SD_Detect__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_SD_Detect__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_SD_Detect__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_SD_Detect__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_SD_Detect__PS EQU CYREG_PRT15_PS
Pin_SD_Detect__SHIFT EQU 2
Pin_SD_Detect__SLW EQU CYREG_PRT15_SLW

/* System_Switch */
System_Switch__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
System_Switch__0__MASK EQU 0x04
System_Switch__0__PC EQU CYREG_PRT2_PC2
System_Switch__0__PORT EQU 2
System_Switch__0__SHIFT EQU 2
System_Switch__AG EQU CYREG_PRT2_AG
System_Switch__AMUX EQU CYREG_PRT2_AMUX
System_Switch__BIE EQU CYREG_PRT2_BIE
System_Switch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
System_Switch__BYP EQU CYREG_PRT2_BYP
System_Switch__CTL EQU CYREG_PRT2_CTL
System_Switch__DM0 EQU CYREG_PRT2_DM0
System_Switch__DM1 EQU CYREG_PRT2_DM1
System_Switch__DM2 EQU CYREG_PRT2_DM2
System_Switch__DR EQU CYREG_PRT2_DR
System_Switch__INP_DIS EQU CYREG_PRT2_INP_DIS
System_Switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
System_Switch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
System_Switch__LCD_EN EQU CYREG_PRT2_LCD_EN
System_Switch__MASK EQU 0x04
System_Switch__PORT EQU 2
System_Switch__PRT EQU CYREG_PRT2_PRT
System_Switch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
System_Switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
System_Switch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
System_Switch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
System_Switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
System_Switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
System_Switch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
System_Switch__PS EQU CYREG_PRT2_PS
System_Switch__SHIFT EQU 2
System_Switch__SLW EQU CYREG_PRT2_SLW

/* ISR_Co_Op_10ms */
ISR_Co_Op_10ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Co_Op_10ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Co_Op_10ms__INTC_MASK EQU 0x20000
ISR_Co_Op_10ms__INTC_NUMBER EQU 17
ISR_Co_Op_10ms__INTC_PRIOR_NUM EQU 7
ISR_Co_Op_10ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
ISR_Co_Op_10ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Co_Op_10ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_Pre_Emp_1ms */
ISR_Pre_Emp_1ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Pre_Emp_1ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Pre_Emp_1ms__INTC_MASK EQU 0x40000
ISR_Pre_Emp_1ms__INTC_NUMBER EQU 18
ISR_Pre_Emp_1ms__INTC_PRIOR_NUM EQU 7
ISR_Pre_Emp_1ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
ISR_Pre_Emp_1ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Pre_Emp_1ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TMR_Os_Tmr_Co_Op_TimerHW */
TMR_Os_Tmr_Co_Op_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
TMR_Os_Tmr_Co_Op_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
TMR_Os_Tmr_Co_Op_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
TMR_Os_Tmr_Co_Op_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
TMR_Os_Tmr_Co_Op_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
TMR_Os_Tmr_Co_Op_TimerHW__PER0 EQU CYREG_TMR0_PER0
TMR_Os_Tmr_Co_Op_TimerHW__PER1 EQU CYREG_TMR0_PER1
TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_MSK EQU 0x01
TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_MSK EQU 0x01
TMR_Os_Tmr_Co_Op_TimerHW__RT0 EQU CYREG_TMR0_RT0
TMR_Os_Tmr_Co_Op_TimerHW__RT1 EQU CYREG_TMR0_RT1
TMR_Os_Tmr_Co_Op_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* TMR_Os_Tmr_Pre_Emp_TimerHW */
TMR_Os_Tmr_Pre_Emp_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
TMR_Os_Tmr_Pre_Emp_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
TMR_Os_Tmr_Pre_Emp_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
TMR_Os_Tmr_Pre_Emp_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
TMR_Os_Tmr_Pre_Emp_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
TMR_Os_Tmr_Pre_Emp_TimerHW__PER0 EQU CYREG_TMR1_PER0
TMR_Os_Tmr_Pre_Emp_TimerHW__PER1 EQU CYREG_TMR1_PER1
TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_MSK EQU 0x02
TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_MSK EQU 0x02
TMR_Os_Tmr_Pre_Emp_TimerHW__RT0 EQU CYREG_TMR1_RT0
TMR_Os_Tmr_Pre_Emp_TimerHW__RT1 EQU CYREG_TMR1_RT1
TMR_Os_Tmr_Pre_Emp_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* CLK_Co_Op_Timer_Clock */
CLK_Co_Op_Timer_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
CLK_Co_Op_Timer_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
CLK_Co_Op_Timer_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
CLK_Co_Op_Timer_Clock__CFG2_SRC_SEL_MASK EQU 0x07
CLK_Co_Op_Timer_Clock__INDEX EQU 0x04
CLK_Co_Op_Timer_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_Co_Op_Timer_Clock__PM_ACT_MSK EQU 0x10
CLK_Co_Op_Timer_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_Co_Op_Timer_Clock__PM_STBY_MSK EQU 0x10

/* CLK_pre_emp_timer_clock */
CLK_pre_emp_timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_pre_emp_timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_pre_emp_timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_pre_emp_timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
CLK_pre_emp_timer_clock__INDEX EQU 0x03
CLK_pre_emp_timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_pre_emp_timer_clock__PM_ACT_MSK EQU 0x08
CLK_pre_emp_timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_pre_emp_timer_clock__PM_STBY_MSK EQU 0x08

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00068003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
