============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:28:26 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                       launch                                   0 R 
(MultBlock.sdc_line_11_31_1)      ext delay                     +100     100 F 
X[0]                              in port         9 116.2    0    +0     100 F 
g1903__2380/B                                                     +0     100   
g1903__2380/Z                     NOR2_E          3  51.8  198  +123     223 R 
sub_41_30_g2350/A                                                 +0     223   
sub_41_30_g2350/Z                 INVERT_H        1  19.5   66   +36     258 F 
sub_41_30_g2347__1122/A                                           +0     258   
sub_41_30_g2347__1122/Z           NOR2_E          1  19.8  115   +75     334 R 
sub_41_30_g2345__5927/CIN                                         +0     334   
sub_41_30_g2345__5927/COUT        ADDF_E          1  19.8  109  +153     486 R 
sub_41_30_g2344__6789/CIN                                         +0     486   
sub_41_30_g2344__6789/COUT        ADDF_E          1  19.8  109  +152     638 R 
sub_41_30_g2343__1591/CIN                                         +0     638   
sub_41_30_g2343__1591/COUT        ADDF_E          1  19.8  109  +152     791 R 
sub_41_30_g2342__9719/CIN                                         +0     791   
sub_41_30_g2342__9719/COUT        ADDF_E          1  19.8  109  +152     943 R 
sub_41_30_g2341__3377/CIN                                         +0     943   
sub_41_30_g2341__3377/COUT        ADDF_E          1  19.8  109  +152    1095 R 
sub_41_30_g2340__9867/CIN                                         +0    1095   
sub_41_30_g2340__9867/COUT        ADDF_E          1  19.8  109  +152    1247 R 
sub_41_30_g2339__7765/CIN                                         +0    1247   
sub_41_30_g2339__7765/COUT        ADDF_E          1  19.8  109  +152    1399 R 
sub_41_30_g2338__7547/CIN                                         +0    1399   
sub_41_30_g2338__7547/COUT        ADDF_E          1  19.8  109  +152    1552 R 
sub_41_30_g2337__2833/CIN                                         +0    1552   
sub_41_30_g2337__2833/COUT        ADDF_E          1  19.8  109  +152    1704 R 
sub_41_30_g2336__2006/CIN                                         +0    1704   
sub_41_30_g2336__2006/COUT        ADDF_E          1  19.8  109  +152    1856 R 
sub_41_30_g2335__1297/CIN                                         +0    1856   
sub_41_30_g2335__1297/COUT        ADDF_E          1  19.8  109  +152    2008 R 
sub_41_30_g2334__1237/CIN                                         +0    2008   
sub_41_30_g2334__1237/COUT        ADDF_E          1  19.8  109  +152    2160 R 
sub_41_30_g2333__2007/CIN                                         +0    2160   
sub_41_30_g2333__2007/COUT        ADDF_E          1  19.8  109  +152    2313 R 
sub_41_30_g2332__3779/CIN                                         +0    2313   
sub_41_30_g2332__3779/COUT        ADDF_E          1  19.8  109  +152    2465 R 
sub_41_30_g2331__4599/CIN                                         +0    2465   
sub_41_30_g2331__4599/COUT        ADDF_E          1  19.8  109  +152    2617 R 
sub_41_30_g2330__3717/CIN                                         +0    2617   
sub_41_30_g2330__3717/COUT        ADDF_E          1  19.8  109  +152    2769 R 
sub_41_30_g2329__1377/CIN                                         +0    2769   
sub_41_30_g2329__1377/COUT        ADDF_E          1  19.8  109  +152    2921 R 
sub_41_30_g2328__8867/CIN                                         +0    2921   
sub_41_30_g2328__8867/COUT        ADDF_E          1  19.8  109  +152    3074 R 
sub_41_30_g2327__7654/CIN                                         +0    3074   
sub_41_30_g2327__7654/COUT        ADDF_E          1  19.8  109  +152    3226 R 
sub_41_30_g2326__7557/CIN                                         +0    3226   
sub_41_30_g2326__7557/COUT        ADDF_E          1  19.8  109  +152    3378 R 
sub_41_30_g2325__7837/CIN                                         +0    3378   
sub_41_30_g2325__7837/COUT        ADDF_E          1  19.8  109  +152    3530 R 
sub_41_30_g2324__6179/CIN                                         +0    3530   
sub_41_30_g2324__6179/COUT        ADDF_E          1  19.8  109  +152    3682 R 
sub_41_30_g2323__1279/CIN                                         +0    3682   
sub_41_30_g2323__1279/COUT        ADDF_E          1  19.8  109  +152    3835 R 
sub_41_30_g2322__3457/CIN                                         +0    3835   
sub_41_30_g2322__3457/COUT        ADDF_E          1  19.8  109  +152    3987 R 
sub_41_30_g2321__9771/CIN                                         +0    3987   
sub_41_30_g2321__9771/COUT        ADDF_E          1  19.8  109  +152    4139 R 
sub_41_30_g2320__2005/CIN                                         +0    4139   
sub_41_30_g2320__2005/COUT        ADDF_E          1  19.8  109  +152    4291 R 
sub_41_30_g2319__1122/CIN                                         +0    4291   
sub_41_30_g2319__1122/COUT        ADDF_E          1  19.8  109  +152    4443 R 
sub_41_30_g2318__2001/CIN                                         +0    4443   
sub_41_30_g2318__2001/COUT        ADDF_E          1  18.5  104  +150    4593 R 
sub_41_30_g2317__5927/B                                           +0    4593   
sub_41_30_g2317__5927/Z           XOR2_C          1   8.8  142   +88    4681 R 
Y[31]                        <<<  out port                        +0    4681 R 
(MultBlock.sdc_line_12)           ext delay                     +200    4881 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                              20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15119ps 
Start-point  : X[0]
End-point    : Y[31]
