============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:33:28 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    1430         -  
      Drv Adjust:+       0         0  
         Arrival:=    1430            
                                      
   Required Time:=    1430            
       Data Path:-    1430            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1430            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  A[0]                               -       -     F     (arrival)                     2  8.1  1000     0       0    (-,-) 
  F1A/g237/Y                         -       B->Y  R     sky130_fd_sc_hd__nand2_2      1  6.0   187   318     318    (-,-) 
  F1A/g236/X                         -       B1->X R     sky130_fd_sc_hd__o21a_4       1 10.6    51   166     484    (-,-) 
  F1A/g235/Y                         -       B->Y  F     sky130_fd_sc_hd__nand2_4      2 11.8    42    54     538    (-,-) 
  full_adder_loop[1].FA/g121__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    55    58     596    (-,-) 
  full_adder_loop[1].FA/g119__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 11.8    38    51     647    (-,-) 
  full_adder_loop[2].FA/g21/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    55    57     704    (-,-) 
  full_adder_loop[2].FA/g20/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 11.8    44    51     755    (-,-) 
  full_adder_loop[3].FA/g121__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    52    59     814    (-,-) 
  full_adder_loop[3].FA/g119__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 12.2    39    51     865    (-,-) 
  full_adder_loop[4].FA/g118__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    54    57     922    (-,-) 
  full_adder_loop[4].FA/g116__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 11.8    40    51     973    (-,-) 
  full_adder_loop[5].FA/g118__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    54    57    1030    (-,-) 
  full_adder_loop[5].FA/g116__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 14.6    45    55    1085    (-,-) 
  full_adder_loop[6].FA/g119__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4      1 10.1    57    60    1145    (-,-) 
  full_adder_loop[6].FA/g117__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4      3 15.2    50    57    1202    (-,-) 
  full_adder_loop[7].FA/g18/Y        -       A->Y  R     sky130_fd_sc_hd__inv_2        1 10.1    54    66    1268    (-,-) 
  full_adder_loop[7].FA/g17/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4      1 17.7    49    60    1328    (-,-) 
  full_adder_loop[7].FA/g16/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_8      1 51.3   111   102    1430    (-,-) 
  S[7]                               <<<     -     R     (port)                        -    -     -     0    1430    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

