<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'Loop_realfft_be_desc' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[85] ('r.V', ./xfft2real.h:106->xfft2real.cpp:62) [85]  (3.89 ns)" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:16.436+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:16.427+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Loop_realfft_be_rev_' to 'Loop_realfft_be_rev_s'." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:16.142+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'realfft_be_buffer' in function 'Loop_realfft_be_buff'." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:16.118+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'realfft_be_stream_output' in function 'Loop_realfft_be_stre'." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:16.019+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_buffer_proc86' to 'Loop_realfft_be_buff' (./xfft2real.h:65)" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.893+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_descramble_proc87' to 'Loop_realfft_be_desc' (./xfft2real.h:87:37)" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.790+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_rev_real_hi_proc88' to 'Loop_realfft_be_rev_' (./xfft2real.h:115:37)" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.783+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_stream_output_proc89' to 'Loop_realfft_be_stre' (./xfft2real.h:120:37)" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.775+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.1'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.369+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.0'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.360+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.353+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.345+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.338+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly." projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:11:15.331+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set dout_group [add_wave_group dout(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TREADY -into $dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TVALID -into $dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TLAST -into $dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/dout_TDATA -into $dout_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set din_group [add_wave_group din(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TREADY -into $din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TVALID -into $din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TLAST -into $din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/din_TDATA -into $din_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AESL_inst_hls_xfft2real/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/LENGTH_din_V_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/LENGTH_din_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/LENGTH_dout_V_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/LENGTH_dout_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_dout_group [add_wave_group dout(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/dout_TREADY -into $tb_dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/dout_TVALID -into $tb_dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/dout_TLAST -into $tb_dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/dout_TDATA -into $tb_dout_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_din_group [add_wave_group din(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/din_TREADY -into $tb_din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/din_TVALID -into $tb_din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/din_TLAST -into $tb_din_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_hls_xfft2real_top/din_TDATA -into $tb_din_group -radix hex&#xD;&#xA;## save_wave_config hls_xfft2real.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 32 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 32 [40.89%] @ &quot;4298000&quot;&#xD;&#xA;// RTL Simulation : 2 / 32 [40.89%] @ &quot;6350000&quot;&#xD;&#xA;// RTL Simulation : 3 / 32 [40.89%] @ &quot;8402000&quot;&#xD;&#xA;// RTL Simulation : 4 / 32 [40.89%] @ &quot;10454000&quot;&#xD;&#xA;// RTL Simulation : 5 / 32 [40.89%] @ &quot;12506000&quot;&#xD;&#xA;// RTL Simulation : 6 / 32 [40.89%] @ &quot;14558000&quot;&#xD;&#xA;// RTL Simulation : 7 / 32 [40.89%] @ &quot;16610000&quot;&#xD;&#xA;// RTL Simulation : 8 / 32 [40.89%] @ &quot;18662000&quot;&#xD;&#xA;// RTL Simulation : 9 / 32 [40.89%] @ &quot;20714000&quot;&#xD;&#xA;// RTL Simulation : 10 / 32 [40.89%] @ &quot;22766000&quot;&#xD;&#xA;// RTL Simulation : 11 / 32 [40.89%] @ &quot;24818000&quot;&#xD;&#xA;// RTL Simulation : 12 / 32 [40.89%] @ &quot;26870000&quot;&#xD;&#xA;// RTL Simulation : 13 / 32 [40.89%] @ &quot;28922000&quot;&#xD;&#xA;// RTL Simulation : 14 / 32 [40.89%] @ &quot;30974000&quot;&#xD;&#xA;// RTL Simulation : 15 / 32 [40.89%] @ &quot;33026000&quot;&#xD;&#xA;// RTL Simulation : 16 / 32 [40.89%] @ &quot;35078000&quot;&#xD;&#xA;// RTL Simulation : 17 / 32 [40.89%] @ &quot;37130000&quot;&#xD;&#xA;// RTL Simulation : 18 / 32 [40.89%] @ &quot;39182000&quot;&#xD;&#xA;// RTL Simulation : 19 / 32 [40.89%] @ &quot;41234000&quot;&#xD;&#xA;// RTL Simulation : 20 / 32 [40.89%] @ &quot;43286000&quot;&#xD;&#xA;// RTL Simulation : 21 / 32 [40.89%] @ &quot;45338000&quot;&#xD;&#xA;// RTL Simulation : 22 / 32 [40.89%] @ &quot;47390000&quot;&#xD;&#xA;// RTL Simulation : 23 / 32 [40.89%] @ &quot;49442000&quot;&#xD;&#xA;// RTL Simulation : 24 / 32 [40.89%] @ &quot;51494000&quot;&#xD;&#xA;// RTL Simulation : 25 / 32 [40.89%] @ &quot;53546000&quot;&#xD;&#xA;// RTL Simulation : 26 / 32 [40.89%] @ &quot;55598000&quot;&#xD;&#xA;// RTL Simulation : 27 / 32 [40.89%] @ &quot;57650000&quot;&#xD;&#xA;// RTL Simulation : 28 / 32 [40.89%] @ &quot;59702000&quot;&#xD;&#xA;// RTL Simulation : 29 / 32 [40.89%] @ &quot;61754000&quot;&#xD;&#xA;// RTL Simulation : 30 / 32 [40.89%] @ &quot;63806000&quot;&#xD;&#xA;// RTL Simulation : 31 / 32 [40.89%] @ &quot;65858000&quot;&#xD;&#xA;// RTL Simulation : 32 / 32 [100.00%] @ &quot;67910000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 67926 ns : File &quot;E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj_vivado/IPXACTExport/sim/verilog/hls_xfft2real.autotb.v&quot; Line 267&#xD;&#xA;## quit" projectName="be_vhls_prj_vivado" solutionName="IPXACTExport" date="2021-10-17T19:33:33.244+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
