<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-lpc32xx › serial.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>serial.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-lpc32xx/serial.c</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Wells &lt;kevin.wells@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 NXP Semiconductors</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/serial_reg.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/platform.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define LPC32XX_SUART_FIFO_SIZE	64</span>

<span class="cm">/* Standard 8250/16550 compatible serial ports */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">serial_std_platform_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART5_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">membase</span>        <span class="o">=</span> <span class="n">io_p2v</span><span class="p">(</span><span class="n">LPC32XX_UART5_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="n">LPC32XX_UART5_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_LPC32XX_UART_IIR5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_BUGGY_UART</span> <span class="o">|</span>
					<span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART3_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">membase</span>	<span class="o">=</span> <span class="n">io_p2v</span><span class="p">(</span><span class="n">LPC32XX_UART3_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="n">LPC32XX_UART3_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_LPC32XX_UART_IIR3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_BUGGY_UART</span> <span class="o">|</span>
					<span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART4_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">membase</span>	<span class="o">=</span> <span class="n">io_p2v</span><span class="p">(</span><span class="n">LPC32XX_UART4_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="n">LPC32XX_UART4_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_LPC32XX_UART_IIR4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_BUGGY_UART</span> <span class="o">|</span>
					<span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART6_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">membase</span>	<span class="o">=</span> <span class="n">io_p2v</span><span class="p">(</span><span class="n">LPC32XX_UART6_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="n">LPC32XX_UART6_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_LPC32XX_UART_IIR6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_BUGGY_UART</span> <span class="o">|</span>
					<span class="n">UPF_SKIP_TEST</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">uartinit</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">uart_ck_name</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ck_mode_mask</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pdiv_clk_reg</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">mapbase</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uartinit</span> <span class="n">uartinit_data</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART5_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">uart_ck_name</span> <span class="o">=</span> <span class="s">&quot;uart5_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ck_mode_mask</span> <span class="o">=</span>
			<span class="n">LPC32XX_UART_CLKMODE_LOAD</span><span class="p">(</span><span class="n">LPC32XX_UART_CLKMODE_ON</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pdiv_clk_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_UART5_CLK_CTRL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">LPC32XX_UART5_BASE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART3_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">uart_ck_name</span> <span class="o">=</span> <span class="s">&quot;uart3_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ck_mode_mask</span> <span class="o">=</span>
			<span class="n">LPC32XX_UART_CLKMODE_LOAD</span><span class="p">(</span><span class="n">LPC32XX_UART_CLKMODE_ON</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pdiv_clk_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_UART3_CLK_CTRL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">LPC32XX_UART3_BASE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART4_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">uart_ck_name</span> <span class="o">=</span> <span class="s">&quot;uart4_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ck_mode_mask</span> <span class="o">=</span>
			<span class="n">LPC32XX_UART_CLKMODE_LOAD</span><span class="p">(</span><span class="n">LPC32XX_UART_CLKMODE_ON</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pdiv_clk_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_UART4_CLK_CTRL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">LPC32XX_UART4_BASE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_ARCH_LPC32XX_UART6_SELECT</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">uart_ck_name</span> <span class="o">=</span> <span class="s">&quot;uart6_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ck_mode_mask</span> <span class="o">=</span>
			<span class="n">LPC32XX_UART_CLKMODE_LOAD</span><span class="p">(</span><span class="n">LPC32XX_UART_CLKMODE_ON</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pdiv_clk_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_UART6_CLK_CTRL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">LPC32XX_UART6_BASE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">serial_std_platform_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">serial_std_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">lpc32xx_serial_devs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">serial_std_platform_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">lpc32xx_serial_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">clkmodes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">puart</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* UART clocks are off, let clock driver manage them */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_CLKPWR_UART_CLK_CTRL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uartinit_data</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">uartinit_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">uart_ck_name</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="n">serial_std_platform_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">uartclk</span> <span class="o">=</span>
				<span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Fall back on main osc rate if clock rate return fails */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">serial_std_platform_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">uartclk</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">serial_std_platform_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">uartclk</span> <span class="o">=</span>
				<span class="n">LPC32XX_MAIN_OSC_FREQ</span><span class="p">;</span>

		<span class="cm">/* Setup UART clock modes for all UARTs, disable autoclock */</span>
		<span class="n">clkmodes</span> <span class="o">|=</span> <span class="n">uartinit_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ck_mode_mask</span><span class="p">;</span>

		<span class="cm">/* pre-UART clock divider set to 1 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0101</span><span class="p">,</span> <span class="n">uartinit_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pdiv_clk_reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Force a flush of the RX FIFOs to work around a</span>
<span class="cm">		 * HW bug</span>
<span class="cm">		 */</span>
		<span class="n">puart</span> <span class="o">=</span> <span class="n">uartinit_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mapbase</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xC1</span><span class="p">,</span> <span class="n">LPC32XX_UART_IIR_FCR</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">LPC32XX_UART_DLL_FIFO</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">j</span> <span class="o">=</span> <span class="n">LPC32XX_SUART_FIFO_SIZE</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">j</span><span class="o">--</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span>
				<span class="n">LPC32XX_UART_DLL_FIFO</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_UART_IIR_FCR</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="cm">/* This needs to be done after all UART clocks are setup */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkmodes</span><span class="p">,</span> <span class="n">LPC32XX_UARTCTL_CLKMODE</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uartinit_data</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Force a flush of the RX FIFOs to work around a HW bug */</span>
		<span class="n">puart</span> <span class="o">=</span> <span class="n">serial_std_platform_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mapbase</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xC1</span><span class="p">,</span> <span class="n">LPC32XX_UART_IIR_FCR</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">LPC32XX_UART_DLL_FIFO</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">j</span> <span class="o">=</span> <span class="n">LPC32XX_SUART_FIFO_SIZE</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">j</span><span class="o">--</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_UART_DLL_FIFO</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_UART_IIR_FCR</span><span class="p">(</span><span class="n">puart</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="cm">/* Disable UART5-&gt;USB transparent mode or USB won&#39;t work */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_UARTCTL_CTRL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LPC32XX_UART_U5_ROUTE_TO_USB</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">LPC32XX_UARTCTL_CTRL</span><span class="p">);</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">lpc32xx_serial_devs</span><span class="p">,</span>
		<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lpc32xx_serial_devs</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
