
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1582default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
§
Loading clock regions from %s
13*device2m
Y/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
•
Loading clock buffers from %s
11*device2n
Z/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
¢
&Loading clock placement rules from %s
318*place2b
N/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
†
)Loading package pin functions from %s...
17*device2^
J/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
°
Loading package from %s
16*device2p
\/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
ï
Loading io standards from %s
15*device2_
K/ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
°
+Loading device configuration modes from %s
14*device2]
I/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
û
$Parsing XDC File [%s] for cell '%s'
848*designutils2´
ñ/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc2default:default2,
system_i/microblaze_0/U02default:defaultZ20-848
ß
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2´
ñ/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc2default:default2,
system_i/microblaze_0/U02default:defaultZ20-847
¨
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
é/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
µ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
é/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
¨
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
é/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
µ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
é/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
π
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ω
®/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc2default:default25
!system_i/microblaze_0_axi_intc/U02default:defaultZ20-848
¬
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ω
®/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc2default:default25
!system_i/microblaze_0_axi_intc/U02default:defaultZ20-847
â
$Parsing XDC File [%s] for cell '%s'
848*designutils2ù
à/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2%
system_i/mdm_1/U02default:defaultZ20-848
¸
%Done setting XDC timing constraints.
35*timing2ü
à/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:132default:default2
00:00:132default:default2
1520.7272default:default2
440.4692default:defaultZ17-268
í
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ù
à/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2%
system_i/mdm_1/U02default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
ê/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-848
˜
Deriving generated clocks
2*timing2ß
ê/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
†
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
ê/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2´
ñ/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2´
ñ/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2∑
¢/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∑
¢/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-847
≥
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ω
®/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-848
º
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ω
®/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
î/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc2default:default2(
system_i/axi_timer_02default:defaultZ20-848
°
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
î/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc2default:default2(
system_i/axi_timer_02default:defaultZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2ß
í/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2#
system_i/lcd/U02default:defaultZ20-848
ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ß
í/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2#
system_i/lcd/U02default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2≠
ò/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2#
system_i/lcd/U02default:defaultZ20-848
†
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≠
ò/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2#
system_i/lcd/U02default:defaultZ20-847
≈
Parsing XDC File [%s]
179*designutils2é
z/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc2default:defaultZ20-179
Œ
Finished Parsing XDC File [%s]
178*designutils2é
z/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc2default:defaultZ20-178
¿
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
Ø/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc2default:default25
!system_i/microblaze_0_axi_intc/U02default:defaultZ20-848
…
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
Ø/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc2default:default25
!system_i/microblaze_0_axi_intc/U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
r
6Generating merged BMM file for the design top '%s'...
58*memdata2"
system_wrapper2default:defaultZ28-58
ù
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2¥
ü/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Ú
!Unisim Transformation Summary:
%s111*project2µ
†  A total of 139 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:222default:default2
00:00:232default:default2
1530.7342default:default2
714.6642default:defaultZ17-268


End Record