// Seed: 246852886
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9
);
  logic [-1 : 1] id_11 = -1 ^ -1'b0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd86
) (
    input  wire  id_0,
    output wor   _id_1,
    input  uwire _id_2,
    output uwire id_3
);
  assign id_3 = id_2;
  not primCall (id_3, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_6 = 0;
  logic [id_1 : id_2] id_5;
  wire id_6;
endmodule
