|Mips
CLOCK_50 => ~NO_FANOUT~
SW[0] => forward_en.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
KEY[0] => ~NO_FANOUT~
KEY[1] => clk.IN8
KEY[2] => ~NO_FANOUT~
KEY[3] => rst.IN8
HEX0[0] <= sevenSegment:s6.port1
HEX0[1] <= sevenSegment:s6.port1
HEX0[2] <= sevenSegment:s6.port1
HEX0[3] <= sevenSegment:s6.port1
HEX0[4] <= sevenSegment:s6.port1
HEX0[5] <= sevenSegment:s6.port1
HEX0[6] <= sevenSegment:s6.port1
HEX1[0] <= sevenSegment:s5.port1
HEX1[1] <= sevenSegment:s5.port1
HEX1[2] <= sevenSegment:s5.port1
HEX1[3] <= sevenSegment:s5.port1
HEX1[4] <= sevenSegment:s5.port1
HEX1[5] <= sevenSegment:s5.port1
HEX1[6] <= sevenSegment:s5.port1
HEX2[0] <= sevenSegment:s7.port1
HEX2[1] <= sevenSegment:s7.port1
HEX2[2] <= sevenSegment:s7.port1
HEX2[3] <= sevenSegment:s7.port1
HEX2[4] <= sevenSegment:s7.port1
HEX2[5] <= sevenSegment:s7.port1
HEX2[6] <= sevenSegment:s7.port1
HEX3[0] <= sevenSegment:s3.port1
HEX3[1] <= sevenSegment:s3.port1
HEX3[2] <= sevenSegment:s3.port1
HEX3[3] <= sevenSegment:s3.port1
HEX3[4] <= sevenSegment:s3.port1
HEX3[5] <= sevenSegment:s3.port1
HEX3[6] <= sevenSegment:s3.port1
HEX4[0] <= sevenSegment:s2.port1
HEX4[1] <= sevenSegment:s2.port1
HEX4[2] <= sevenSegment:s2.port1
HEX4[3] <= sevenSegment:s2.port1
HEX4[4] <= sevenSegment:s2.port1
HEX4[5] <= sevenSegment:s2.port1
HEX4[6] <= sevenSegment:s2.port1
HEX5[0] <= sevenSegment:s1.port1
HEX5[1] <= sevenSegment:s1.port1
HEX5[2] <= sevenSegment:s1.port1
HEX5[3] <= sevenSegment:s1.port1
HEX5[4] <= sevenSegment:s1.port1
HEX5[5] <= sevenSegment:s1.port1
HEX5[6] <= sevenSegment:s1.port1
HEX6[0] <= sevenSegment:s8.port1
HEX6[1] <= sevenSegment:s8.port1
HEX6[2] <= sevenSegment:s8.port1
HEX6[3] <= sevenSegment:s8.port1
HEX6[4] <= sevenSegment:s8.port1
HEX6[5] <= sevenSegment:s8.port1
HEX6[6] <= sevenSegment:s8.port1
HEX7[0] <= sevenSegment:s4.port1
HEX7[1] <= sevenSegment:s4.port1
HEX7[2] <= sevenSegment:s4.port1
HEX7[3] <= sevenSegment:s4.port1
HEX7[4] <= sevenSegment:s4.port1
HEX7[5] <= sevenSegment:s4.port1
HEX7[6] <= sevenSegment:s4.port1
LEDR[0] <= cache_controller:comb_250.port17
LEDR[1] <= cache_controller:comb_250.port17
LEDR[2] <= cache_controller:comb_250.port17
LEDR[3] <= cache_controller:comb_250.port17
LEDR[4] <= cache_controller:comb_250.port17
LEDR[5] <= cache_controller:comb_250.port17
LEDR[6] <= cache_controller:comb_250.port17
LEDR[7] <= cache_controller:comb_250.port17
LEDR[8] <= cache_controller:comb_250.port17
LEDR[9] <= cache_controller:comb_250.port17
LEDR[10] <= cache_controller:comb_250.port17
LEDR[11] <= cache_controller:comb_250.port17
LEDR[12] <= cache_controller:comb_250.port17
LEDR[13] <= cache_controller:comb_250.port17
LEDR[14] <= cache_controller:comb_250.port17
LEDR[15] <= cache_controller:comb_250.port17
LEDR[16] <= forwardingUnit:fw.port11
LEDR[17] <= enable2.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= cache_controller:comb_250.port2
LEDG[1] <= <GND>
LEDG[2] <= ALUsel2[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= ALUsel2[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= id_ex_reg_out[55].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= ex_mem_reg_out[36].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= enableBase.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= hazard_detection:hazard_detect.port7
SRAM_ADDR[0] => SRAM_ADDR[0].IN1
SRAM_ADDR[1] => SRAM_ADDR[1].IN1
SRAM_ADDR[2] => SRAM_ADDR[2].IN1
SRAM_ADDR[3] => SRAM_ADDR[3].IN1
SRAM_ADDR[4] => SRAM_ADDR[4].IN1
SRAM_ADDR[5] => SRAM_ADDR[5].IN1
SRAM_ADDR[6] => SRAM_ADDR[6].IN1
SRAM_ADDR[7] => SRAM_ADDR[7].IN1
SRAM_ADDR[8] => SRAM_ADDR[8].IN1
SRAM_ADDR[9] => SRAM_ADDR[9].IN1
SRAM_ADDR[10] => SRAM_ADDR[10].IN1
SRAM_ADDR[11] => SRAM_ADDR[11].IN1
SRAM_ADDR[12] => SRAM_ADDR[12].IN1
SRAM_ADDR[13] => SRAM_ADDR[13].IN1
SRAM_ADDR[14] => SRAM_ADDR[14].IN1
SRAM_ADDR[15] => SRAM_ADDR[15].IN1
SRAM_ADDR[16] => SRAM_ADDR[16].IN1
SRAM_ADDR[17] => SRAM_ADDR[17].IN1
SRAM_DQ[0] <> cache_controller:comb_250.port9
SRAM_DQ[1] <> cache_controller:comb_250.port9
SRAM_DQ[2] <> cache_controller:comb_250.port9
SRAM_DQ[3] <> cache_controller:comb_250.port9
SRAM_DQ[4] <> cache_controller:comb_250.port9
SRAM_DQ[5] <> cache_controller:comb_250.port9
SRAM_DQ[6] <> cache_controller:comb_250.port9
SRAM_DQ[7] <> cache_controller:comb_250.port9
SRAM_DQ[8] <> cache_controller:comb_250.port9
SRAM_DQ[9] <> cache_controller:comb_250.port9
SRAM_DQ[10] <> cache_controller:comb_250.port9
SRAM_DQ[11] <> cache_controller:comb_250.port9
SRAM_DQ[12] <> cache_controller:comb_250.port9
SRAM_DQ[13] <> cache_controller:comb_250.port9
SRAM_DQ[14] <> cache_controller:comb_250.port9
SRAM_DQ[15] <> cache_controller:comb_250.port9
SRAM_UB_N_O => SRAM_UB_N_O.IN1
SRAM_LB_N_O => SRAM_LB_N_O.IN1
SRAM_WE_N_O => SRAM_WE_N_O.IN1
SRAM_CE_N_O => SRAM_CE_N_O.IN1
SRAM_OE_N_O => SRAM_OE_N_O.IN1


|Mips|sign_extend:ex
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[5] => out[15].DATAIN
in[5] => out[14].DATAIN
in[5] => out[13].DATAIN
in[5] => out[12].DATAIN
in[5] => out[11].DATAIN
in[5] => out[10].DATAIN
in[5] => out[9].DATAIN
in[5] => out[8].DATAIN
in[5] => out[7].DATAIN
in[5] => out[6].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[5].DB_MAX_OUTPUT_PORT_TYPE


|Mips|adder:add_offset
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|adder:add1
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX:pc_mux
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|pc:p1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
load => counter[0].ENA
load => counter[15].ENA
load => counter[14].ENA
load => counter[13].ENA
load => counter[12].ENA
load => counter[11].ENA
load => counter[10].ENA
load => counter[9].ENA
load => counter[8].ENA
load => counter[7].ENA
load => counter[6].ENA
load => counter[5].ENA
load => counter[4].ENA
load => counter[3].ENA
load => counter[2].ENA
load => counter[1].ENA
in[0] => counter[0].DATAIN
in[1] => counter[1].DATAIN
in[2] => counter[2].DATAIN
in[3] => counter[3].DATAIN
in[4] => counter[4].DATAIN
in[5] => counter[5].DATAIN
in[6] => counter[6].DATAIN
in[7] => counter[7].DATAIN
in[8] => counter[8].DATAIN
in[9] => counter[9].DATAIN
in[10] => counter[10].DATAIN
in[11] => counter[11].DATAIN
in[12] => counter[12].DATAIN
in[13] => counter[13].DATAIN
in[14] => counter[14].DATAIN
in[15] => counter[15].DATAIN
out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE


|Mips|instruction_mem:ins_mem
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
pc_out[0] => Equal0.IN63
pc_out[0] => Equal1.IN63
pc_out[0] => Equal2.IN63
pc_out[0] => Equal3.IN63
pc_out[0] => Equal4.IN63
pc_out[0] => Equal5.IN63
pc_out[1] => Equal0.IN62
pc_out[1] => Equal1.IN62
pc_out[1] => Equal2.IN62
pc_out[1] => Equal3.IN62
pc_out[1] => Equal4.IN62
pc_out[1] => Equal5.IN62
pc_out[2] => Equal0.IN61
pc_out[2] => Equal1.IN61
pc_out[2] => Equal2.IN61
pc_out[2] => Equal3.IN61
pc_out[2] => Equal4.IN61
pc_out[2] => Equal5.IN61
pc_out[3] => Equal0.IN60
pc_out[3] => Equal1.IN60
pc_out[3] => Equal2.IN60
pc_out[3] => Equal3.IN60
pc_out[3] => Equal4.IN60
pc_out[3] => Equal5.IN60
pc_out[4] => Equal0.IN59
pc_out[4] => Equal1.IN59
pc_out[4] => Equal2.IN59
pc_out[4] => Equal3.IN59
pc_out[4] => Equal4.IN59
pc_out[4] => Equal5.IN59
pc_out[5] => Equal0.IN58
pc_out[5] => Equal1.IN58
pc_out[5] => Equal2.IN58
pc_out[5] => Equal3.IN58
pc_out[5] => Equal4.IN58
pc_out[5] => Equal5.IN58
pc_out[6] => Equal0.IN57
pc_out[6] => Equal1.IN57
pc_out[6] => Equal2.IN57
pc_out[6] => Equal3.IN57
pc_out[6] => Equal4.IN57
pc_out[6] => Equal5.IN57
pc_out[7] => Equal0.IN56
pc_out[7] => Equal1.IN56
pc_out[7] => Equal2.IN56
pc_out[7] => Equal3.IN56
pc_out[7] => Equal4.IN56
pc_out[7] => Equal5.IN56
pc_out[8] => Equal0.IN55
pc_out[8] => Equal1.IN55
pc_out[8] => Equal2.IN55
pc_out[8] => Equal3.IN55
pc_out[8] => Equal4.IN55
pc_out[8] => Equal5.IN55
pc_out[9] => Equal0.IN54
pc_out[9] => Equal1.IN54
pc_out[9] => Equal2.IN54
pc_out[9] => Equal3.IN54
pc_out[9] => Equal4.IN54
pc_out[9] => Equal5.IN54
pc_out[10] => Equal0.IN53
pc_out[10] => Equal1.IN53
pc_out[10] => Equal2.IN53
pc_out[10] => Equal3.IN53
pc_out[10] => Equal4.IN53
pc_out[10] => Equal5.IN53
pc_out[11] => Equal0.IN52
pc_out[11] => Equal1.IN52
pc_out[11] => Equal2.IN52
pc_out[11] => Equal3.IN52
pc_out[11] => Equal4.IN52
pc_out[11] => Equal5.IN52
pc_out[12] => Equal0.IN51
pc_out[12] => Equal1.IN51
pc_out[12] => Equal2.IN51
pc_out[12] => Equal3.IN51
pc_out[12] => Equal4.IN51
pc_out[12] => Equal5.IN51
pc_out[13] => Equal0.IN50
pc_out[13] => Equal1.IN50
pc_out[13] => Equal2.IN50
pc_out[13] => Equal3.IN50
pc_out[13] => Equal4.IN50
pc_out[13] => Equal5.IN50
pc_out[14] => Equal0.IN49
pc_out[14] => Equal1.IN49
pc_out[14] => Equal2.IN49
pc_out[14] => Equal3.IN49
pc_out[14] => Equal4.IN49
pc_out[14] => Equal5.IN49
pc_out[15] => Equal0.IN48
pc_out[15] => Equal1.IN48
pc_out[15] => Equal2.IN48
pc_out[15] => Equal3.IN48
pc_out[15] => Equal4.IN48
pc_out[15] => Equal5.IN48
instr_out[0] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= <GND>
instr_out[15] <= instr_out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|fetch_id_reg:fe_id_reg
clk => inst_out_reg[0]~reg0.CLK
clk => inst_out_reg[1]~reg0.CLK
clk => inst_out_reg[2]~reg0.CLK
clk => inst_out_reg[3]~reg0.CLK
clk => inst_out_reg[4]~reg0.CLK
clk => inst_out_reg[5]~reg0.CLK
clk => inst_out_reg[6]~reg0.CLK
clk => inst_out_reg[7]~reg0.CLK
clk => inst_out_reg[8]~reg0.CLK
clk => inst_out_reg[9]~reg0.CLK
clk => inst_out_reg[10]~reg0.CLK
clk => inst_out_reg[11]~reg0.CLK
clk => inst_out_reg[12]~reg0.CLK
clk => inst_out_reg[13]~reg0.CLK
clk => inst_out_reg[14]~reg0.CLK
clk => inst_out_reg[15]~reg0.CLK
rst => inst_out_reg[0]~reg0.ACLR
rst => inst_out_reg[1]~reg0.ACLR
rst => inst_out_reg[2]~reg0.ACLR
rst => inst_out_reg[3]~reg0.ACLR
rst => inst_out_reg[4]~reg0.ACLR
rst => inst_out_reg[5]~reg0.ACLR
rst => inst_out_reg[6]~reg0.ACLR
rst => inst_out_reg[7]~reg0.ACLR
rst => inst_out_reg[8]~reg0.ACLR
rst => inst_out_reg[9]~reg0.ACLR
rst => inst_out_reg[10]~reg0.ACLR
rst => inst_out_reg[11]~reg0.ACLR
rst => inst_out_reg[12]~reg0.ACLR
rst => inst_out_reg[13]~reg0.ACLR
rst => inst_out_reg[14]~reg0.ACLR
rst => inst_out_reg[15]~reg0.ACLR
en => inst_out_reg[0]~reg0.ENA
en => inst_out_reg[15]~reg0.ENA
en => inst_out_reg[14]~reg0.ENA
en => inst_out_reg[13]~reg0.ENA
en => inst_out_reg[12]~reg0.ENA
en => inst_out_reg[11]~reg0.ENA
en => inst_out_reg[10]~reg0.ENA
en => inst_out_reg[9]~reg0.ENA
en => inst_out_reg[8]~reg0.ENA
en => inst_out_reg[7]~reg0.ENA
en => inst_out_reg[6]~reg0.ENA
en => inst_out_reg[5]~reg0.ENA
en => inst_out_reg[4]~reg0.ENA
en => inst_out_reg[3]~reg0.ENA
en => inst_out_reg[2]~reg0.ENA
en => inst_out_reg[1]~reg0.ENA
inst_out[0] => inst_out_reg[0]~reg0.DATAIN
inst_out[1] => inst_out_reg[1]~reg0.DATAIN
inst_out[2] => inst_out_reg[2]~reg0.DATAIN
inst_out[3] => inst_out_reg[3]~reg0.DATAIN
inst_out[4] => inst_out_reg[4]~reg0.DATAIN
inst_out[5] => inst_out_reg[5]~reg0.DATAIN
inst_out[6] => inst_out_reg[6]~reg0.DATAIN
inst_out[7] => inst_out_reg[7]~reg0.DATAIN
inst_out[8] => inst_out_reg[8]~reg0.DATAIN
inst_out[9] => inst_out_reg[9]~reg0.DATAIN
inst_out[10] => inst_out_reg[10]~reg0.DATAIN
inst_out[11] => inst_out_reg[11]~reg0.DATAIN
inst_out[12] => inst_out_reg[12]~reg0.DATAIN
inst_out[13] => inst_out_reg[13]~reg0.DATAIN
inst_out[14] => inst_out_reg[14]~reg0.DATAIN
inst_out[15] => inst_out_reg[15]~reg0.DATAIN
inst_out_reg[0] <= inst_out_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[1] <= inst_out_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[2] <= inst_out_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[3] <= inst_out_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[4] <= inst_out_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[5] <= inst_out_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[6] <= inst_out_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[7] <= inst_out_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[8] <= inst_out_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[9] <= inst_out_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[10] <= inst_out_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[11] <= inst_out_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[12] <= inst_out_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[13] <= inst_out_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[14] <= inst_out_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out_reg[15] <= inst_out_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|controller:control
opcode[0] => LessThan0.IN8
opcode[0] => LessThan1.IN8
opcode[0] => LessThan2.IN8
opcode[0] => LessThan3.IN8
opcode[0] => Mux1.IN19
opcode[0] => Mux0.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Equal0.IN3
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN31
opcode[1] => LessThan0.IN7
opcode[1] => LessThan1.IN7
opcode[1] => LessThan2.IN7
opcode[1] => LessThan3.IN7
opcode[1] => Mux1.IN18
opcode[1] => Mux0.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Equal0.IN2
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN1
opcode[2] => LessThan0.IN6
opcode[2] => LessThan1.IN6
opcode[2] => LessThan2.IN6
opcode[2] => LessThan3.IN6
opcode[2] => Mux1.IN17
opcode[2] => Mux0.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Equal0.IN1
opcode[2] => Equal2.IN31
opcode[2] => Equal3.IN30
opcode[3] => LessThan0.IN5
opcode[3] => LessThan1.IN5
opcode[3] => LessThan2.IN5
opcode[3] => LessThan3.IN5
opcode[3] => Mux1.IN16
opcode[3] => Mux0.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Equal0.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN0
alu_com[0] <= alu_com[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_com[1] <= alu_com[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_com[2] <= alu_com[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
w_en <= always0.DB_MAX_OUTPUT_PORT_TYPE
pc_sel <= pc_sel.DB_MAX_OUTPUT_PORT_TYPE
reg1_data[0] => Equal1.IN31
reg1_data[1] => Equal1.IN30
reg1_data[2] => Equal1.IN29
reg1_data[3] => Equal1.IN28
reg1_data[4] => Equal1.IN27
reg1_data[5] => Equal1.IN26
reg1_data[6] => Equal1.IN25
reg1_data[7] => Equal1.IN24
reg1_data[8] => Equal1.IN23
reg1_data[9] => Equal1.IN22
reg1_data[10] => Equal1.IN21
reg1_data[11] => Equal1.IN20
reg1_data[12] => Equal1.IN19
reg1_data[13] => Equal1.IN18
reg1_data[14] => Equal1.IN17
reg1_data[15] => Equal1.IN16
reg2sel <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= alu_src.DB_MAX_OUTPUT_PORT_TYPE
mem_write_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|Mips|hazard_detection:hazard_detect
opcode[0] => LessThan0.IN8
opcode[0] => LessThan1.IN8
opcode[0] => Equal4.IN1
opcode[0] => Equal5.IN31
opcode[0] => Equal6.IN31
opcode[0] => Equal7.IN2
opcode[1] => LessThan0.IN7
opcode[1] => LessThan1.IN7
opcode[1] => Equal4.IN31
opcode[1] => Equal5.IN30
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN1
opcode[2] => LessThan0.IN6
opcode[2] => LessThan1.IN6
opcode[2] => Equal4.IN30
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN30
opcode[2] => Equal7.IN31
opcode[3] => LessThan0.IN5
opcode[3] => LessThan1.IN5
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN0
r1_decode[0] => Equal13.IN2
r1_decode[0] => Equal14.IN2
r1_decode[0] => Equal15.IN2
r1_decode[0] => Equal12.IN31
r1_decode[1] => Equal13.IN1
r1_decode[1] => Equal14.IN1
r1_decode[1] => Equal15.IN1
r1_decode[1] => Equal12.IN30
r1_decode[2] => Equal13.IN0
r1_decode[2] => Equal14.IN0
r1_decode[2] => Equal15.IN0
r1_decode[2] => Equal12.IN29
r2_decode[0] => Equal1.IN2
r2_decode[0] => Equal2.IN2
r2_decode[0] => Equal3.IN2
r2_decode[0] => Equal0.IN31
r2_decode[1] => Equal1.IN1
r2_decode[1] => Equal2.IN1
r2_decode[1] => Equal3.IN1
r2_decode[1] => Equal0.IN30
r2_decode[2] => Equal1.IN0
r2_decode[2] => Equal2.IN0
r2_decode[2] => Equal3.IN0
r2_decode[2] => Equal0.IN29
w_decode[0] => Equal9.IN2
w_decode[0] => Equal10.IN2
w_decode[0] => Equal11.IN2
w_decode[0] => Equal8.IN31
w_decode[1] => Equal9.IN1
w_decode[1] => Equal10.IN1
w_decode[1] => Equal11.IN1
w_decode[1] => Equal8.IN30
w_decode[2] => Equal9.IN0
w_decode[2] => Equal10.IN0
w_decode[2] => Equal11.IN0
w_decode[2] => Equal8.IN29
w_exec[0] => Equal1.IN5
w_exec[0] => Equal9.IN5
w_exec[0] => Equal13.IN5
w_exec[1] => Equal1.IN4
w_exec[1] => Equal9.IN4
w_exec[1] => Equal13.IN4
w_exec[2] => Equal1.IN3
w_exec[2] => Equal9.IN3
w_exec[2] => Equal13.IN3
w_mem[0] => Equal2.IN5
w_mem[0] => Equal10.IN5
w_mem[0] => Equal14.IN5
w_mem[1] => Equal2.IN4
w_mem[1] => Equal10.IN4
w_mem[1] => Equal14.IN4
w_mem[2] => Equal2.IN3
w_mem[2] => Equal10.IN3
w_mem[2] => Equal14.IN3
w_wb[0] => Equal3.IN5
w_wb[0] => Equal11.IN5
w_wb[0] => Equal15.IN5
w_wb[1] => Equal3.IN4
w_wb[1] => Equal11.IN4
w_wb[1] => Equal15.IN4
w_wb[2] => Equal3.IN3
w_wb[2] => Equal11.IN3
w_wb[2] => Equal15.IN3
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX:reg2mux
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|registerFile:regFile
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rst => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_enable => registers.OUTPUTSELECT
rg_wrt_dest[0] => Decoder0.IN2
rg_wrt_dest[1] => Decoder0.IN1
rg_wrt_dest[2] => Decoder0.IN0
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_rd_add1[0] => Mux0.IN2
rg_rd_add1[0] => Mux1.IN2
rg_rd_add1[0] => Mux2.IN2
rg_rd_add1[0] => Mux3.IN2
rg_rd_add1[0] => Mux4.IN2
rg_rd_add1[0] => Mux5.IN2
rg_rd_add1[0] => Mux6.IN2
rg_rd_add1[0] => Mux7.IN2
rg_rd_add1[0] => Mux8.IN2
rg_rd_add1[0] => Mux9.IN2
rg_rd_add1[0] => Mux10.IN2
rg_rd_add1[0] => Mux11.IN2
rg_rd_add1[0] => Mux12.IN2
rg_rd_add1[0] => Mux13.IN2
rg_rd_add1[0] => Mux14.IN2
rg_rd_add1[0] => Mux15.IN2
rg_rd_add1[1] => Mux0.IN1
rg_rd_add1[1] => Mux1.IN1
rg_rd_add1[1] => Mux2.IN1
rg_rd_add1[1] => Mux3.IN1
rg_rd_add1[1] => Mux4.IN1
rg_rd_add1[1] => Mux5.IN1
rg_rd_add1[1] => Mux6.IN1
rg_rd_add1[1] => Mux7.IN1
rg_rd_add1[1] => Mux8.IN1
rg_rd_add1[1] => Mux9.IN1
rg_rd_add1[1] => Mux10.IN1
rg_rd_add1[1] => Mux11.IN1
rg_rd_add1[1] => Mux12.IN1
rg_rd_add1[1] => Mux13.IN1
rg_rd_add1[1] => Mux14.IN1
rg_rd_add1[1] => Mux15.IN1
rg_rd_add1[2] => Mux0.IN0
rg_rd_add1[2] => Mux1.IN0
rg_rd_add1[2] => Mux2.IN0
rg_rd_add1[2] => Mux3.IN0
rg_rd_add1[2] => Mux4.IN0
rg_rd_add1[2] => Mux5.IN0
rg_rd_add1[2] => Mux6.IN0
rg_rd_add1[2] => Mux7.IN0
rg_rd_add1[2] => Mux8.IN0
rg_rd_add1[2] => Mux9.IN0
rg_rd_add1[2] => Mux10.IN0
rg_rd_add1[2] => Mux11.IN0
rg_rd_add1[2] => Mux12.IN0
rg_rd_add1[2] => Mux13.IN0
rg_rd_add1[2] => Mux14.IN0
rg_rd_add1[2] => Mux15.IN0
rg_rd_data1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_add2[0] => Mux16.IN2
rg_rd_add2[0] => Mux17.IN2
rg_rd_add2[0] => Mux18.IN2
rg_rd_add2[0] => Mux19.IN2
rg_rd_add2[0] => Mux20.IN2
rg_rd_add2[0] => Mux21.IN2
rg_rd_add2[0] => Mux22.IN2
rg_rd_add2[0] => Mux23.IN2
rg_rd_add2[0] => Mux24.IN2
rg_rd_add2[0] => Mux25.IN2
rg_rd_add2[0] => Mux26.IN2
rg_rd_add2[0] => Mux27.IN2
rg_rd_add2[0] => Mux28.IN2
rg_rd_add2[0] => Mux29.IN2
rg_rd_add2[0] => Mux30.IN2
rg_rd_add2[0] => Mux31.IN2
rg_rd_add2[1] => Mux16.IN1
rg_rd_add2[1] => Mux17.IN1
rg_rd_add2[1] => Mux18.IN1
rg_rd_add2[1] => Mux19.IN1
rg_rd_add2[1] => Mux20.IN1
rg_rd_add2[1] => Mux21.IN1
rg_rd_add2[1] => Mux22.IN1
rg_rd_add2[1] => Mux23.IN1
rg_rd_add2[1] => Mux24.IN1
rg_rd_add2[1] => Mux25.IN1
rg_rd_add2[1] => Mux26.IN1
rg_rd_add2[1] => Mux27.IN1
rg_rd_add2[1] => Mux28.IN1
rg_rd_add2[1] => Mux29.IN1
rg_rd_add2[1] => Mux30.IN1
rg_rd_add2[1] => Mux31.IN1
rg_rd_add2[2] => Mux16.IN0
rg_rd_add2[2] => Mux17.IN0
rg_rd_add2[2] => Mux18.IN0
rg_rd_add2[2] => Mux19.IN0
rg_rd_add2[2] => Mux20.IN0
rg_rd_add2[2] => Mux21.IN0
rg_rd_add2[2] => Mux22.IN0
rg_rd_add2[2] => Mux23.IN0
rg_rd_add2[2] => Mux24.IN0
rg_rd_add2[2] => Mux25.IN0
rg_rd_add2[2] => Mux26.IN0
rg_rd_add2[2] => Mux27.IN0
rg_rd_add2[2] => Mux28.IN0
rg_rd_add2[2] => Mux29.IN0
rg_rd_add2[2] => Mux30.IN0
rg_rd_add2[2] => Mux31.IN0
rg_rd_data2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
monitor_addr[0] => Mux32.IN2
monitor_addr[0] => Mux33.IN2
monitor_addr[0] => Mux34.IN2
monitor_addr[0] => Mux35.IN2
monitor_addr[0] => Mux36.IN2
monitor_addr[0] => Mux37.IN2
monitor_addr[0] => Mux38.IN2
monitor_addr[0] => Mux39.IN2
monitor_addr[0] => Mux40.IN2
monitor_addr[0] => Mux41.IN2
monitor_addr[0] => Mux42.IN2
monitor_addr[0] => Mux43.IN2
monitor_addr[0] => Mux44.IN2
monitor_addr[0] => Mux45.IN2
monitor_addr[0] => Mux46.IN2
monitor_addr[0] => Mux47.IN2
monitor_addr[1] => Mux32.IN1
monitor_addr[1] => Mux33.IN1
monitor_addr[1] => Mux34.IN1
monitor_addr[1] => Mux35.IN1
monitor_addr[1] => Mux36.IN1
monitor_addr[1] => Mux37.IN1
monitor_addr[1] => Mux38.IN1
monitor_addr[1] => Mux39.IN1
monitor_addr[1] => Mux40.IN1
monitor_addr[1] => Mux41.IN1
monitor_addr[1] => Mux42.IN1
monitor_addr[1] => Mux43.IN1
monitor_addr[1] => Mux44.IN1
monitor_addr[1] => Mux45.IN1
monitor_addr[1] => Mux46.IN1
monitor_addr[1] => Mux47.IN1
monitor_addr[2] => Mux32.IN0
monitor_addr[2] => Mux33.IN0
monitor_addr[2] => Mux34.IN0
monitor_addr[2] => Mux35.IN0
monitor_addr[2] => Mux36.IN0
monitor_addr[2] => Mux37.IN0
monitor_addr[2] => Mux38.IN0
monitor_addr[2] => Mux39.IN0
monitor_addr[2] => Mux40.IN0
monitor_addr[2] => Mux41.IN0
monitor_addr[2] => Mux42.IN0
monitor_addr[2] => Mux43.IN0
monitor_addr[2] => Mux44.IN0
monitor_addr[2] => Mux45.IN0
monitor_addr[2] => Mux46.IN0
monitor_addr[2] => Mux47.IN0
monitor_data[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|Mips|register:id_ex
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => out[32]~reg0.CLK
clk => out[33]~reg0.CLK
clk => out[34]~reg0.CLK
clk => out[35]~reg0.CLK
clk => out[36]~reg0.CLK
clk => out[37]~reg0.CLK
clk => out[38]~reg0.CLK
clk => out[39]~reg0.CLK
clk => out[40]~reg0.CLK
clk => out[41]~reg0.CLK
clk => out[42]~reg0.CLK
clk => out[43]~reg0.CLK
clk => out[44]~reg0.CLK
clk => out[45]~reg0.CLK
clk => out[46]~reg0.CLK
clk => out[47]~reg0.CLK
clk => out[48]~reg0.CLK
clk => out[49]~reg0.CLK
clk => out[50]~reg0.CLK
clk => out[51]~reg0.CLK
clk => out[52]~reg0.CLK
clk => out[53]~reg0.CLK
clk => out[54]~reg0.CLK
clk => out[55]~reg0.CLK
clk => out[56]~reg0.CLK
clk => out[57]~reg0.CLK
clk => out[58]~reg0.CLK
clk => out[59]~reg0.CLK
clk => out[60]~reg0.CLK
clk => out[61]~reg0.CLK
clk => out[62]~reg0.CLK
clk => out[63]~reg0.CLK
clk => out[64]~reg0.CLK
clk => out[65]~reg0.CLK
clk => out[66]~reg0.CLK
clk => out[67]~reg0.CLK
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
rst => out[8]~reg0.ACLR
rst => out[9]~reg0.ACLR
rst => out[10]~reg0.ACLR
rst => out[11]~reg0.ACLR
rst => out[12]~reg0.ACLR
rst => out[13]~reg0.ACLR
rst => out[14]~reg0.ACLR
rst => out[15]~reg0.ACLR
rst => out[16]~reg0.ACLR
rst => out[17]~reg0.ACLR
rst => out[18]~reg0.ACLR
rst => out[19]~reg0.ACLR
rst => out[20]~reg0.ACLR
rst => out[21]~reg0.ACLR
rst => out[22]~reg0.ACLR
rst => out[23]~reg0.ACLR
rst => out[24]~reg0.ACLR
rst => out[25]~reg0.ACLR
rst => out[26]~reg0.ACLR
rst => out[27]~reg0.ACLR
rst => out[28]~reg0.ACLR
rst => out[29]~reg0.ACLR
rst => out[30]~reg0.ACLR
rst => out[31]~reg0.ACLR
rst => out[32]~reg0.ACLR
rst => out[33]~reg0.ACLR
rst => out[34]~reg0.ACLR
rst => out[35]~reg0.ACLR
rst => out[36]~reg0.ACLR
rst => out[37]~reg0.ACLR
rst => out[38]~reg0.ACLR
rst => out[39]~reg0.ACLR
rst => out[40]~reg0.ACLR
rst => out[41]~reg0.ACLR
rst => out[42]~reg0.ACLR
rst => out[43]~reg0.ACLR
rst => out[44]~reg0.ACLR
rst => out[45]~reg0.ACLR
rst => out[46]~reg0.ACLR
rst => out[47]~reg0.ACLR
rst => out[48]~reg0.ACLR
rst => out[49]~reg0.ACLR
rst => out[50]~reg0.ACLR
rst => out[51]~reg0.ACLR
rst => out[52]~reg0.ACLR
rst => out[53]~reg0.ACLR
rst => out[54]~reg0.ACLR
rst => out[55]~reg0.ACLR
rst => out[56]~reg0.ACLR
rst => out[57]~reg0.ACLR
rst => out[58]~reg0.ACLR
rst => out[59]~reg0.ACLR
rst => out[60]~reg0.ACLR
rst => out[61]~reg0.ACLR
rst => out[62]~reg0.ACLR
rst => out[63]~reg0.ACLR
rst => out[64]~reg0.ACLR
rst => out[65]~reg0.ACLR
rst => out[66]~reg0.ACLR
rst => out[67]~reg0.ACLR
en => out[0]~reg0.ENA
en => out[67]~reg0.ENA
en => out[66]~reg0.ENA
en => out[65]~reg0.ENA
en => out[64]~reg0.ENA
en => out[63]~reg0.ENA
en => out[62]~reg0.ENA
en => out[61]~reg0.ENA
en => out[60]~reg0.ENA
en => out[59]~reg0.ENA
en => out[58]~reg0.ENA
en => out[57]~reg0.ENA
en => out[56]~reg0.ENA
en => out[55]~reg0.ENA
en => out[54]~reg0.ENA
en => out[53]~reg0.ENA
en => out[52]~reg0.ENA
en => out[51]~reg0.ENA
en => out[50]~reg0.ENA
en => out[49]~reg0.ENA
en => out[48]~reg0.ENA
en => out[47]~reg0.ENA
en => out[46]~reg0.ENA
en => out[45]~reg0.ENA
en => out[44]~reg0.ENA
en => out[43]~reg0.ENA
en => out[42]~reg0.ENA
en => out[41]~reg0.ENA
en => out[40]~reg0.ENA
en => out[39]~reg0.ENA
en => out[38]~reg0.ENA
en => out[37]~reg0.ENA
en => out[36]~reg0.ENA
en => out[35]~reg0.ENA
en => out[34]~reg0.ENA
en => out[33]~reg0.ENA
en => out[32]~reg0.ENA
en => out[31]~reg0.ENA
en => out[30]~reg0.ENA
en => out[29]~reg0.ENA
en => out[28]~reg0.ENA
en => out[27]~reg0.ENA
en => out[26]~reg0.ENA
en => out[25]~reg0.ENA
en => out[24]~reg0.ENA
en => out[23]~reg0.ENA
en => out[22]~reg0.ENA
en => out[21]~reg0.ENA
en => out[20]~reg0.ENA
en => out[19]~reg0.ENA
en => out[18]~reg0.ENA
en => out[17]~reg0.ENA
en => out[16]~reg0.ENA
en => out[15]~reg0.ENA
en => out[14]~reg0.ENA
en => out[13]~reg0.ENA
en => out[12]~reg0.ENA
en => out[11]~reg0.ENA
en => out[10]~reg0.ENA
en => out[9]~reg0.ENA
en => out[8]~reg0.ENA
en => out[7]~reg0.ENA
en => out[6]~reg0.ENA
en => out[5]~reg0.ENA
en => out[4]~reg0.ENA
en => out[3]~reg0.ENA
en => out[2]~reg0.ENA
en => out[1]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
in[42] => out[42]~reg0.DATAIN
in[43] => out[43]~reg0.DATAIN
in[44] => out[44]~reg0.DATAIN
in[45] => out[45]~reg0.DATAIN
in[46] => out[46]~reg0.DATAIN
in[47] => out[47]~reg0.DATAIN
in[48] => out[48]~reg0.DATAIN
in[49] => out[49]~reg0.DATAIN
in[50] => out[50]~reg0.DATAIN
in[51] => out[51]~reg0.DATAIN
in[52] => out[52]~reg0.DATAIN
in[53] => out[53]~reg0.DATAIN
in[54] => out[54]~reg0.DATAIN
in[55] => out[55]~reg0.DATAIN
in[56] => out[56]~reg0.DATAIN
in[57] => out[57]~reg0.DATAIN
in[58] => out[58]~reg0.DATAIN
in[59] => out[59]~reg0.DATAIN
in[60] => out[60]~reg0.DATAIN
in[61] => out[61]~reg0.DATAIN
in[62] => out[62]~reg0.DATAIN
in[63] => out[63]~reg0.DATAIN
in[64] => out[64]~reg0.DATAIN
in[65] => out[65]~reg0.DATAIN
in[66] => out[66]~reg0.DATAIN
in[67] => out[67]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|forwardingUnit:fw
forward_en => ALUsel1.OUTPUTSELECT
forward_en => ALUsel1.OUTPUTSELECT
forward_en => ALUsel2.OUTPUTSELECT
forward_en => ALUsel2.OUTPUTSELECT
forward_en => stall.OUTPUTSELECT
wb_mem => ALUsel2.IN1
wb_wb => ALUsel2.IN1
mem_reg[0] => Equal0.IN2
mem_reg[0] => Equal4.IN2
mem_reg[1] => Equal0.IN1
mem_reg[1] => Equal4.IN1
mem_reg[2] => Equal0.IN0
mem_reg[2] => Equal4.IN0
reg1[0] => Equal0.IN5
reg1[0] => Equal2.IN5
reg1[0] => Equal1.IN31
reg1[1] => Equal0.IN4
reg1[1] => Equal2.IN4
reg1[1] => Equal1.IN30
reg1[2] => Equal0.IN3
reg1[2] => Equal2.IN3
reg1[2] => Equal1.IN29
reg2[0] => Equal4.IN5
reg2[0] => Equal6.IN5
reg2[0] => Equal5.IN31
reg2[1] => Equal4.IN4
reg2[1] => Equal6.IN4
reg2[1] => Equal5.IN30
reg2[2] => Equal4.IN3
reg2[2] => Equal6.IN3
reg2[2] => Equal5.IN29
wb_reg[0] => Equal2.IN2
wb_reg[0] => Equal6.IN2
wb_reg[1] => Equal2.IN1
wb_reg[1] => Equal6.IN1
wb_reg[2] => Equal2.IN0
wb_reg[2] => Equal6.IN0
ex_opcode[0] => LessThan0.IN8
ex_opcode[0] => LessThan1.IN8
ex_opcode[0] => Equal3.IN2
ex_opcode[0] => Equal8.IN31
ex_opcode[1] => LessThan0.IN7
ex_opcode[1] => LessThan1.IN7
ex_opcode[1] => Equal3.IN1
ex_opcode[1] => Equal8.IN1
ex_opcode[2] => LessThan0.IN6
ex_opcode[2] => LessThan1.IN6
ex_opcode[2] => Equal3.IN31
ex_opcode[2] => Equal8.IN30
ex_opcode[3] => LessThan0.IN5
ex_opcode[3] => LessThan1.IN5
ex_opcode[3] => Equal3.IN0
ex_opcode[3] => Equal8.IN0
mem_opcode[0] => Equal7.IN2
mem_opcode[0] => Equal9.IN31
mem_opcode[1] => Equal7.IN1
mem_opcode[1] => Equal9.IN1
mem_opcode[2] => Equal7.IN31
mem_opcode[2] => Equal9.IN30
mem_opcode[3] => Equal7.IN0
mem_opcode[3] => Equal9.IN0
ALUsel1[0] <= ALUsel1.DB_MAX_OUTPUT_PORT_TYPE
ALUsel1[1] <= ALUsel1.DB_MAX_OUTPUT_PORT_TYPE
ALUsel2[0] <= ALUsel2.DB_MAX_OUTPUT_PORT_TYPE
ALUsel2[1] <= ALUsel2.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX2:src2
sel[0] => Equal0.IN31
sel[0] => Equal1.IN0
sel[1] => Equal0.IN30
sel[1] => Equal1.IN31
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
c[0] => out.DATAA
c[1] => out.DATAA
c[2] => out.DATAA
c[3] => out.DATAA
c[4] => out.DATAA
c[5] => out.DATAA
c[6] => out.DATAA
c[7] => out.DATAA
c[8] => out.DATAA
c[9] => out.DATAA
c[10] => out.DATAA
c[11] => out.DATAA
c[12] => out.DATAA
c[13] => out.DATAA
c[14] => out.DATAA
c[15] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX:aluMux
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX2:src1
sel[0] => Equal0.IN31
sel[0] => Equal1.IN0
sel[1] => Equal0.IN30
sel[1] => Equal1.IN31
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
a[8] => out.DATAB
a[9] => out.DATAB
a[10] => out.DATAB
a[11] => out.DATAB
a[12] => out.DATAB
a[13] => out.DATAB
a[14] => out.DATAB
a[15] => out.DATAB
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
c[0] => out.DATAA
c[1] => out.DATAA
c[2] => out.DATAA
c[3] => out.DATAA
c[4] => out.DATAA
c[5] => out.DATAA
c[6] => out.DATAA
c[7] => out.DATAA
c[8] => out.DATAA
c[9] => out.DATAA
c[10] => out.DATAA
c[11] => out.DATAA
c[12] => out.DATAA
c[13] => out.DATAA
c[14] => out.DATAA
c[15] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|ALU:alu
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => res.IN0
a[0] => res.IN0
a[0] => res.IN0
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => res.IN0
a[1] => res.IN0
a[1] => res.IN0
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => res.IN0
a[2] => res.IN0
a[2] => res.IN0
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => res.IN0
a[3] => res.IN0
a[3] => res.IN0
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => res.IN0
a[4] => res.IN0
a[4] => res.IN0
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => res.IN0
a[5] => res.IN0
a[5] => res.IN0
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => res.IN0
a[6] => res.IN0
a[6] => res.IN0
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => res.IN0
a[7] => res.IN0
a[7] => res.IN0
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => res.IN0
a[8] => res.IN0
a[8] => res.IN0
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => res.IN0
a[9] => res.IN0
a[9] => res.IN0
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => res.IN0
a[10] => res.IN0
a[10] => res.IN0
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => res.IN0
a[11] => res.IN0
a[11] => res.IN0
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => res.IN0
a[12] => res.IN0
a[12] => res.IN0
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => res.IN0
a[13] => res.IN0
a[13] => res.IN0
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => res.IN0
a[14] => res.IN0
a[14] => res.IN0
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => res.IN0
a[15] => res.IN0
a[15] => res.IN0
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
b[0] => Add0.IN32
b[0] => res.IN1
b[0] => res.IN1
b[0] => res.IN1
b[0] => ShiftLeft0.IN32
b[0] => ShiftRight0.IN32
b[0] => Add1.IN16
b[1] => Add0.IN31
b[1] => res.IN1
b[1] => res.IN1
b[1] => res.IN1
b[1] => ShiftLeft0.IN31
b[1] => ShiftRight0.IN31
b[1] => Add1.IN15
b[2] => Add0.IN30
b[2] => res.IN1
b[2] => res.IN1
b[2] => res.IN1
b[2] => ShiftLeft0.IN30
b[2] => ShiftRight0.IN30
b[2] => Add1.IN14
b[3] => Add0.IN29
b[3] => res.IN1
b[3] => res.IN1
b[3] => res.IN1
b[3] => ShiftLeft0.IN29
b[3] => ShiftRight0.IN29
b[3] => Add1.IN13
b[4] => Add0.IN28
b[4] => res.IN1
b[4] => res.IN1
b[4] => res.IN1
b[4] => ShiftLeft0.IN28
b[4] => ShiftRight0.IN28
b[4] => Add1.IN12
b[5] => Add0.IN27
b[5] => res.IN1
b[5] => res.IN1
b[5] => res.IN1
b[5] => ShiftLeft0.IN27
b[5] => ShiftRight0.IN27
b[5] => Add1.IN11
b[6] => Add0.IN26
b[6] => res.IN1
b[6] => res.IN1
b[6] => res.IN1
b[6] => ShiftLeft0.IN26
b[6] => ShiftRight0.IN26
b[6] => Add1.IN10
b[7] => Add0.IN25
b[7] => res.IN1
b[7] => res.IN1
b[7] => res.IN1
b[7] => ShiftLeft0.IN25
b[7] => ShiftRight0.IN25
b[7] => Add1.IN9
b[8] => Add0.IN24
b[8] => res.IN1
b[8] => res.IN1
b[8] => res.IN1
b[8] => ShiftLeft0.IN24
b[8] => ShiftRight0.IN24
b[8] => Add1.IN8
b[9] => Add0.IN23
b[9] => res.IN1
b[9] => res.IN1
b[9] => res.IN1
b[9] => ShiftLeft0.IN23
b[9] => ShiftRight0.IN23
b[9] => Add1.IN7
b[10] => Add0.IN22
b[10] => res.IN1
b[10] => res.IN1
b[10] => res.IN1
b[10] => ShiftLeft0.IN22
b[10] => ShiftRight0.IN22
b[10] => Add1.IN6
b[11] => Add0.IN21
b[11] => res.IN1
b[11] => res.IN1
b[11] => res.IN1
b[11] => ShiftLeft0.IN21
b[11] => ShiftRight0.IN21
b[11] => Add1.IN5
b[12] => Add0.IN20
b[12] => res.IN1
b[12] => res.IN1
b[12] => res.IN1
b[12] => ShiftLeft0.IN20
b[12] => ShiftRight0.IN20
b[12] => Add1.IN4
b[13] => Add0.IN19
b[13] => res.IN1
b[13] => res.IN1
b[13] => res.IN1
b[13] => ShiftLeft0.IN19
b[13] => ShiftRight0.IN19
b[13] => Add1.IN3
b[14] => Add0.IN18
b[14] => res.IN1
b[14] => res.IN1
b[14] => res.IN1
b[14] => ShiftLeft0.IN18
b[14] => ShiftRight0.IN18
b[14] => Add1.IN2
b[15] => Add0.IN17
b[15] => res.IN1
b[15] => res.IN1
b[15] => res.IN1
b[15] => ShiftLeft0.IN17
b[15] => ShiftRight0.IN17
b[15] => Add1.IN1
cmd[0] => Equal0.IN31
cmd[0] => Equal1.IN0
cmd[0] => Equal2.IN31
cmd[0] => Equal3.IN1
cmd[0] => Equal4.IN31
cmd[0] => Equal5.IN1
cmd[0] => Equal6.IN31
cmd[0] => Equal7.IN2
cmd[1] => Equal0.IN30
cmd[1] => Equal1.IN31
cmd[1] => Equal2.IN0
cmd[1] => Equal3.IN0
cmd[1] => Equal4.IN30
cmd[1] => Equal5.IN31
cmd[1] => Equal6.IN1
cmd[1] => Equal7.IN1
cmd[2] => Equal0.IN29
cmd[2] => Equal1.IN30
cmd[2] => Equal2.IN30
cmd[2] => Equal3.IN31
cmd[2] => Equal4.IN0
cmd[2] => Equal5.IN0
cmd[2] => Equal6.IN0
cmd[2] => Equal7.IN0
res[0] <= res[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Mips|register:ex_mem
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => out[32]~reg0.CLK
clk => out[33]~reg0.CLK
clk => out[34]~reg0.CLK
clk => out[35]~reg0.CLK
clk => out[36]~reg0.CLK
clk => out[37]~reg0.CLK
clk => out[38]~reg0.CLK
clk => out[39]~reg0.CLK
clk => out[40]~reg0.CLK
clk => out[41]~reg0.CLK
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
rst => out[8]~reg0.ACLR
rst => out[9]~reg0.ACLR
rst => out[10]~reg0.ACLR
rst => out[11]~reg0.ACLR
rst => out[12]~reg0.ACLR
rst => out[13]~reg0.ACLR
rst => out[14]~reg0.ACLR
rst => out[15]~reg0.ACLR
rst => out[16]~reg0.ACLR
rst => out[17]~reg0.ACLR
rst => out[18]~reg0.ACLR
rst => out[19]~reg0.ACLR
rst => out[20]~reg0.ACLR
rst => out[21]~reg0.ACLR
rst => out[22]~reg0.ACLR
rst => out[23]~reg0.ACLR
rst => out[24]~reg0.ACLR
rst => out[25]~reg0.ACLR
rst => out[26]~reg0.ACLR
rst => out[27]~reg0.ACLR
rst => out[28]~reg0.ACLR
rst => out[29]~reg0.ACLR
rst => out[30]~reg0.ACLR
rst => out[31]~reg0.ACLR
rst => out[32]~reg0.ACLR
rst => out[33]~reg0.ACLR
rst => out[34]~reg0.ACLR
rst => out[35]~reg0.ACLR
rst => out[36]~reg0.ACLR
rst => out[37]~reg0.ACLR
rst => out[38]~reg0.ACLR
rst => out[39]~reg0.ACLR
rst => out[40]~reg0.ACLR
rst => out[41]~reg0.ACLR
en => out[0]~reg0.ENA
en => out[41]~reg0.ENA
en => out[40]~reg0.ENA
en => out[39]~reg0.ENA
en => out[38]~reg0.ENA
en => out[37]~reg0.ENA
en => out[36]~reg0.ENA
en => out[35]~reg0.ENA
en => out[34]~reg0.ENA
en => out[33]~reg0.ENA
en => out[32]~reg0.ENA
en => out[31]~reg0.ENA
en => out[30]~reg0.ENA
en => out[29]~reg0.ENA
en => out[28]~reg0.ENA
en => out[27]~reg0.ENA
en => out[26]~reg0.ENA
en => out[25]~reg0.ENA
en => out[24]~reg0.ENA
en => out[23]~reg0.ENA
en => out[22]~reg0.ENA
en => out[21]~reg0.ENA
en => out[20]~reg0.ENA
en => out[19]~reg0.ENA
en => out[18]~reg0.ENA
en => out[17]~reg0.ENA
en => out[16]~reg0.ENA
en => out[15]~reg0.ENA
en => out[14]~reg0.ENA
en => out[13]~reg0.ENA
en => out[12]~reg0.ENA
en => out[11]~reg0.ENA
en => out[10]~reg0.ENA
en => out[9]~reg0.ENA
en => out[8]~reg0.ENA
en => out[7]~reg0.ENA
en => out[6]~reg0.ENA
en => out[5]~reg0.ENA
en => out[4]~reg0.ENA
en => out[3]~reg0.ENA
en => out[2]~reg0.ENA
en => out[1]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|cache_controller:comb_250
clk => clk.IN1
rst => comb.IN1
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid1.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => valid2.OUTPUTSELECT
rst => ps.OUTPUTSELECT
rst => valid2[0].IN1
rst => valid2[0].DATAA
rst => valid2[0].DATAB
rst => valid2[0].DATAA
rst => valid2[0].DATAB
rst => valid2[0].DATAA
rst => valid2[1].IN1
rst => valid2[1].DATAA
rst => valid2[1].DATAB
rst => valid2[1].DATAA
rst => valid2[1].DATAB
rst => valid2[1].DATAA
rst => valid2[2].IN1
rst => valid2[2].DATAA
rst => valid2[2].DATAB
rst => valid2[2].DATAA
rst => valid2[2].DATAB
rst => valid2[2].DATAA
rst => valid2[3].IN1
rst => valid2[3].DATAA
rst => valid2[3].DATAB
rst => valid2[3].DATAA
rst => valid2[3].DATAB
rst => valid2[3].DATAA
rst => valid2[4].IN1
rst => valid2[4].DATAA
rst => valid2[4].DATAB
rst => valid2[4].DATAA
rst => valid2[4].DATAB
rst => valid2[4].DATAA
rst => valid2[5].IN1
rst => valid2[5].DATAA
rst => valid2[5].DATAB
rst => valid2[5].DATAA
rst => valid2[5].DATAB
rst => valid2[5].DATAA
rst => valid2[6].IN1
rst => valid2[6].DATAA
rst => valid2[6].DATAB
rst => valid2[6].DATAA
rst => valid2[6].DATAB
rst => valid2[6].DATAA
rst => valid2[7].IN1
rst => valid2[7].DATAA
rst => valid2[7].DATAB
rst => valid2[7].DATAA
rst => valid2[7].DATAB
rst => valid2[7].DATAA
rst => valid2[8].IN1
rst => valid2[8].DATAA
rst => valid2[8].DATAB
rst => valid2[8].DATAA
rst => valid2[8].DATAB
rst => valid2[8].DATAA
rst => valid2[9].IN1
rst => valid2[9].DATAA
rst => valid2[9].DATAB
rst => valid2[9].DATAA
rst => valid2[9].DATAB
rst => valid2[9].DATAA
rst => valid2[10].IN1
rst => valid2[10].DATAA
rst => valid2[10].DATAB
rst => valid2[10].DATAA
rst => valid2[10].DATAB
rst => valid2[10].DATAA
rst => valid2[11].IN1
rst => valid2[11].DATAA
rst => valid2[11].DATAB
rst => valid2[11].DATAA
rst => valid2[11].DATAB
rst => valid2[11].DATAA
rst => valid2[12].IN1
rst => valid2[12].DATAA
rst => valid2[12].DATAB
rst => valid2[12].DATAA
rst => valid2[12].DATAB
rst => valid2[12].DATAA
rst => valid2[13].IN1
rst => valid2[13].DATAA
rst => valid2[13].DATAB
rst => valid2[13].DATAA
rst => valid2[13].DATAB
rst => valid2[13].DATAA
rst => valid2[14].IN1
rst => valid2[14].DATAA
rst => valid2[14].DATAB
rst => valid2[14].DATAA
rst => valid2[14].DATAB
rst => valid2[14].DATAA
rst => valid2[15].IN1
rst => valid2[15].DATAA
rst => valid2[15].DATAB
rst => valid2[15].DATAA
rst => valid2[15].DATAB
rst => valid2[15].DATAA
rst => valid2[16].IN1
rst => valid2[16].DATAA
rst => valid2[16].DATAB
rst => valid2[16].DATAA
rst => valid2[16].DATAB
rst => valid2[16].DATAA
rst => valid2[17].IN1
rst => valid2[17].DATAA
rst => valid2[17].DATAB
rst => valid2[17].DATAA
rst => valid2[17].DATAB
rst => valid2[17].DATAA
rst => valid2[18].IN1
rst => valid2[18].DATAA
rst => valid2[18].DATAB
rst => valid2[18].DATAA
rst => valid2[18].DATAB
rst => valid2[18].DATAA
rst => valid2[19].IN1
rst => valid2[19].DATAA
rst => valid2[19].DATAB
rst => valid2[19].DATAA
rst => valid2[19].DATAB
rst => valid2[19].DATAA
rst => valid2[20].IN1
rst => valid2[20].DATAA
rst => valid2[20].DATAB
rst => valid2[20].DATAA
rst => valid2[20].DATAB
rst => valid2[20].DATAA
rst => valid2[21].IN1
rst => valid2[21].DATAA
rst => valid2[21].DATAB
rst => valid2[21].DATAA
rst => valid2[21].DATAB
rst => valid2[21].DATAA
rst => valid2[22].IN1
rst => valid2[22].DATAA
rst => valid2[22].DATAB
rst => valid2[22].DATAA
rst => valid2[22].DATAB
rst => valid2[22].DATAA
rst => valid2[23].IN1
rst => valid2[23].DATAA
rst => valid2[23].DATAB
rst => valid2[23].DATAA
rst => valid2[23].DATAB
rst => valid2[23].DATAA
rst => valid2[24].IN1
rst => valid2[24].DATAA
rst => valid2[24].DATAB
rst => valid2[24].DATAA
rst => valid2[24].DATAB
rst => valid2[24].DATAA
rst => valid2[25].IN1
rst => valid2[25].DATAA
rst => valid2[25].DATAB
rst => valid2[25].DATAA
rst => valid2[25].DATAB
rst => valid2[25].DATAA
rst => valid2[26].IN1
rst => valid2[26].DATAA
rst => valid2[26].DATAB
rst => valid2[26].DATAA
rst => valid2[26].DATAB
rst => valid2[26].DATAA
rst => valid2[27].IN1
rst => valid2[27].DATAA
rst => valid2[27].DATAB
rst => valid2[27].DATAA
rst => valid2[27].DATAB
rst => valid2[27].DATAA
rst => valid2[28].IN1
rst => valid2[28].DATAA
rst => valid2[28].DATAB
rst => valid2[28].DATAA
rst => valid2[28].DATAB
rst => valid2[28].DATAA
rst => valid2[29].IN1
rst => valid2[29].DATAA
rst => valid2[29].DATAB
rst => valid2[29].DATAA
rst => valid2[29].DATAB
rst => valid2[29].DATAA
rst => valid2[30].IN1
rst => valid2[30].DATAA
rst => valid2[30].DATAB
rst => valid2[30].DATAA
rst => valid2[30].DATAB
rst => valid2[30].DATAA
rst => valid2[31].IN1
rst => valid2[31].DATAA
rst => valid2[31].DATAB
rst => valid2[31].DATAA
rst => valid2[31].DATAB
rst => valid2[31].DATAA
rst => valid2[32].IN1
rst => valid2[32].DATAA
rst => valid2[32].DATAB
rst => valid2[32].DATAA
rst => valid2[32].DATAB
rst => valid2[32].DATAA
rst => valid2[33].IN1
rst => valid2[33].DATAA
rst => valid2[33].DATAB
rst => valid2[33].DATAA
rst => valid2[33].DATAB
rst => valid2[33].DATAA
rst => valid2[34].IN1
rst => valid2[34].DATAA
rst => valid2[34].DATAB
rst => valid2[34].DATAA
rst => valid2[34].DATAB
rst => valid2[34].DATAA
rst => valid2[35].IN1
rst => valid2[35].DATAA
rst => valid2[35].DATAB
rst => valid2[35].DATAA
rst => valid2[35].DATAB
rst => valid2[35].DATAA
rst => valid2[36].IN1
rst => valid2[36].DATAA
rst => valid2[36].DATAB
rst => valid2[36].DATAA
rst => valid2[36].DATAB
rst => valid2[36].DATAA
rst => valid2[37].IN1
rst => valid2[37].DATAA
rst => valid2[37].DATAB
rst => valid2[37].DATAA
rst => valid2[37].DATAB
rst => valid2[37].DATAA
rst => valid2[38].IN1
rst => valid2[38].DATAA
rst => valid2[38].DATAB
rst => valid2[38].DATAA
rst => valid2[38].DATAB
rst => valid2[38].DATAA
rst => valid2[39].IN1
rst => valid2[39].DATAA
rst => valid2[39].DATAB
rst => valid2[39].DATAA
rst => valid2[39].DATAB
rst => valid2[39].DATAA
rst => valid2[40].IN1
rst => valid2[40].DATAA
rst => valid2[40].DATAB
rst => valid2[40].DATAA
rst => valid2[40].DATAB
rst => valid2[40].DATAA
rst => valid2[41].IN1
rst => valid2[41].DATAA
rst => valid2[41].DATAB
rst => valid2[41].DATAA
rst => valid2[41].DATAB
rst => valid2[41].DATAA
rst => valid2[42].IN1
rst => valid2[42].DATAA
rst => valid2[42].DATAB
rst => valid2[42].DATAA
rst => valid2[42].DATAB
rst => valid2[42].DATAA
rst => valid2[43].IN1
rst => valid2[43].DATAA
rst => valid2[43].DATAB
rst => valid2[43].DATAA
rst => valid2[43].DATAB
rst => valid2[43].DATAA
rst => valid2[44].IN1
rst => valid2[44].DATAA
rst => valid2[44].DATAB
rst => valid2[44].DATAA
rst => valid2[44].DATAB
rst => valid2[44].DATAA
rst => valid2[45].IN1
rst => valid2[45].DATAA
rst => valid2[45].DATAB
rst => valid2[45].DATAA
rst => valid2[45].DATAB
rst => valid2[45].DATAA
rst => valid2[46].IN1
rst => valid2[46].DATAA
rst => valid2[46].DATAB
rst => valid2[46].DATAA
rst => valid2[46].DATAB
rst => valid2[46].DATAA
rst => valid2[47].IN1
rst => valid2[47].DATAA
rst => valid2[47].DATAB
rst => valid2[47].DATAA
rst => valid2[47].DATAB
rst => valid2[47].DATAA
rst => valid2[48].IN1
rst => valid2[48].DATAA
rst => valid2[48].DATAB
rst => valid2[48].DATAA
rst => valid2[48].DATAB
rst => valid2[48].DATAA
rst => valid2[49].IN1
rst => valid2[49].DATAA
rst => valid2[49].DATAB
rst => valid2[49].DATAA
rst => valid2[49].DATAB
rst => valid2[49].DATAA
rst => valid2[50].IN1
rst => valid2[50].DATAA
rst => valid2[50].DATAB
rst => valid2[50].DATAA
rst => valid2[50].DATAB
rst => valid2[50].DATAA
rst => valid2[51].IN1
rst => valid2[51].DATAA
rst => valid2[51].DATAB
rst => valid2[51].DATAA
rst => valid2[51].DATAB
rst => valid2[51].DATAA
rst => valid2[52].IN1
rst => valid2[52].DATAA
rst => valid2[52].DATAB
rst => valid2[52].DATAA
rst => valid2[52].DATAB
rst => valid2[52].DATAA
rst => valid2[53].IN1
rst => valid2[53].DATAA
rst => valid2[53].DATAB
rst => valid2[53].DATAA
rst => valid2[53].DATAB
rst => valid2[53].DATAA
rst => valid2[54].IN1
rst => valid2[54].DATAA
rst => valid2[54].DATAB
rst => valid2[54].DATAA
rst => valid2[54].DATAB
rst => valid2[54].DATAA
rst => valid2[55].IN1
rst => valid2[55].DATAA
rst => valid2[55].DATAB
rst => valid2[55].DATAA
rst => valid2[55].DATAB
rst => valid2[55].DATAA
rst => valid2[56].IN1
rst => valid2[56].DATAA
rst => valid2[56].DATAB
rst => valid2[56].DATAA
rst => valid2[56].DATAB
rst => valid2[56].DATAA
rst => valid2[57].IN1
rst => valid2[57].DATAA
rst => valid2[57].DATAB
rst => valid2[57].DATAA
rst => valid2[57].DATAB
rst => valid2[57].DATAA
rst => valid2[58].IN1
rst => valid2[58].DATAA
rst => valid2[58].DATAB
rst => valid2[58].DATAA
rst => valid2[58].DATAB
rst => valid2[58].DATAA
rst => valid2[59].IN1
rst => valid2[59].DATAA
rst => valid2[59].DATAB
rst => valid2[59].DATAA
rst => valid2[59].DATAB
rst => valid2[59].DATAA
rst => valid2[60].IN1
rst => valid2[60].DATAA
rst => valid2[60].DATAB
rst => valid2[60].DATAA
rst => valid2[60].DATAB
rst => valid2[60].DATAA
rst => valid2[61].IN1
rst => valid2[61].DATAA
rst => valid2[61].DATAB
rst => valid2[61].DATAA
rst => valid2[61].DATAB
rst => valid2[61].DATAA
rst => valid2[62].IN1
rst => valid2[62].DATAA
rst => valid2[62].DATAB
rst => valid2[62].DATAA
rst => valid2[62].DATAB
rst => valid2[62].DATAA
rst => valid2[63].IN1
rst => valid2[63].DATAA
rst => valid2[63].DATAB
rst => valid2[63].DATAA
rst => valid2[63].DATAB
rst => valid2[63].DATAA
rst => valid2[64].IN1
rst => valid2[64].DATAA
rst => valid2[64].DATAB
rst => valid2[64].DATAA
rst => valid2[64].DATAB
rst => valid2[64].DATAA
rst => valid2[65].IN1
rst => valid2[65].DATAA
rst => valid2[65].DATAB
rst => valid2[65].DATAA
rst => valid2[65].DATAB
rst => valid2[65].DATAA
rst => valid2[66].IN1
rst => valid2[66].DATAA
rst => valid2[66].DATAB
rst => valid2[66].DATAA
rst => valid2[66].DATAB
rst => valid2[66].DATAA
rst => valid2[67].IN1
rst => valid2[67].DATAA
rst => valid2[67].DATAB
rst => valid2[67].DATAA
rst => valid2[67].DATAB
rst => valid2[67].DATAA
rst => valid2[68].IN1
rst => valid2[68].DATAA
rst => valid2[68].DATAB
rst => valid2[68].DATAA
rst => valid2[68].DATAB
rst => valid2[68].DATAA
rst => valid2[69].IN1
rst => valid2[69].DATAA
rst => valid2[69].DATAB
rst => valid2[69].DATAA
rst => valid2[69].DATAB
rst => valid2[69].DATAA
rst => valid2[70].IN1
rst => valid2[70].DATAA
rst => valid2[70].DATAB
rst => valid2[70].DATAA
rst => valid2[70].DATAB
rst => valid2[70].DATAA
rst => valid2[71].IN1
rst => valid2[71].DATAA
rst => valid2[71].DATAB
rst => valid2[71].DATAA
rst => valid2[71].DATAB
rst => valid2[71].DATAA
rst => valid2[72].IN1
rst => valid2[72].DATAA
rst => valid2[72].DATAB
rst => valid2[72].DATAA
rst => valid2[72].DATAB
rst => valid2[72].DATAA
rst => valid2[73].IN1
rst => valid2[73].DATAA
rst => valid2[73].DATAB
rst => valid2[73].DATAA
rst => valid2[73].DATAB
rst => valid2[73].DATAA
rst => valid2[74].IN1
rst => valid2[74].DATAA
rst => valid2[74].DATAB
rst => valid2[74].DATAA
rst => valid2[74].DATAB
rst => valid2[74].DATAA
rst => valid2[75].IN1
rst => valid2[75].DATAA
rst => valid2[75].DATAB
rst => valid2[75].DATAA
rst => valid2[75].DATAB
rst => valid2[75].DATAA
rst => valid2[76].IN1
rst => valid2[76].DATAA
rst => valid2[76].DATAB
rst => valid2[76].DATAA
rst => valid2[76].DATAB
rst => valid2[76].DATAA
rst => valid2[77].IN1
rst => valid2[77].DATAA
rst => valid2[77].DATAB
rst => valid2[77].DATAA
rst => valid2[77].DATAB
rst => valid2[77].DATAA
rst => valid2[78].IN1
rst => valid2[78].DATAA
rst => valid2[78].DATAB
rst => valid2[78].DATAA
rst => valid2[78].DATAB
rst => valid2[78].DATAA
rst => valid2[79].IN1
rst => valid2[79].DATAA
rst => valid2[79].DATAB
rst => valid2[79].DATAA
rst => valid2[79].DATAB
rst => valid2[79].DATAA
rst => valid2[80].IN1
rst => valid2[80].DATAA
rst => valid2[80].DATAB
rst => valid2[80].DATAA
rst => valid2[80].DATAB
rst => valid2[80].DATAA
rst => valid2[81].IN1
rst => valid2[81].DATAA
rst => valid2[81].DATAB
rst => valid2[81].DATAA
rst => valid2[81].DATAB
rst => valid2[81].DATAA
rst => valid2[82].IN1
rst => valid2[82].DATAA
rst => valid2[82].DATAB
rst => valid2[82].DATAA
rst => valid2[82].DATAB
rst => valid2[82].DATAA
rst => valid2[83].IN1
rst => valid2[83].DATAA
rst => valid2[83].DATAB
rst => valid2[83].DATAA
rst => valid2[83].DATAB
rst => valid2[83].DATAA
rst => valid2[84].IN1
rst => valid2[84].DATAA
rst => valid2[84].DATAB
rst => valid2[84].DATAA
rst => valid2[84].DATAB
rst => valid2[84].DATAA
rst => valid2[85].IN1
rst => valid2[85].DATAA
rst => valid2[85].DATAB
rst => valid2[85].DATAA
rst => valid2[85].DATAB
rst => valid2[85].DATAA
rst => valid2[86].IN1
rst => valid2[86].DATAA
rst => valid2[86].DATAB
rst => valid2[86].DATAA
rst => valid2[86].DATAB
rst => valid2[86].DATAA
rst => valid2[87].IN1
rst => valid2[87].DATAA
rst => valid2[87].DATAB
rst => valid2[87].DATAA
rst => valid2[87].DATAB
rst => valid2[87].DATAA
rst => valid2[88].IN1
rst => valid2[88].DATAA
rst => valid2[88].DATAB
rst => valid2[88].DATAA
rst => valid2[88].DATAB
rst => valid2[88].DATAA
rst => valid2[89].IN1
rst => valid2[89].DATAA
rst => valid2[89].DATAB
rst => valid2[89].DATAA
rst => valid2[89].DATAB
rst => valid2[89].DATAA
rst => valid2[90].IN1
rst => valid2[90].DATAA
rst => valid2[90].DATAB
rst => valid2[90].DATAA
rst => valid2[90].DATAB
rst => valid2[90].DATAA
rst => valid2[91].IN1
rst => valid2[91].DATAA
rst => valid2[91].DATAB
rst => valid2[91].DATAA
rst => valid2[91].DATAB
rst => valid2[91].DATAA
rst => valid2[92].IN1
rst => valid2[92].DATAA
rst => valid2[92].DATAB
rst => valid2[92].DATAA
rst => valid2[92].DATAB
rst => valid2[92].DATAA
rst => valid2[93].IN1
rst => valid2[93].DATAA
rst => valid2[93].DATAB
rst => valid2[93].DATAA
rst => valid2[93].DATAB
rst => valid2[93].DATAA
rst => valid2[94].IN1
rst => valid2[94].DATAA
rst => valid2[94].DATAB
rst => valid2[94].DATAA
rst => valid2[94].DATAB
rst => valid2[94].DATAA
rst => valid2[95].IN1
rst => valid2[95].DATAA
rst => valid2[95].DATAB
rst => valid2[95].DATAA
rst => valid2[95].DATAB
rst => valid2[95].DATAA
rst => valid2[96].IN1
rst => valid2[96].DATAA
rst => valid2[96].DATAB
rst => valid2[96].DATAA
rst => valid2[96].DATAB
rst => valid2[96].DATAA
rst => valid2[97].IN1
rst => valid2[97].DATAA
rst => valid2[97].DATAB
rst => valid2[97].DATAA
rst => valid2[97].DATAB
rst => valid2[97].DATAA
rst => valid2[98].IN1
rst => valid2[98].DATAA
rst => valid2[98].DATAB
rst => valid2[98].DATAA
rst => valid2[98].DATAB
rst => valid2[98].DATAA
rst => valid2[99].IN1
rst => valid2[99].DATAA
rst => valid2[99].DATAB
rst => valid2[99].DATAA
rst => valid2[99].DATAB
rst => valid2[99].DATAA
rst => valid2[100].IN1
rst => valid2[100].DATAA
rst => valid2[100].DATAB
rst => valid2[100].DATAA
rst => valid2[100].DATAB
rst => valid2[100].DATAA
rst => valid1[0].DATAA
rst => valid1[0].DATAA
rst => valid1[0].DATAB
rst => valid1[0].DATAA
rst => valid1[1].DATAA
rst => valid1[1].DATAA
rst => valid1[1].DATAB
rst => valid1[1].DATAA
rst => valid1[2].DATAA
rst => valid1[2].DATAA
rst => valid1[2].DATAB
rst => valid1[2].DATAA
rst => valid1[3].DATAA
rst => valid1[3].DATAA
rst => valid1[3].DATAB
rst => valid1[3].DATAA
rst => valid1[4].DATAA
rst => valid1[4].DATAA
rst => valid1[4].DATAB
rst => valid1[4].DATAA
rst => valid1[5].IN1
rst => valid1[5].DATAA
rst => valid1[5].DATAA
rst => valid1[5].DATAB
rst => valid1[5].DATAA
rst => valid1[6].DATAA
rst => valid1[6].DATAA
rst => valid1[6].DATAB
rst => valid1[6].DATAA
rst => valid1[7].DATAA
rst => valid1[7].DATAA
rst => valid1[7].DATAB
rst => valid1[7].DATAA
rst => valid1[8].DATAA
rst => valid1[8].DATAA
rst => valid1[8].DATAB
rst => valid1[8].DATAA
rst => valid1[9].DATAA
rst => valid1[9].DATAA
rst => valid1[9].DATAB
rst => valid1[9].DATAA
rst => valid1[10].DATAA
rst => valid1[10].DATAA
rst => valid1[10].DATAB
rst => valid1[10].DATAA
rst => valid1[11].DATAA
rst => valid1[11].DATAA
rst => valid1[11].DATAB
rst => valid1[11].DATAA
rst => valid1[12].DATAA
rst => valid1[12].DATAA
rst => valid1[12].DATAB
rst => valid1[12].DATAA
rst => valid1[13].DATAA
rst => valid1[13].DATAA
rst => valid1[13].DATAB
rst => valid1[13].DATAA
rst => valid1[14].DATAA
rst => valid1[14].DATAA
rst => valid1[14].DATAB
rst => valid1[14].DATAA
rst => valid1[15].DATAA
rst => valid1[15].DATAA
rst => valid1[15].DATAB
rst => valid1[15].DATAA
rst => valid1[16].DATAA
rst => valid1[16].DATAA
rst => valid1[16].DATAB
rst => valid1[16].DATAA
rst => valid1[17].DATAA
rst => valid1[17].DATAA
rst => valid1[17].DATAB
rst => valid1[17].DATAA
rst => valid1[18].DATAA
rst => valid1[18].DATAA
rst => valid1[18].DATAB
rst => valid1[18].DATAA
rst => valid1[19].DATAA
rst => valid1[19].DATAA
rst => valid1[19].DATAB
rst => valid1[19].DATAA
rst => valid1[20].DATAA
rst => valid1[20].DATAA
rst => valid1[20].DATAB
rst => valid1[20].DATAA
rst => valid1[21].DATAA
rst => valid1[21].DATAA
rst => valid1[21].DATAB
rst => valid1[21].DATAA
rst => valid1[22].DATAA
rst => valid1[22].DATAA
rst => valid1[22].DATAB
rst => valid1[22].DATAA
rst => valid1[23].DATAA
rst => valid1[23].DATAA
rst => valid1[23].DATAB
rst => valid1[23].DATAA
rst => valid1[24].DATAA
rst => valid1[24].DATAA
rst => valid1[24].DATAB
rst => valid1[24].DATAA
rst => valid1[25].DATAA
rst => valid1[25].DATAA
rst => valid1[25].DATAB
rst => valid1[25].DATAA
rst => valid1[26].DATAA
rst => valid1[26].DATAA
rst => valid1[26].DATAB
rst => valid1[26].DATAA
rst => valid1[27].DATAA
rst => valid1[27].DATAA
rst => valid1[27].DATAB
rst => valid1[27].DATAA
rst => valid1[28].DATAA
rst => valid1[28].DATAA
rst => valid1[28].DATAB
rst => valid1[28].DATAA
rst => valid1[29].DATAA
rst => valid1[29].DATAA
rst => valid1[29].DATAB
rst => valid1[29].DATAA
rst => valid1[30].DATAA
rst => valid1[30].DATAA
rst => valid1[30].DATAB
rst => valid1[30].DATAA
rst => valid1[31].DATAA
rst => valid1[31].DATAA
rst => valid1[31].DATAB
rst => valid1[31].DATAA
rst => valid1[32].DATAA
rst => valid1[32].DATAA
rst => valid1[32].DATAB
rst => valid1[32].DATAA
rst => valid1[33].DATAA
rst => valid1[33].DATAA
rst => valid1[33].DATAB
rst => valid1[33].DATAA
rst => valid1[34].DATAA
rst => valid1[34].DATAA
rst => valid1[34].DATAB
rst => valid1[34].DATAA
rst => valid1[35].DATAA
rst => valid1[35].DATAA
rst => valid1[35].DATAB
rst => valid1[35].DATAA
rst => valid1[36].DATAA
rst => valid1[36].DATAA
rst => valid1[36].DATAB
rst => valid1[36].DATAA
rst => valid1[37].DATAA
rst => valid1[37].DATAA
rst => valid1[37].DATAB
rst => valid1[37].DATAA
rst => valid1[38].DATAA
rst => valid1[38].DATAA
rst => valid1[38].DATAB
rst => valid1[38].DATAA
rst => valid1[39].DATAA
rst => valid1[39].DATAA
rst => valid1[39].DATAB
rst => valid1[39].DATAA
rst => valid1[40].DATAA
rst => valid1[40].DATAA
rst => valid1[40].DATAB
rst => valid1[40].DATAA
rst => valid1[41].DATAA
rst => valid1[41].DATAA
rst => valid1[41].DATAB
rst => valid1[41].DATAA
rst => valid1[42].DATAA
rst => valid1[42].DATAA
rst => valid1[42].DATAB
rst => valid1[42].DATAA
rst => valid1[43].DATAA
rst => valid1[43].DATAA
rst => valid1[43].DATAB
rst => valid1[43].DATAA
rst => valid1[44].DATAA
rst => valid1[44].DATAA
rst => valid1[44].DATAB
rst => valid1[44].DATAA
rst => valid1[45].DATAA
rst => valid1[45].DATAA
rst => valid1[45].DATAB
rst => valid1[45].DATAA
rst => valid1[46].DATAA
rst => valid1[46].DATAA
rst => valid1[46].DATAB
rst => valid1[46].DATAA
rst => valid1[47].DATAA
rst => valid1[47].DATAA
rst => valid1[47].DATAB
rst => valid1[47].DATAA
rst => valid1[48].DATAA
rst => valid1[48].DATAA
rst => valid1[48].DATAB
rst => valid1[48].DATAA
rst => valid1[49].DATAA
rst => valid1[49].DATAA
rst => valid1[49].DATAB
rst => valid1[49].DATAA
rst => valid1[50].DATAA
rst => valid1[50].DATAA
rst => valid1[50].DATAB
rst => valid1[50].DATAA
rst => valid1[51].DATAA
rst => valid1[51].DATAA
rst => valid1[51].DATAB
rst => valid1[51].DATAA
rst => valid1[52].DATAA
rst => valid1[52].DATAA
rst => valid1[52].DATAB
rst => valid1[52].DATAA
rst => valid1[53].DATAA
rst => valid1[53].DATAA
rst => valid1[53].DATAB
rst => valid1[53].DATAA
rst => valid1[54].DATAA
rst => valid1[54].DATAA
rst => valid1[54].DATAB
rst => valid1[54].DATAA
rst => valid1[55].DATAA
rst => valid1[55].DATAA
rst => valid1[55].DATAB
rst => valid1[55].DATAA
rst => valid1[56].DATAA
rst => valid1[56].DATAA
rst => valid1[56].DATAB
rst => valid1[56].DATAA
rst => valid1[57].DATAA
rst => valid1[57].DATAA
rst => valid1[57].DATAB
rst => valid1[57].DATAA
rst => valid1[58].DATAA
rst => valid1[58].DATAA
rst => valid1[58].DATAB
rst => valid1[58].DATAA
rst => valid1[59].DATAA
rst => valid1[59].DATAA
rst => valid1[59].DATAB
rst => valid1[59].DATAA
rst => valid1[60].DATAA
rst => valid1[60].DATAA
rst => valid1[60].DATAB
rst => valid1[60].DATAA
rst => valid1[61].DATAA
rst => valid1[61].DATAA
rst => valid1[61].DATAB
rst => valid1[61].DATAA
rst => valid1[62].DATAA
rst => valid1[62].DATAA
rst => valid1[62].DATAB
rst => valid1[62].DATAA
rst => valid1[63].DATAA
rst => valid1[63].DATAA
rst => valid1[63].DATAB
rst => valid1[63].DATAA
rst => valid1[64].DATAA
rst => valid1[64].DATAA
rst => valid1[64].DATAB
rst => valid1[64].DATAA
rst => valid1[65].DATAA
rst => valid1[65].DATAA
rst => valid1[65].DATAB
rst => valid1[65].DATAA
rst => valid1[66].DATAA
rst => valid1[66].DATAA
rst => valid1[66].DATAB
rst => valid1[66].DATAA
rst => valid1[67].DATAA
rst => valid1[67].DATAA
rst => valid1[67].DATAB
rst => valid1[67].DATAA
rst => valid1[68].DATAA
rst => valid1[68].DATAA
rst => valid1[68].DATAB
rst => valid1[68].DATAA
rst => valid1[69].DATAA
rst => valid1[69].DATAA
rst => valid1[69].DATAB
rst => valid1[69].DATAA
rst => valid1[70].DATAA
rst => valid1[70].DATAA
rst => valid1[70].DATAB
rst => valid1[70].DATAA
rst => valid1[71].DATAA
rst => valid1[71].DATAA
rst => valid1[71].DATAB
rst => valid1[71].DATAA
rst => valid1[72].DATAA
rst => valid1[72].DATAA
rst => valid1[72].DATAB
rst => valid1[72].DATAA
rst => valid1[73].DATAA
rst => valid1[73].DATAA
rst => valid1[73].DATAB
rst => valid1[73].DATAA
rst => valid1[74].DATAA
rst => valid1[74].DATAA
rst => valid1[74].DATAB
rst => valid1[74].DATAA
rst => valid1[75].DATAA
rst => valid1[75].DATAA
rst => valid1[75].DATAB
rst => valid1[75].DATAA
rst => valid1[76].DATAA
rst => valid1[76].DATAA
rst => valid1[76].DATAB
rst => valid1[76].DATAA
rst => valid1[77].DATAA
rst => valid1[77].DATAA
rst => valid1[77].DATAB
rst => valid1[77].DATAA
rst => valid1[78].DATAA
rst => valid1[78].DATAA
rst => valid1[78].DATAB
rst => valid1[78].DATAA
rst => valid1[79].DATAA
rst => valid1[79].DATAA
rst => valid1[79].DATAB
rst => valid1[79].DATAA
rst => valid1[80].DATAA
rst => valid1[80].DATAA
rst => valid1[80].DATAB
rst => valid1[80].DATAA
rst => valid1[81].DATAA
rst => valid1[81].DATAA
rst => valid1[81].DATAB
rst => valid1[81].DATAA
rst => valid1[82].DATAA
rst => valid1[82].DATAA
rst => valid1[82].DATAB
rst => valid1[82].DATAA
rst => valid1[83].DATAA
rst => valid1[83].DATAA
rst => valid1[83].DATAB
rst => valid1[83].DATAA
rst => valid1[84].DATAA
rst => valid1[84].DATAA
rst => valid1[84].DATAB
rst => valid1[84].DATAA
rst => valid1[85].DATAA
rst => valid1[85].DATAA
rst => valid1[85].DATAB
rst => valid1[85].DATAA
rst => valid1[86].DATAA
rst => valid1[86].DATAA
rst => valid1[86].DATAB
rst => valid1[86].DATAA
rst => valid1[87].DATAA
rst => valid1[87].DATAA
rst => valid1[87].DATAB
rst => valid1[87].DATAA
rst => valid1[88].DATAA
rst => valid1[88].DATAA
rst => valid1[88].DATAB
rst => valid1[88].DATAA
rst => valid1[89].DATAA
rst => valid1[89].DATAA
rst => valid1[89].DATAB
rst => valid1[89].DATAA
rst => valid1[90].DATAA
rst => valid1[90].DATAA
rst => valid1[90].DATAB
rst => valid1[90].DATAA
rst => valid1[91].DATAA
rst => valid1[91].DATAA
rst => valid1[91].DATAB
rst => valid1[91].DATAA
rst => valid1[92].DATAA
rst => valid1[92].DATAA
rst => valid1[92].DATAB
rst => valid1[92].DATAA
rst => valid1[93].DATAA
rst => valid1[93].DATAA
rst => valid1[93].DATAB
rst => valid1[93].DATAA
rst => valid1[94].DATAA
rst => valid1[94].DATAA
rst => valid1[94].DATAB
rst => valid1[94].DATAA
rst => valid1[95].DATAA
rst => valid1[95].DATAA
rst => valid1[95].DATAB
rst => valid1[95].DATAA
rst => valid1[96].DATAA
rst => valid1[96].DATAA
rst => valid1[96].DATAB
rst => valid1[96].DATAA
rst => valid1[97].DATAA
rst => valid1[97].DATAA
rst => valid1[97].DATAB
rst => valid1[97].DATAA
rst => valid1[98].DATAA
rst => valid1[98].DATAA
rst => valid1[98].DATAB
rst => valid1[98].DATAA
rst => valid1[99].DATAA
rst => valid1[99].DATAA
rst => valid1[99].DATAB
rst => valid1[99].DATAA
rst => valid1[100].DATAA
rst => valid1[100].DATAA
rst => valid1[100].DATAB
rst => valid1[100].DATAA
rst => data2[10][0].IN1
rst => data2[10][0].DATAA
rst => data2[10][0].DATAB
rst => data2[10][0].DATAB
rst => data2[10][0].DATAA
rst => data2[10][0].DATAB
rst => data2[10][0].DATAA
rst => data1[10].IN1
rst => data1[10].DATAA
rst => data1[10].DATAB
rst => data1[10].DATAA
rst => data1[10].DATAB
rst => data1[10].DATAA
freeze <= freeze.DB_MAX_OUTPUT_PORT_TYPE
address[0] => Mux0.IN3
address[0] => Mux1.IN7
address[0] => Mux2.IN7
address[0] => Mux3.IN7
address[0] => Mux4.IN7
address[0] => Mux5.IN7
address[0] => Mux6.IN7
address[0] => Mux7.IN7
address[0] => Mux8.IN7
address[0] => Mux9.IN7
address[0] => Mux10.IN7
address[0] => Mux11.IN7
address[0] => Mux12.IN7
address[0] => Mux13.IN7
address[0] => Mux14.IN7
address[0] => Mux15.IN7
address[0] => Mux16.IN7
address[0] => Mux17.IN7
address[0] => Mux18.IN7
address[0] => Mux19.IN108
address[0] => Mux20.IN108
address[0] => Decoder0.IN7
address[0] => Mux21.IN7
address[0] => Decoder1.IN3
address[0] => Mux22.IN7
address[1] => Mux0.IN2
address[1] => Mux1.IN6
address[1] => Mux2.IN6
address[1] => Mux3.IN6
address[1] => Mux4.IN6
address[1] => Mux5.IN6
address[1] => Mux6.IN6
address[1] => Mux7.IN6
address[1] => Mux8.IN6
address[1] => Mux9.IN6
address[1] => Mux10.IN6
address[1] => Mux11.IN6
address[1] => Mux12.IN6
address[1] => Mux13.IN6
address[1] => Mux14.IN6
address[1] => Mux15.IN6
address[1] => Mux16.IN6
address[1] => Mux17.IN6
address[1] => Mux18.IN6
address[1] => Mux19.IN107
address[1] => Mux20.IN107
address[1] => Decoder0.IN6
address[1] => Mux21.IN6
address[1] => Decoder1.IN2
address[1] => Mux22.IN6
address[2] => Mux0.IN1
address[2] => Mux1.IN5
address[2] => Mux2.IN5
address[2] => Mux3.IN5
address[2] => Mux4.IN5
address[2] => Mux5.IN5
address[2] => Mux6.IN5
address[2] => Mux7.IN5
address[2] => Mux8.IN5
address[2] => Mux9.IN5
address[2] => Mux10.IN5
address[2] => Mux11.IN5
address[2] => Mux12.IN5
address[2] => Mux13.IN5
address[2] => Mux14.IN5
address[2] => Mux15.IN5
address[2] => Mux16.IN5
address[2] => Mux17.IN5
address[2] => Mux18.IN5
address[2] => Mux19.IN106
address[2] => Mux20.IN106
address[2] => Decoder0.IN5
address[2] => Mux21.IN5
address[2] => Decoder1.IN1
address[2] => Mux22.IN5
address[3] => Mux0.IN0
address[3] => Mux1.IN4
address[3] => Mux2.IN4
address[3] => Mux3.IN4
address[3] => Mux4.IN4
address[3] => Mux5.IN4
address[3] => Mux6.IN4
address[3] => Mux7.IN4
address[3] => Mux8.IN4
address[3] => Mux9.IN4
address[3] => Mux10.IN4
address[3] => Mux11.IN4
address[3] => Mux12.IN4
address[3] => Mux13.IN4
address[3] => Mux14.IN4
address[3] => Mux15.IN4
address[3] => Mux16.IN4
address[3] => Mux17.IN4
address[3] => Mux18.IN4
address[3] => Mux19.IN105
address[3] => Mux20.IN105
address[3] => Decoder0.IN4
address[3] => Mux21.IN4
address[3] => Decoder1.IN0
address[3] => Mux22.IN4
address[4] => Mux1.IN3
address[4] => Mux2.IN3
address[4] => Mux3.IN3
address[4] => Mux4.IN3
address[4] => Mux5.IN3
address[4] => Mux6.IN3
address[4] => Mux7.IN3
address[4] => Mux8.IN3
address[4] => Mux9.IN3
address[4] => Mux10.IN3
address[4] => Mux11.IN3
address[4] => Mux12.IN3
address[4] => Mux13.IN3
address[4] => Mux14.IN3
address[4] => Mux15.IN3
address[4] => Mux16.IN3
address[4] => Mux17.IN3
address[4] => Mux18.IN3
address[4] => Mux19.IN104
address[4] => Mux20.IN104
address[4] => Decoder0.IN3
address[4] => Mux21.IN3
address[4] => LessThan0.IN8
address[4] => Mux22.IN3
address[5] => Mux1.IN2
address[5] => Mux2.IN2
address[5] => Mux3.IN2
address[5] => Mux4.IN2
address[5] => Mux5.IN2
address[5] => Mux6.IN2
address[5] => Mux7.IN2
address[5] => Mux8.IN2
address[5] => Mux9.IN2
address[5] => Mux10.IN2
address[5] => Mux11.IN2
address[5] => Mux12.IN2
address[5] => Mux13.IN2
address[5] => Mux14.IN2
address[5] => Mux15.IN2
address[5] => Mux16.IN2
address[5] => Mux17.IN2
address[5] => Mux18.IN2
address[5] => Mux19.IN103
address[5] => Mux20.IN103
address[5] => Decoder0.IN2
address[5] => Mux21.IN2
address[5] => LessThan0.IN7
address[5] => Mux22.IN2
address[6] => Mux1.IN1
address[6] => Mux2.IN1
address[6] => Mux3.IN1
address[6] => Mux4.IN1
address[6] => Mux5.IN1
address[6] => Mux6.IN1
address[6] => Mux7.IN1
address[6] => Mux8.IN1
address[6] => Mux9.IN1
address[6] => Mux10.IN1
address[6] => Mux11.IN1
address[6] => Mux12.IN1
address[6] => Mux13.IN1
address[6] => Mux14.IN1
address[6] => Mux15.IN1
address[6] => Mux16.IN1
address[6] => Mux17.IN1
address[6] => Mux18.IN1
address[6] => Mux19.IN102
address[6] => Mux20.IN102
address[6] => Decoder0.IN1
address[6] => Mux21.IN1
address[6] => LessThan0.IN6
address[6] => Mux22.IN1
address[7] => Mux1.IN0
address[7] => Mux2.IN0
address[7] => Mux3.IN0
address[7] => Mux4.IN0
address[7] => Mux5.IN0
address[7] => Mux6.IN0
address[7] => Mux7.IN0
address[7] => Mux8.IN0
address[7] => Mux9.IN0
address[7] => Mux10.IN0
address[7] => Mux11.IN0
address[7] => Mux12.IN0
address[7] => Mux13.IN0
address[7] => Mux14.IN0
address[7] => Mux15.IN0
address[7] => Mux16.IN0
address[7] => Mux17.IN0
address[7] => Mux18.IN0
address[7] => Mux19.IN101
address[7] => Mux20.IN101
address[7] => Decoder0.IN0
address[7] => Mux21.IN0
address[7] => LessThan0.IN5
address[7] => Mux22.IN0
address[8] => Equal0.IN15
address[8] => Equal1.IN7
address[9] => Equal0.IN14
address[9] => Equal1.IN6
address[10] => Equal0.IN13
address[10] => Equal1.IN5
address[11] => Equal0.IN12
address[11] => Equal1.IN4
address[12] => Equal0.IN11
address[12] => Equal1.IN3
address[13] => Equal0.IN10
address[13] => Equal1.IN2
address[14] => Equal0.IN9
address[14] => Equal1.IN1
address[15] => Equal0.IN8
address[15] => Equal1.IN0
write_en => write_en.IN1
rdata[0] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= rdata.DB_MAX_OUTPUT_PORT_TYPE
SRAM_addr[0] => SRAM_addr[0].IN1
SRAM_addr[1] => SRAM_addr[1].IN1
SRAM_addr[2] => SRAM_addr[2].IN1
SRAM_addr[3] => SRAM_addr[3].IN1
SRAM_addr[4] => SRAM_addr[4].IN1
SRAM_addr[5] => SRAM_addr[5].IN1
SRAM_addr[6] => SRAM_addr[6].IN1
SRAM_addr[7] => SRAM_addr[7].IN1
SRAM_addr[8] => SRAM_addr[8].IN1
SRAM_addr[9] => SRAM_addr[9].IN1
SRAM_addr[10] => SRAM_addr[10].IN1
SRAM_addr[11] => SRAM_addr[11].IN1
SRAM_addr[12] => SRAM_addr[12].IN1
SRAM_addr[13] => SRAM_addr[13].IN1
SRAM_addr[14] => SRAM_addr[14].IN1
SRAM_addr[15] => SRAM_addr[15].IN1
SRAM_addr[16] => SRAM_addr[16].IN1
SRAM_addr[17] => SRAM_addr[17].IN1
SRAM_write_data[0] => SRAM_write_data[0].IN1
SRAM_write_data[1] => SRAM_write_data[1].IN1
SRAM_write_data[2] => SRAM_write_data[2].IN1
SRAM_write_data[3] => SRAM_write_data[3].IN1
SRAM_write_data[4] => SRAM_write_data[4].IN1
SRAM_write_data[5] => SRAM_write_data[5].IN1
SRAM_write_data[6] => SRAM_write_data[6].IN1
SRAM_write_data[7] => SRAM_write_data[7].IN1
SRAM_write_data[8] => SRAM_write_data[8].IN1
SRAM_write_data[9] => SRAM_write_data[9].IN1
SRAM_write_data[10] => SRAM_write_data[10].IN1
SRAM_write_data[11] => SRAM_write_data[11].IN1
SRAM_write_data[12] => SRAM_write_data[12].IN1
SRAM_write_data[13] => SRAM_write_data[13].IN1
SRAM_write_data[14] => SRAM_write_data[14].IN1
SRAM_write_data[15] => SRAM_write_data[15].IN1
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
SRAM_data[0] <> SRAM_controller:sram.port6
SRAM_data[1] <> SRAM_controller:sram.port6
SRAM_data[2] <> SRAM_controller:sram.port6
SRAM_data[3] <> SRAM_controller:sram.port6
SRAM_data[4] <> SRAM_controller:sram.port6
SRAM_data[5] <> SRAM_controller:sram.port6
SRAM_data[6] <> SRAM_controller:sram.port6
SRAM_data[7] <> SRAM_controller:sram.port6
SRAM_data[8] <> SRAM_controller:sram.port6
SRAM_data[9] <> SRAM_controller:sram.port6
SRAM_data[10] <> SRAM_controller:sram.port6
SRAM_data[11] <> SRAM_controller:sram.port6
SRAM_data[12] <> SRAM_controller:sram.port6
SRAM_data[13] <> SRAM_controller:sram.port6
SRAM_data[14] <> SRAM_controller:sram.port6
SRAM_data[15] <> SRAM_controller:sram.port6
SRAM_out_addr[0] <= SRAM_controller:sram.port9
SRAM_out_addr[1] <= SRAM_controller:sram.port9
SRAM_out_addr[2] <= SRAM_controller:sram.port9
SRAM_out_addr[3] <= SRAM_controller:sram.port9
SRAM_out_addr[4] <= SRAM_controller:sram.port9
SRAM_out_addr[5] <= SRAM_controller:sram.port9
SRAM_out_addr[6] <= SRAM_controller:sram.port9
SRAM_out_addr[7] <= SRAM_controller:sram.port9
SRAM_out_addr[8] <= SRAM_controller:sram.port9
SRAM_out_addr[9] <= SRAM_controller:sram.port9
SRAM_out_addr[10] <= SRAM_controller:sram.port9
SRAM_out_addr[11] <= SRAM_controller:sram.port9
SRAM_out_addr[12] <= SRAM_controller:sram.port9
SRAM_out_addr[13] <= SRAM_controller:sram.port9
SRAM_out_addr[14] <= SRAM_controller:sram.port9
SRAM_out_addr[15] <= SRAM_controller:sram.port9
SRAM_out_addr[16] <= SRAM_controller:sram.port9
SRAM_out_addr[17] <= SRAM_controller:sram.port9
SRAM_UB_N_O <= SRAM_controller:sram.port10
SRAM_LB_N_O <= SRAM_controller:sram.port11
SRAM_WE_N_O <= SRAM_controller:sram.port12
SRAM_CE_N_O <= SRAM_controller:sram.port13
SRAM_OE_N_O <= SRAM_controller:sram.port14
monitor_addr[0] => ~NO_FANOUT~
monitor_addr[1] => ~NO_FANOUT~
monitor_addr[2] => ~NO_FANOUT~
monitor_addr[3] => ~NO_FANOUT~
monitor_data[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
monitor_data[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
monitor_data[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
monitor_data[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
monitor_data[4] <= hit_or_miss.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[5] <= sel_out.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[6] <= ps.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[7] <= ns.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[8] <= SRAM_controller:sram.port8
monitor_data[9] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[10] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[11] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[12] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
monitor_data[13] <= <GND>
monitor_data[14] <= <GND>
monitor_data[15] <= <GND>


|Mips|cache_controller:comb_250|SRAM_controller:sram
clk => ps~1.DATAIN
rst => ps.OUTPUTSELECT
rst => ps.OUTPUTSELECT
rst => ps.OUTPUTSELECT
rst => ps.OUTPUTSELECT
rst => ps.OUTPUTSELECT
opcode[0] => Equal0.IN2
opcode[0] => Equal1.IN31
opcode[1] => Equal0.IN1
opcode[1] => Equal1.IN1
opcode[2] => Equal0.IN31
opcode[2] => Equal1.IN30
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
SRAM_addr[0] => SRAM_out_addr[0].DATAIN
SRAM_addr[1] => SRAM_out_addr[1].DATAIN
SRAM_addr[2] => SRAM_out_addr[2].DATAIN
SRAM_addr[3] => SRAM_out_addr[3].DATAIN
SRAM_addr[4] => SRAM_out_addr[4].DATAIN
SRAM_addr[5] => SRAM_out_addr[5].DATAIN
SRAM_addr[6] => SRAM_out_addr[6].DATAIN
SRAM_addr[7] => SRAM_out_addr[7].DATAIN
SRAM_addr[8] => SRAM_out_addr[8].DATAIN
SRAM_addr[9] => SRAM_out_addr[9].DATAIN
SRAM_addr[10] => SRAM_out_addr[10].DATAIN
SRAM_addr[11] => SRAM_out_addr[11].DATAIN
SRAM_addr[12] => SRAM_out_addr[12].DATAIN
SRAM_addr[13] => SRAM_out_addr[13].DATAIN
SRAM_addr[14] => SRAM_out_addr[14].DATAIN
SRAM_addr[15] => SRAM_out_addr[15].DATAIN
SRAM_addr[16] => SRAM_out_addr[16].DATAIN
SRAM_addr[17] => SRAM_out_addr[17].DATAIN
SRAM_write_data[0] => SRAM_data[0]$latch.DATAIN
SRAM_write_data[1] => SRAM_data[1]$latch.DATAIN
SRAM_write_data[2] => SRAM_data[2]$latch.DATAIN
SRAM_write_data[3] => SRAM_data[3]$latch.DATAIN
SRAM_write_data[4] => SRAM_data[4]$latch.DATAIN
SRAM_write_data[5] => SRAM_data[5]$latch.DATAIN
SRAM_write_data[6] => SRAM_data[6]$latch.DATAIN
SRAM_write_data[7] => SRAM_data[7]$latch.DATAIN
SRAM_write_data[8] => SRAM_data[8]$latch.DATAIN
SRAM_write_data[9] => SRAM_data[9]$latch.DATAIN
SRAM_write_data[10] => SRAM_data[10]$latch.DATAIN
SRAM_write_data[11] => SRAM_data[11]$latch.DATAIN
SRAM_write_data[12] => SRAM_data[12]$latch.DATAIN
SRAM_write_data[13] => SRAM_data[13]$latch.DATAIN
SRAM_write_data[14] => SRAM_data[14]$latch.DATAIN
SRAM_write_data[15] => SRAM_data[15]$latch.DATAIN
SRAM_write_en => ~NO_FANOUT~
SRAM_data[0] <> SRAM_data[0]
SRAM_data[1] <> SRAM_data[1]
SRAM_data[2] <> SRAM_data[2]
SRAM_data[3] <> SRAM_data[3]
SRAM_data[4] <> SRAM_data[4]
SRAM_data[5] <> SRAM_data[5]
SRAM_data[6] <> SRAM_data[6]
SRAM_data[7] <> SRAM_data[7]
SRAM_data[8] <> SRAM_data[8]
SRAM_data[9] <> SRAM_data[9]
SRAM_data[10] <> SRAM_data[10]
SRAM_data[11] <> SRAM_data[11]
SRAM_data[12] <> SRAM_data[12]
SRAM_data[13] <> SRAM_data[13]
SRAM_data[14] <> SRAM_data[14]
SRAM_data[15] <> SRAM_data[15]
SRAM_read_data[0] <= SRAM_read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ready <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[0] <= SRAM_addr[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[1] <= SRAM_addr[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[2] <= SRAM_addr[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[3] <= SRAM_addr[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[4] <= SRAM_addr[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[5] <= SRAM_addr[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[6] <= SRAM_addr[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[7] <= SRAM_addr[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[8] <= SRAM_addr[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[9] <= SRAM_addr[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[10] <= SRAM_addr[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[11] <= SRAM_addr[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[12] <= SRAM_addr[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[13] <= SRAM_addr[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[14] <= SRAM_addr[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[15] <= SRAM_addr[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[16] <= SRAM_addr[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_out_addr[17] <= SRAM_addr[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= <GND>
SRAM_LB_N_O <= <GND>
SRAM_WE_N_O <= SRAM_WE_N_O.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= <GND>
SRAM_OE_N_O <= <GND>


|Mips|register:mem_wb
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => out[32]~reg0.CLK
clk => out[33]~reg0.CLK
clk => out[34]~reg0.CLK
clk => out[35]~reg0.CLK
clk => out[36]~reg0.CLK
rst => out[0]~reg0.ACLR
rst => out[1]~reg0.ACLR
rst => out[2]~reg0.ACLR
rst => out[3]~reg0.ACLR
rst => out[4]~reg0.ACLR
rst => out[5]~reg0.ACLR
rst => out[6]~reg0.ACLR
rst => out[7]~reg0.ACLR
rst => out[8]~reg0.ACLR
rst => out[9]~reg0.ACLR
rst => out[10]~reg0.ACLR
rst => out[11]~reg0.ACLR
rst => out[12]~reg0.ACLR
rst => out[13]~reg0.ACLR
rst => out[14]~reg0.ACLR
rst => out[15]~reg0.ACLR
rst => out[16]~reg0.ACLR
rst => out[17]~reg0.ACLR
rst => out[18]~reg0.ACLR
rst => out[19]~reg0.ACLR
rst => out[20]~reg0.ACLR
rst => out[21]~reg0.ACLR
rst => out[22]~reg0.ACLR
rst => out[23]~reg0.ACLR
rst => out[24]~reg0.ACLR
rst => out[25]~reg0.ACLR
rst => out[26]~reg0.ACLR
rst => out[27]~reg0.ACLR
rst => out[28]~reg0.ACLR
rst => out[29]~reg0.ACLR
rst => out[30]~reg0.ACLR
rst => out[31]~reg0.ACLR
rst => out[32]~reg0.ACLR
rst => out[33]~reg0.ACLR
rst => out[34]~reg0.ACLR
rst => out[35]~reg0.ACLR
rst => out[36]~reg0.ACLR
en => out[0]~reg0.ENA
en => out[36]~reg0.ENA
en => out[35]~reg0.ENA
en => out[34]~reg0.ENA
en => out[33]~reg0.ENA
en => out[32]~reg0.ENA
en => out[31]~reg0.ENA
en => out[30]~reg0.ENA
en => out[29]~reg0.ENA
en => out[28]~reg0.ENA
en => out[27]~reg0.ENA
en => out[26]~reg0.ENA
en => out[25]~reg0.ENA
en => out[24]~reg0.ENA
en => out[23]~reg0.ENA
en => out[22]~reg0.ENA
en => out[21]~reg0.ENA
en => out[20]~reg0.ENA
en => out[19]~reg0.ENA
en => out[18]~reg0.ENA
en => out[17]~reg0.ENA
en => out[16]~reg0.ENA
en => out[15]~reg0.ENA
en => out[14]~reg0.ENA
en => out[13]~reg0.ENA
en => out[12]~reg0.ENA
en => out[11]~reg0.ENA
en => out[10]~reg0.ENA
en => out[9]~reg0.ENA
en => out[8]~reg0.ENA
en => out[7]~reg0.ENA
en => out[6]~reg0.ENA
en => out[5]~reg0.ENA
en => out[4]~reg0.ENA
en => out[3]~reg0.ENA
en => out[2]~reg0.ENA
en => out[1]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|MUX:wb_mux
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s7
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s5
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s6
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s4
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mips|sevenSegment:s8
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
bits[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
bits[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
bits[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


