OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /work/runs/wokwi/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /work/runs/wokwi/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /work/runs/wokwi/tmp/routing/17-fill.def
[INFO ODB-0128] Design: tholin_avalonsemi_5401
[INFO ODB-0130]     Created 18 pins.
[INFO ODB-0131]     Created 1046 components and 4634 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 3974 connections.
[INFO ODB-0133]     Created 211 nets and 660 connections.
[INFO ODB-0134] Finished DEF file: /work/runs/wokwi/tmp/routing/17-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tholin_avalonsemi_5401
Die area:                 ( 0 0 ) ( 90000 120000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1046
Number of terminals:      18
Number of snets:          2
Number of nets:           211

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 100.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10857.
[INFO DRT-0033] mcon shape region query size = 13982.
[INFO DRT-0033] met1 shape region query size = 2991.
[INFO DRT-0033] via shape region query size = 715.
[INFO DRT-0033] met2 shape region query size = 429.
[INFO DRT-0033] via2 shape region query size = 572.
[INFO DRT-0033] met3 shape region query size = 445.
[INFO DRT-0033] via3 shape region query size = 572.
[INFO DRT-0033] met4 shape region query size = 157.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 297 pins.
[INFO DRT-0081]   Complete 92 unique inst patterns.
[INFO DRT-0084]   Complete 203 groups.
#scanned instances     = 1046
#unique  instances     = 100
#stdCellGenAp          = 2271
#stdCellValidPlanarAp  = 26
#stdCellValidViaAp     = 1757
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 660
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 99.86 (MB), peak = 99.86 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     1867

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 612.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 594.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 385.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 91.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 20.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1017 vertical wires in 1 frboxes and 685 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 224 vertical wires in 1 frboxes and 286 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 103.95 (MB), peak = 104.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 103.95 (MB), peak = 104.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 137.01 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 144.81 (MB).
    Completing 30% with 121 violations.
    elapsed time = 00:00:08, memory = 195.14 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:08, memory = 195.29 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:08, memory = 195.29 (MB).
    Completing 60% with 240 violations.
    elapsed time = 00:00:10, memory = 195.29 (MB).
[INFO DRT-0199]   Number of violations = 328.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 524.05 (MB), peak = 524.05 (MB)
Total wire length = 9991 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4118 um.
Total wire length on LAYER met2 = 3815 um.
Total wire length on LAYER met3 = 1550 um.
Total wire length on LAYER met4 = 506 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1766.
Up-via summary (total 1766):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     902
           met2     169
           met3      48
           met4       0
-----------------------
                   1766


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 328 violations.
    elapsed time = 00:00:00, memory = 524.20 (MB).
    Completing 20% with 328 violations.
    elapsed time = 00:00:00, memory = 524.20 (MB).
    Completing 30% with 328 violations.
    elapsed time = 00:00:00, memory = 524.20 (MB).
    Completing 40% with 328 violations.
    elapsed time = 00:00:00, memory = 524.20 (MB).
    Completing 50% with 350 violations.
    elapsed time = 00:00:00, memory = 524.20 (MB).
    Completing 60% with 350 violations.
    elapsed time = 00:00:02, memory = 524.20 (MB).
    Completing 70% with 386 violations.
    elapsed time = 00:00:02, memory = 524.20 (MB).
    Completing 80% with 386 violations.
    elapsed time = 00:00:03, memory = 524.20 (MB).
    Completing 90% with 379 violations.
    elapsed time = 00:00:10, memory = 524.20 (MB).
    Completing 100% with 214 violations.
    elapsed time = 00:00:10, memory = 524.20 (MB).
[INFO DRT-0199]   Number of violations = 214.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 524.20 (MB), peak = 524.20 (MB)
Total wire length = 9897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4017 um.
Total wire length on LAYER met2 = 3818 um.
Total wire length on LAYER met3 = 1515 um.
Total wire length on LAYER met4 = 544 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1771.
Up-via summary (total 1771):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     902
           met2     169
           met3      53
           met4       0
-----------------------
                   1771


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 214 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 20% with 214 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 30% with 214 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 40% with 213 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 50% with 213 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 60% with 213 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 70% with 213 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 80% with 213 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 90% with 199 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 100% with 155 violations.
    elapsed time = 00:00:11, memory = 524.32 (MB).
[INFO DRT-0199]   Number of violations = 155.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 524.32 (MB), peak = 524.32 (MB)
Total wire length = 9837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4036 um.
Total wire length on LAYER met2 = 3786 um.
Total wire length on LAYER met3 = 1512 um.
Total wire length on LAYER met4 = 502 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1724.
Up-via summary (total 1724):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     875
           met2     158
           met3      44
           met4       0
-----------------------
                   1724


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 155 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 20% with 155 violations.
    elapsed time = 00:00:13, memory = 524.32 (MB).
    Completing 30% with 155 violations.
    elapsed time = 00:00:18, memory = 524.32 (MB).
    Completing 40% with 153 violations.
    elapsed time = 00:00:18, memory = 524.32 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:20, memory = 524.32 (MB).
    Completing 60% with 150 violations.
    elapsed time = 00:00:21, memory = 524.32 (MB).
[INFO DRT-0199]   Number of violations = 120.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:21, memory = 524.32 (MB), peak = 524.32 (MB)
Total wire length = 9853 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3796 um.
Total wire length on LAYER met2 = 3752 um.
Total wire length on LAYER met3 = 1742 um.
Total wire length on LAYER met4 = 562 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1763.
Up-via summary (total 1763):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     868
           met2     192
           met3      56
           met4       0
-----------------------
                   1763


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:03, memory = 524.32 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:09, memory = 524.32 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:09, memory = 524.32 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:10, memory = 524.32 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:21, memory = 524.32 (MB).
[INFO DRT-0199]   Number of violations = 54.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:21, memory = 524.32 (MB), peak = 524.32 (MB)
Total wire length = 9866 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3706 um.
Total wire length on LAYER met2 = 3745 um.
Total wire length on LAYER met3 = 1821 um.
Total wire length on LAYER met4 = 592 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1810.
Up-via summary (total 1810):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     888
           met2     211
           met3      64
           met4       0
-----------------------
                   1810


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 524.32 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 524.32 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:01, memory = 524.32 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:01, memory = 524.32 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:17, memory = 524.38 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:17, memory = 524.38 (MB).
[INFO DRT-0199]   Number of violations = 32.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:17, memory = 524.38 (MB), peak = 535.71 (MB)
Total wire length = 9849 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3676 um.
Total wire length on LAYER met2 = 3704 um.
Total wire length on LAYER met3 = 1838 um.
Total wire length on LAYER met4 = 630 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1812.
Up-via summary (total 1812):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     884
           met2     215
           met3      66
           met4       0
-----------------------
                   1812


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:00, memory = 524.38 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:06, memory = 526.05 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:06, memory = 526.05 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 526.05 (MB), peak = 535.71 (MB)
Total wire length = 9791 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3617 um.
Total wire length on LAYER met2 = 3643 um.
Total wire length on LAYER met3 = 1870 um.
Total wire length on LAYER met4 = 658 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1800.
Up-via summary (total 1800):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     860
           met2     225
           met3      68
           met4       0
-----------------------
                   1800


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 526.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 526.05 (MB), peak = 535.71 (MB)
Total wire length = 9790 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3617 um.
Total wire length on LAYER met2 = 3643 um.
Total wire length on LAYER met3 = 1870 um.
Total wire length on LAYER met4 = 658 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1800.
Up-via summary (total 1800):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     860
           met2     225
           met3      68
           met4       0
-----------------------
                   1800


[INFO DRT-0198] Complete detail routing.
Total wire length = 9790 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3617 um.
Total wire length on LAYER met2 = 3643 um.
Total wire length on LAYER met3 = 1870 um.
Total wire length on LAYER met4 = 658 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1800.
Up-via summary (total 1800):.

-----------------------
 FR_MASTERSLICE       0
            li1     647
           met1     860
           met2     225
           met3      68
           met4       0
-----------------------
                   1800


[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:01:40, memory = 526.05 (MB), peak = 535.71 (MB)

[INFO DRT-0180] Post processing.
Saving to /work/runs/wokwi/results/routing/tholin_avalonsemi_5401.def
