library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity MicroMIPS is
	port (
		Clk : in std_logic; -- Reloj
		NRst : in std_logic; -- Reset activo a nivel bajo
		MemProgAddr : out std_logic_vector(31 downto 0); -- Direccin para la memoria de programa
		MemProgData : in std_logic_vector(31 downto 0); -- Cdigo de operacin
		MemDataAddr : out std_logic_vector(31 downto 0); -- Direccin para la memoria de datos
		MemDataDataRead : in std_logic_vector(31 downto 0); -- Dato a leer en la memoria de datos
		MemDataDataWrite : out std_logic_vector(31 downto 0); -- Dato a guardar en la memoria de datos
		MemDataWE : out std_logic
	);
end MicroMIPS;

architecture Practica of MicroMIPS is
	signal uc1, uc2, uc3, uc5, uc6, uc7, uc8, uc9, am2, pcsrc: std_logic;
	signal uc4: std_logic_vector(2 downto 0);
	signal am1: std_logic_vector(31 downto 0);
	signal mux1o: std_logic_vector(31 downto 0);
	signal mux2o: std_logic_vector(31 downto 0);
	signal mux3o: std_logic_vector(4 downto 0);
	signal mux4o: std_logic_vector(31 downto 0);
	signal mux5o: std_logic_vector(31 downto 0);
	signal mux6o: std_logic_vector(31 downto 0);
	signal dout: std_logic_vector(31 downto 0);
	signal sum1: std_logic_vector(31 downto 0);
	signal sum2: std_logic_vector(31 downto 0);	
	signal rm1: std_logic_vector(31 downto 0);
	signal rm2: std_logic_vector(31 downto 0);
	signal desp1: std_logic_vector(27 downto 0);
	signal desp2: std_logic_vector(31 downto 0);
	signal exts: std_logic_vector(31 downto 0);
	signal extc: std_logic_vector(31 downto 0);

	component UnidadControl 
		port (
		OpCode : in std_logic_vector (5 downto 0);
		Funct : in std_logic_vector (5 downto 0);
		MemToReg : out std_logic;
		MemWrite : out std_logic;
		Branch : out std_logic;
		ALUControl: out std_logic_vector (2 downto 0);
		ALUSrc : out std_logic;
		RegDest : out std_logic;
		RegWrite : out std_logic;
		ExtCero : out std_logic;
		Jump : out std_logic
		);
	end component;
	
	component MemProgMIPS
		port (		
		MemProgAddr : in std_logic_vector(31 downto 0); -- Direcci贸n para la memoria de programa
		MemProgData : out std_logic_vector(31 downto 0) -- C贸digo de operaci贸n
		);
	end component;

	component RegsMIPS
		port (		
		Clk : in std_logic; -- Reloj
		NRst : in std_logic; -- Reset as铆ncrono a nivel bajo   SE USA???
		A1 : in std_logic_vector(4 downto 0); -- registro a leer
		Rd1 : out std_logic_vector(31 downto 0); -- copia del valor de A1
		A2 : in std_logic_vector(4 downto 0); -- otro registro a leer
		Rd2 : out std_logic_vector(31 downto 0); -- copia del valor de A2
		A3 : in std_logic_vector(4 downto 0); -- registro sobre el que escribir el dato Wd3
		Wd3 : in std_logic_vector(31 downto 0); -- Dato de entrada
		We3 : in std_logic -- Habilitaci贸n de escritura (RegWrite)
		); 
	end component;
	
	component ALUMIPS
		port (
		Op1 : in std_logic_vector (31 downto 0);
		Op2 : in std_logic_vector (31 downto 0);
		ALUControl : in std_logic_vector (2 downto 0);
		Res : out std_logic_vector (31 downto 0);
		Z : out std_logic
		);
	end component;
	
	component MemDataMIPS
		port (
		Clk : in std_logic;
		NRst : in std_logic;
		MemDataAddr : in std_logic_vector(31 downto 0);
		MemDataDataWrite : in std_logic_vector(31 downto 0);
		MemDataWE : in std_logic;
		MemDataDataRead : out std_logic_vector(31 downto 0)
		);
	end component;

begin
	u1: UnidadControl
	  port map (
	OpCode => MemProgData(31 downto 26), 
	Funct => MemProgData(5 downto 0),
	MemToReg => uc1,
	MemWrite => uc2,
	Branch => uc3, 
	ALUControl => uc4,
	ALUSrc => uc5, 
	RegDest => uc6, 
	RegWrite => uc7,
	ExtCero => uc8,
	Jump => uc9
	);
	
	u2: RegsMIPS
		port map (
			Clk => Clk,
			NRst => NRst,
			A1 => MemProgData(25 downto 21),
			Rd1 => rm1,
			A2 => MemProgData(20 downto 16),
			Rd2 => rm2,
			A3 => mux3o,
			Wd3 => mux6o,
			We3 => uc7
	);

	u4: ALUMips
		port map(
			Op1 => rm1,
			Op2 => mux5o,
			ALUControl => uc4,
			Res => am1, 
			Z => am2
		);	

	mux1o <= sum2 when pcsrc = '1' else
			 sum1;
	mux2o <= mux1o when uc9 = '0' else
			 sum1(31 downto 28) & desp1;
			 
	biestable: process(Clk)
	begin
		if rising_edge(Clk) then
			dout <= mux2o;
		end if;
	end process biestable;
	
	sum1 <= dout + x"00000004";
	sum2 <= desp2 + sum1;
	
	desp1 <= MemProgData(25 downto 0) & "00";
	desp2 <= exts(29 downto 0) & "00";
	exts <= MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15) & MemProgData(15 downto 0);

	extc <= "0000000000000000" & MemProgData(15 downto 0);
	
	mux3o <= MemProgData(20 downto 16) when uc6 = '0' else
			 		 MemProgData(15 downto 11); 

	mux4o <= exts when uc8 = '0' else
			 		 extc;

	mux5o <= rm2 when uc5 = '0' else
			 		 mux4o; 
 
	mux6o <= am1 when uc1 = '0' else
			 		 MemDataDataRead;

	pcsrc <= uc3 and am2;
	
	MemProgAddr <= dout;
	MemDataAddr <= am1;
	MemDataDataWrite <= rm2;
  MemDataWE <= uc2;

end Practica;
