{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585257125610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585257125610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 15:12:05 2020 " "Processing started: Thu Mar 26 15:12:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585257125610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585257125610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585257125610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585257126070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585257126070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_not " "Found entity 1: compuerta_not" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha " "Found entity 1: correr_derecha" {  } { { "OperacionesLogicas/correr_derecha.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_derecha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda " "Found entity 1: correr_izquierda" {  } { { "OperacionesLogicas/correr_izquierda.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/correr_izquierda.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/mux6.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/mux6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "OperacionesLogicas/mux6.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/mux6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/unidad_logica.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/unidad_logica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logica " "Found entity 1: unidad_logica" {  } { { "OperacionesLogicas/unidad_logica.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/unidad_logica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/unidad_logica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logica_test " "Found entity 1: unidad_logica_test" {  } { { "OperacionesLogicas/unidad_logica_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux6_test.sv(36) " "Verilog HDL warning at mux6_test.sv(36): extended using \"x\" or \"z\"" {  } { { "OperacionesLogicas/mux6_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/mux6_test.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1585257137907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux6_test.sv(39) " "Verilog HDL warning at mux6_test.sv(39): extended using \"x\" or \"z\"" {  } { { "OperacionesLogicas/mux6_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/mux6_test.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1585257137907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/mux6_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/mux6_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6_test " "Found entity 1: mux6_test" {  } { { "OperacionesLogicas/mux6_test.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/mux6_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585257137907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585257137907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_shift_resultado unidad_logica.sv(15) " "Verilog HDL Implicit Net warning at unidad_logica.sv(15): created implicit net for \"right_shift_resultado\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1585257137908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_shift_resultado unidad_logica.sv(16) " "Verilog HDL Implicit Net warning at unidad_logica.sv(16): created implicit net for \"left_shift_resultado\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1585257137908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidad_logica_test " "Elaborating entity \"unidad_logica_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1585257137944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logica unidad_logica:PRUEBA " "Elaborating entity \"unidad_logica\" for hierarchy \"unidad_logica:PRUEBA\"" {  } { { "OperacionesLogicas/unidad_logica_test.sv" "PRUEBA" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica_test.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_and unidad_logica:PRUEBA\|compuerta_and:And " "Elaborating entity \"compuerta_and\" for hierarchy \"unidad_logica:PRUEBA\|compuerta_and:And\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "And" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_or unidad_logica:PRUEBA\|compuerta_or:Or " "Elaborating entity \"compuerta_or\" for hierarchy \"unidad_logica:PRUEBA\|compuerta_or:Or\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "Or" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor unidad_logica:PRUEBA\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"unidad_logica:PRUEBA\|compuerta_xor:Xor\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "Xor" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_not unidad_logica:PRUEBA\|compuerta_not:Not " "Elaborating entity \"compuerta_not\" for hierarchy \"unidad_logica:PRUEBA\|compuerta_not:Not\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "Not" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_derecha unidad_logica:PRUEBA\|correr_derecha:RShift " "Elaborating entity \"correr_derecha\" for hierarchy \"unidad_logica:PRUEBA\|correr_derecha:RShift\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "RShift" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_izquierda unidad_logica:PRUEBA\|correr_izquierda:LShift " "Elaborating entity \"correr_izquierda\" for hierarchy \"unidad_logica:PRUEBA\|correr_izquierda:LShift\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "LShift" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 unidad_logica:PRUEBA\|mux6:Mux " "Elaborating entity \"mux6\" for hierarchy \"unidad_logica:PRUEBA\|mux6:Mux\"" {  } { { "OperacionesLogicas/unidad_logica.sv" "Mux" { Text "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/OperacionesLogicas/unidad_logica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585257137974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1585257138042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1585257138079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585257138119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 15:12:18 2020 " "Processing ended: Thu Mar 26 15:12:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585257138119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585257138119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585257138119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585257138119 ""}
