{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1724235541383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1724235541399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 07:19:01 2024 " "Processing started: Wed Aug 21 07:19:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1724235541399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1724235541399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1724235541399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1724235541680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felli/repositorio github/vhdldoc/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/felli/repositorio github/vhdldoc/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-comportamento " "Found design unit 1: Decodificador-comportamento" {  } { { "../Decodificador.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Decodificador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "../Decodificador.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement Timer.vhd(69) " "VHDL syntax error at Timer.vhd(69) near text \"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(70) " "VHDL syntax error at Timer.vhd(70) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(73) " "VHDL syntax error at Timer.vhd(73) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(76) " "VHDL syntax error at Timer.vhd(76) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(79) " "VHDL syntax error at Timer.vhd(79) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(82) " "VHDL syntax error at Timer.vhd(82) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(85) " "VHDL syntax error at Timer.vhd(85) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(88) " "VHDL syntax error at Timer.vhd(88) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(91) " "VHDL syntax error at Timer.vhd(91) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(94) " "VHDL syntax error at Timer.vhd(94) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(97) " "VHDL syntax error at Timer.vhd(97) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" Timer.vhd(100) " "VHDL syntax error at Timer.vhd(100) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Timer.vhd(103) " "VHDL syntax error at Timer.vhd(103) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../Timer.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/Timer.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/felli/repositorio github/vhdldoc/timer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/felli/repositorio github/vhdldoc/timer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_tb-sim " "Found design unit 1: Timer_tb-sim" {  } { { "Timer_tb.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/timer/Timer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_tb " "Found entity 1: Timer_tb" {  } { { "Timer_tb.vhd" "" { Text "C:/Users/felli/Repositorio GitHub/VHDLDoc/timer/Timer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724235541961 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1724235542070 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 21 07:19:02 2024 " "Processing ended: Wed Aug 21 07:19:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1724235542070 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1724235542070 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1724235542070 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724235542070 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus II Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724235542649 ""}
