{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644005001502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005001517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:03:21 2022 " "Processing started: Fri Feb 04 15:03:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005001517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005001517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005001517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644005001880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644005001880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32add-add32_type0 " "Found design unit 1: int32add-add32_type0" {  } { { "int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32add.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010553 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32add " "Found entity 1: int32add" {  } { { "int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32add.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32mult-mult32_type0 " "Found design unit 1: int32mult-mult32_type0" {  } { { "int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32mult.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32mult " "Found entity 1: int32mult" {  } { { "int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32mult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32add-tb " "Found design unit 1: testbench_int32add-tb" {  } { { "testbench_int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32add " "Found entity 1: testbench_int32add" {  } { { "testbench_int32add.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32mult-tb " "Found design unit 1: testbench_int32mult-tb" {  } { { "testbench_int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32mult.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32mult " "Found entity 1: testbench_int32mult" {  } { { "testbench_int32mult.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32mult.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int32dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int32dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int32dualportRAM-dpRAM " "Found design unit 1: int32dualportRAM-dpRAM" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""} { "Info" "ISGN_ENTITY_NAME" "1 int32dualportRAM " "Found entity 1: int32dualportRAM" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_int32dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_int32dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_int32dualportRAM-tb " "Found design unit 1: testbench_int32dualportRAM-tb" {  } { { "testbench_int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_int32dualportRAM " "Found entity 1: testbench_int32dualportRAM" {  } { { "testbench_int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqsolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eqsolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eqSolver-calc_circuit " "Found design unit 1: eqSolver-calc_circuit" {  } { { "eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/eqSolver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""} { "Info" "ISGN_ENTITY_NAME" "1 eqSolver " "Found entity 1: eqSolver" {  } { { "eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/eqSolver.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_eqsolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_eqsolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_eqSolver-tb " "Found design unit 1: testbench_eqSolver-tb" {  } { { "testbench_eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_eqSolver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_eqSolver " "Found entity 1: testbench_eqSolver" {  } { { "testbench_eqSolver.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_eqSolver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex1-hls " "Found design unit 1: ex1-hls" {  } { { "ex1.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex2-hls " "Found design unit 1: ex2-hls" {  } { { "ex2.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex3-hls " "Found design unit 1: ex3-hls" {  } { { "ex3.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex3 " "Found entity 1: ex3" {  } { { "ex3.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex4-hls " "Found design unit 1: ex4-hls" {  } { { "ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex4 " "Found entity 1: ex4" {  } { { "ex4.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_cse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex4_cse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex4_cse-hls " "Found design unit 1: ex4_cse-hls" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex4_cse " "Found entity 1: ex4_cse" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644005010616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex4_cse " "Elaborating entity \"ex4_cse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644005010647 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we_A ex4_cse.vhd(43) " "VHDL Signal Declaration warning at ex4_cse.vhd(43): used implicit default value for signal \"we_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we_W ex4_cse.vhd(43) " "VHDL Signal Declaration warning at ex4_cse.vhd(43): used implicit default value for signal \"we_W\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aw_A ex4_cse.vhd(44) " "VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal \"aw_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aw_W ex4_cse.vhd(44) " "VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal \"aw_W\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ar_C ex4_cse.vhd(44) " "VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal \"ar_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "din_A ex4_cse.vhd(45) " "VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal \"din_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "din_W ex4_cse.vhd(45) " "VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal \"din_W\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "din_C ex4_cse.vhd(45) " "VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal \"din_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_C ex4_cse.vhd(45) " "Verilog HDL or VHDL warning at ex4_cse.vhd(45): object \"dout_C\" assigned a value but never read" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r12 ex4_cse.vhd(46) " "Verilog HDL or VHDL warning at ex4_cse.vhd(46): object \"r12\" assigned a value but never read" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r23 ex4_cse.vhd(46) " "Verilog HDL or VHDL warning at ex4_cse.vhd(46): object \"r23\" assigned a value but never read" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r34 ex4_cse.vhd(46) " "Verilog HDL or VHDL warning at ex4_cse.vhd(46): object \"r34\" assigned a value but never read" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r43 ex4_cse.vhd(46) " "Verilog HDL or VHDL warning at ex4_cse.vhd(46): object \"r43\" assigned a value but never read" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[0\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[0\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[1\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[1\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[2\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[2\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[3\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[3\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[4\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[4\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[5\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[5\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[6\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[6\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[7\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[7\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[8\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[8\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[9\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[9\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[10\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[10\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[11\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[11\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[12\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[12\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[13\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[13\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[14\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[14\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[15\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[15\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[16\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[16\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[17\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[17\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[18\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[18\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[19\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[19\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[20\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[20\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[21\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[21\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[22\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[22\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[23\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[23\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[24\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[24\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[25\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[25\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[26\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[26\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[27\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[27\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[28\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[28\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[29\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[29\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[30\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[30\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r37\[31\] ex4_cse.vhd(140) " "Inferred latch for \"r37\[31\]\" at ex4_cse.vhd(140)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[0\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[0\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[1\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[1\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[2\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[2\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[3\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[3\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[4\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[4\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[5\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[5\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[6\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[6\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[7\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[7\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[8\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[8\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[9\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[9\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[10\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[10\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[11\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[11\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[12\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[12\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[13\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[13\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[14\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[14\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[15\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[15\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[16\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[16\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[17\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[17\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[18\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[18\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[19\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[19\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[20\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[20\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[21\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[21\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[22\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[22\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[23\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[23\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[24\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[24\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[25\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[25\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[26\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[26\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[27\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[27\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[28\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[28\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[29\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[29\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[30\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[30\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[31\] ex4_cse.vhd(139) " "Inferred latch for \"r26\[31\]\" at ex4_cse.vhd(139)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[0\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[0\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[1\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[1\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[2\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[2\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[3\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[3\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[4\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[4\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[5\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[5\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[6\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[6\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[7\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[7\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[8\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[8\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[9\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[9\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[10\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[10\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[11\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[11\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[12\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[12\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[13\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[13\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[14\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[14\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[15\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[15\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[16\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[16\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[17\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[17\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[18\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[18\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[19\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[19\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[20\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[20\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[21\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[21\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[22\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[22\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[23\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[23\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[24\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[24\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[25\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[25\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[26\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[26\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[27\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[27\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[28\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[28\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[29\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[29\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[30\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[30\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_1\[31\] ex4_cse.vhd(137) " "Inferred latch for \"iM2_1\[31\]\" at ex4_cse.vhd(137)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[0\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[0\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[1\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[1\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[2\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[2\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[3\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[3\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[4\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[4\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[5\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[5\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[6\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[6\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[7\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[7\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[8\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[8\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[9\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[9\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[10\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[10\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[11\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[11\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[12\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[12\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[13\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[13\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[14\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[14\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[15\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[15\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[16\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[16\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[17\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[17\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[18\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[18\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[19\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[19\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[20\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[20\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[21\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[21\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[22\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[22\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[23\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[23\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[24\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[24\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[25\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[25\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[26\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[26\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[27\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[27\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[28\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[28\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[29\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[29\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[30\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[30\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM2_0\[31\] ex4_cse.vhd(135) " "Inferred latch for \"iM2_0\[31\]\" at ex4_cse.vhd(135)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[0\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[0\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[1\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[1\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[2\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[2\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[3\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[3\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[4\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[4\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[5\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[5\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[6\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[6\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[7\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[7\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[8\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[8\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[9\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[9\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[10\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[10\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[11\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[11\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[12\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[12\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[13\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[13\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[14\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[14\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[15\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[15\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[16\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[16\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[17\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[17\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[18\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[18\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[19\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[19\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[20\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[20\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[21\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[21\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[22\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[22\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[23\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[23\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[24\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[24\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[25\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[25\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[26\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[26\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[27\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[27\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[28\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[28\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[29\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[29\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[30\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[30\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r38\[31\] ex4_cse.vhd(134) " "Inferred latch for \"r38\[31\]\" at ex4_cse.vhd(134)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[0\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[0\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[1\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[1\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[2\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[2\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[3\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[3\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[4\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[4\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[5\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[5\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[6\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[6\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[7\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[7\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[8\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[8\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[9\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[9\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[10\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[10\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[11\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[11\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[12\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[12\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[13\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[13\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[14\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[14\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[15\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[15\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[16\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[16\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[17\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[17\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[18\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[18\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[19\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[19\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[20\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[20\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[21\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[21\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[22\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[22\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[23\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[23\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[24\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[24\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[25\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[25\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[26\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[26\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[27\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[27\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[28\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[28\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[29\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[29\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[30\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[30\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[31\] ex4_cse.vhd(133) " "Inferred latch for \"r27\[31\]\" at ex4_cse.vhd(133)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[0\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[0\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[1\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[1\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[2\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[2\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[3\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[3\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[4\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[4\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[5\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[5\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[6\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[6\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[7\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[7\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[8\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[8\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[9\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[9\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[10\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[10\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[11\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[11\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[12\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[12\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[13\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[13\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[14\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[14\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[15\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[15\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[16\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[16\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[17\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[17\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[18\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[18\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[19\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[19\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[20\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[20\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[21\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[21\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[22\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[22\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[23\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[23\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[24\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[24\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[25\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[25\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[26\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[26\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[27\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[27\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010662 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[28\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[28\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[29\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[29\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[30\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[30\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[31\] ex4_cse.vhd(132) " "Inferred latch for \"r16\[31\]\" at ex4_cse.vhd(132)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[0\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[1\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[2\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[3\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[4\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[5\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[6\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[7\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[8\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[8\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[9\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[9\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[10\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[10\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[11\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[11\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[12\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[12\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[13\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[13\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[14\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[14\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[15\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[15\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[16\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[16\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[17\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[17\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[18\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[18\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[19\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[19\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[20\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[20\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[21\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[21\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[22\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[22\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[23\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[23\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[24\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[24\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[25\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[25\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[26\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[26\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[27\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[27\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[28\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[28\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[29\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[29\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[30\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[30\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[31\] ex4_cse.vhd(131) " "Inferred latch for \"r15\[31\]\" at ex4_cse.vhd(131)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[0\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[0\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[1\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[1\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[2\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[2\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[3\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[3\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[4\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[4\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[5\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[5\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[6\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[6\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[7\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[7\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[8\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[8\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[9\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[9\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[10\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[10\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[11\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[11\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[12\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[12\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[13\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[13\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[14\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[14\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[15\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[15\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[16\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[16\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[17\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[17\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[18\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[18\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[19\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[19\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[20\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[20\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[21\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[21\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[22\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[22\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[23\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[23\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[24\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[24\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[25\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[25\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[26\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[26\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[27\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[27\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[28\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[28\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[29\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[29\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[30\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[30\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_1\[31\] ex4_cse.vhd(127) " "Inferred latch for \"iM1_1\[31\]\" at ex4_cse.vhd(127)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[0\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[0\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[1\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[1\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[2\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[2\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[3\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[3\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[4\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[4\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[5\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[5\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[6\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[6\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[7\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[7\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[8\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[8\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[9\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[9\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[10\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[10\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[11\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[11\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[12\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[12\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[13\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[13\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[14\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[14\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[15\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[15\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[16\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[16\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[17\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[17\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[18\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[18\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[19\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[19\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[20\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[20\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[21\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[21\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[22\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[22\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[23\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[23\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[24\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[24\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[25\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[25\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[26\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[26\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[27\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[27\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[28\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[28\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[29\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[29\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[30\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[30\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM1_0\[31\] ex4_cse.vhd(123) " "Inferred latch for \"iM1_0\[31\]\" at ex4_cse.vhd(123)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[0\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[0\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[1\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[1\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[2\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[2\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[3\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[3\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[4\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[4\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[5\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[5\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[6\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[6\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[7\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[7\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[8\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[8\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[9\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[9\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[10\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[10\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[11\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[11\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[12\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[12\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[13\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[13\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[14\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[14\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[15\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[15\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[16\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[16\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[17\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[17\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[18\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[18\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[19\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[19\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[20\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[20\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[21\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[21\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[22\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[22\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[23\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[23\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[24\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[24\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[25\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[25\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[26\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[26\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[27\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[27\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[28\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[28\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[29\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[29\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[30\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[30\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r42\[31\] ex4_cse.vhd(122) " "Inferred latch for \"r42\[31\]\" at ex4_cse.vhd(122)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[0\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[0\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[1\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[1\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[2\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[2\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[3\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[3\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[4\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[4\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[5\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[5\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[6\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[6\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[7\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[7\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[8\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[8\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[9\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[9\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[10\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[10\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[11\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[11\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[12\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[12\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[13\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[13\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[14\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[14\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[15\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[15\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[16\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[16\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[17\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[17\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[18\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[18\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[19\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[19\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[20\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[20\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[21\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[21\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[22\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[22\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[23\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[23\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[24\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[24\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[25\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[25\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[26\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[26\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[27\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[27\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[28\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[28\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[29\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[29\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[30\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[30\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r31\[31\] ex4_cse.vhd(121) " "Inferred latch for \"r31\[31\]\" at ex4_cse.vhd(121)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[0\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[0\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[1\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[1\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[2\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[2\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[3\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[3\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[4\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[4\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[5\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[5\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[6\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[6\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[7\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[7\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[8\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[8\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[9\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[9\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[10\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[10\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[11\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[11\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[12\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[12\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[13\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[13\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[14\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[14\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[15\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[15\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[16\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[16\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[17\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[17\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[18\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[18\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[19\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[19\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[20\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[20\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[21\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[21\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[22\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[22\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[23\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[23\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[24\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[24\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[25\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[25\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[26\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[26\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[27\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[27\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[28\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[28\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[29\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[29\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[30\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[30\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[31\] ex4_cse.vhd(120) " "Inferred latch for \"r20\[31\]\" at ex4_cse.vhd(120)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[0\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[1\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[2\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[3\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[4\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[5\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[6\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[7\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[8\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[8\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[9\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[9\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[10\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[10\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[11\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[11\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[12\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[12\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[13\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[13\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[14\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[14\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[15\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[15\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[16\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[16\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[17\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[17\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[18\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[18\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[19\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[19\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[20\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[20\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[21\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[21\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[22\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[22\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[23\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[23\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[24\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[24\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[25\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[25\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[26\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[26\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[27\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[27\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[28\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[28\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[29\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[29\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[30\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[30\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[31\] ex4_cse.vhd(119) " "Inferred latch for \"r9\[31\]\" at ex4_cse.vhd(119)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[0\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[1\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[2\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[3\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[4\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[5\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[6\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[7\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[8\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[8\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[9\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[9\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[10\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[10\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[11\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[11\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[12\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[12\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[13\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[13\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[14\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[14\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[15\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[15\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[16\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[16\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[17\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[17\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[18\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[18\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[19\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[19\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[20\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[20\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[21\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[21\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[22\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[22\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[23\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[23\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[24\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[24\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[25\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[25\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[26\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[26\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[27\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[27\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[28\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[28\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[29\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[29\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[30\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[30\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[31\] ex4_cse.vhd(118) " "Inferred latch for \"r5\[31\]\" at ex4_cse.vhd(118)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[0\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[1\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[2\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[3\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[4\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[5\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[6\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[7\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[8\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[8\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[9\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[9\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[10\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[10\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[11\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[11\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[12\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[12\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[13\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[13\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[14\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[14\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[15\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[15\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[16\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[16\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[17\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[17\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[18\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[18\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[19\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[19\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[20\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[20\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[21\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[21\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[22\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[22\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[23\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[23\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[24\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[24\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[25\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[25\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[26\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[26\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[27\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[27\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[28\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[28\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[29\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[29\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[30\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[30\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[31\] ex4_cse.vhd(117) " "Inferred latch for \"r4\[31\]\" at ex4_cse.vhd(117)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[0\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[0\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[1\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[1\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[2\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[2\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[3\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[3\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[4\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[4\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[5\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[5\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[6\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[6\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[7\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[7\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[8\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[8\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[9\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[9\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[10\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[10\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[11\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[11\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[12\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[12\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[13\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[13\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[14\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[14\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[15\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[15\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[16\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[16\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[17\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[17\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[18\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[18\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[19\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[19\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[20\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[20\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[21\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[21\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[22\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[22\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[23\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[23\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[24\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[24\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[25\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[25\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[26\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[26\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[27\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[27\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[28\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[28\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[29\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[29\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[30\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[30\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_1\[31\] ex4_cse.vhd(111) " "Inferred latch for \"iM0_1\[31\]\" at ex4_cse.vhd(111)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[0\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[0\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[1\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[1\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[2\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[2\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[3\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[3\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[4\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[4\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[5\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[5\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[6\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[6\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[7\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[7\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[8\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[8\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[9\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[9\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[10\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[10\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[11\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[11\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[12\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[12\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[13\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[13\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[14\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[14\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[15\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[15\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[16\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[16\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[17\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[17\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[18\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[18\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[19\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[19\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[20\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[20\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[21\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[21\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[22\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[22\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[23\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[23\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[24\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[24\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[25\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[25\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[26\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[26\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[27\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[27\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[28\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[28\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[29\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[29\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[30\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[30\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iM0_0\[31\] ex4_cse.vhd(105) " "Inferred latch for \"iM0_0\[31\]\" at ex4_cse.vhd(105)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[0\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[0\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[1\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[1\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[2\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[2\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[3\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[3\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[4\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[4\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[5\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[5\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[6\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[6\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[7\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[7\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[8\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[8\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[9\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[9\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[10\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[10\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[11\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[11\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[12\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[12\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[13\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[13\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[14\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[14\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[15\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[15\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[16\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[16\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[17\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[17\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[18\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[18\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[19\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[19\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[20\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[20\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[21\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[21\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[22\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[22\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[23\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[23\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[24\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[24\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[25\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[25\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[26\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[26\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[27\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[27\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[28\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[28\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[29\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[29\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[30\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[30\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r41\[31\] ex4_cse.vhd(102) " "Inferred latch for \"r41\[31\]\" at ex4_cse.vhd(102)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[0\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[0\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[1\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[1\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[2\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[2\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[3\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[3\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[4\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[4\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[5\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[5\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[6\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[6\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[7\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[7\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[8\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[8\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[9\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[9\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[10\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[10\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[11\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[11\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[12\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[12\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[13\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[13\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[14\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[14\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[15\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[15\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[16\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[16\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[17\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[17\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[18\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[18\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[19\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[19\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[20\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[20\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[21\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[21\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[22\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[22\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[23\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[23\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[24\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[24\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[25\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[25\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[26\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[26\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[27\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[27\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[28\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[28\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[29\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[29\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[30\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[30\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r30\[31\] ex4_cse.vhd(101) " "Inferred latch for \"r30\[31\]\" at ex4_cse.vhd(101)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[0\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[0\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[1\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[1\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[2\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[2\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[3\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[3\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[4\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[4\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[5\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[5\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[6\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[6\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[7\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[7\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[8\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[8\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[9\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[9\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[10\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[10\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[11\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[11\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[12\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[12\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[13\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[13\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[14\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[14\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[15\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[15\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[16\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[16\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[17\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[17\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[18\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[18\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[19\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[19\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[20\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[20\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[21\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[21\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[22\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[22\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[23\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[23\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[24\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[24\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[25\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[25\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[26\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[26\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[27\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[27\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[28\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[28\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[29\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[29\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[30\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[30\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[31\] ex4_cse.vhd(100) " "Inferred latch for \"r19\[31\]\" at ex4_cse.vhd(100)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[0\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[0\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[1\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[1\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[2\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[2\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[3\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[3\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[4\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[4\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[5\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[5\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[6\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[6\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[7\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[7\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[8\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[8\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[9\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[9\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[10\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[10\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[11\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[11\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[12\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[12\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[13\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[13\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[14\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[14\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[15\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[15\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[16\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[16\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[17\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[17\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[18\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[18\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[19\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[19\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[20\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[20\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[21\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[21\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[22\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[22\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[23\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[23\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[24\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[24\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[25\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[25\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[26\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[26\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[27\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[27\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[28\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[28\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[29\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[29\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[30\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[30\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_1\[31\] ex4_cse.vhd(97) " "Inferred latch for \"iA1_1\[31\]\" at ex4_cse.vhd(97)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[0\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[0\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[1\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[1\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[2\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[2\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[3\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[3\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[4\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[4\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[5\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[5\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[6\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[6\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[7\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[7\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[8\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[8\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[9\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[9\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[10\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[10\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[11\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[11\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[12\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[12\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[13\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[13\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[14\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[14\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[15\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[15\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[16\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[16\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[17\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[17\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[18\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[18\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[19\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[19\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[20\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[20\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[21\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[21\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[22\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[22\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[23\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[23\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[24\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[24\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[25\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[25\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[26\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[26\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[27\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[27\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[28\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[28\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[29\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[29\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[30\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[30\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA1_0\[31\] ex4_cse.vhd(94) " "Inferred latch for \"iA1_0\[31\]\" at ex4_cse.vhd(94)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[0\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[1\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[2\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[3\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[4\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[5\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[6\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[7\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[8\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[8\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[9\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[9\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[10\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[10\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[11\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[11\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[12\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[12\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[13\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[13\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[14\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[14\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[15\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[15\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[16\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[16\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[17\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[17\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[18\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[18\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[19\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[19\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[20\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[20\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[21\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[21\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[22\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[22\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[23\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[23\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[24\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[24\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[25\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[25\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[26\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[26\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[27\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[27\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[28\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[28\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[29\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[29\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[30\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[30\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[31\] ex4_cse.vhd(89) " "Inferred latch for \"r8\[31\]\" at ex4_cse.vhd(89)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[0\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[0\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[1\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[1\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[2\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[2\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[3\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[3\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[4\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[4\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[5\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[5\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[6\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[6\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[7\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[7\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[8\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[8\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[9\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[9\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[10\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[10\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[11\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[11\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[12\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[12\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[13\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[13\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[14\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[14\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[15\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[15\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[16\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[16\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[17\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[17\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[18\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[18\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[19\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[19\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[20\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[20\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[21\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[21\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[22\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[22\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[23\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[23\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[24\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[24\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[25\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[25\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[26\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[26\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[27\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[27\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[28\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[28\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[29\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[29\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[30\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[30\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_1\[31\] ex4_cse.vhd(84) " "Inferred latch for \"iA0_1\[31\]\" at ex4_cse.vhd(84)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[0\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[0\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[1\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[1\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[2\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[2\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[3\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[3\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[4\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[4\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[5\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[5\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[6\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[6\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[7\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[7\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[8\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[8\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[9\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[9\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[10\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[10\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[11\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[11\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[12\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[12\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[13\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[13\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[14\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[14\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[15\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[15\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[16\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[16\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[17\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[17\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[18\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[18\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[19\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[19\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[20\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[20\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[21\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[21\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[22\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[22\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010678 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[23\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[23\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[24\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[24\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[25\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[25\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[26\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[26\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[27\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[27\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[28\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[28\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[29\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[29\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[30\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[30\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iA0_0\[31\] ex4_cse.vhd(79) " "Inferred latch for \"iA0_0\[31\]\" at ex4_cse.vhd(79)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[0\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[1\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[2\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[3\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[4\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[5\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[6\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[7\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[8\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[8\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[9\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[9\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[10\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[10\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[11\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[11\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[12\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[12\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[13\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[13\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[14\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[14\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[15\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[15\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[16\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[16\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[17\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[17\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[18\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[18\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[19\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[19\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[20\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[20\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[21\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[21\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[22\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[22\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[23\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[23\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[24\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[24\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[25\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[25\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[26\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[26\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[27\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[27\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[28\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[28\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[29\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[29\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[30\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[30\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[31\] ex4_cse.vhd(74) " "Inferred latch for \"r7\[31\]\" at ex4_cse.vhd(74)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[0\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[1\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[2\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[3\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[4\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[5\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[6\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[7\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[8\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[8\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[9\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[9\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[10\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[10\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[11\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[11\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[12\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[12\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[13\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[13\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[14\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[14\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[15\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[15\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[16\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[16\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[17\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[17\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[18\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[18\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[19\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[19\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[20\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[20\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[21\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[21\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[22\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[22\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[23\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[23\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[24\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[24\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[25\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[25\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[26\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[26\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[27\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[27\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[28\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[28\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[29\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[29\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[30\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[30\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[31\] ex4_cse.vhd(73) " "Inferred latch for \"r3\[31\]\" at ex4_cse.vhd(73)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[0\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[1\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[2\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[3\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[4\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[5\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[6\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[7\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[8\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[8\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[9\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[9\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[10\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[10\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[11\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[11\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[12\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[12\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[13\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[13\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[14\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[14\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[15\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[15\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[16\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[16\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[17\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[17\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[18\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[18\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[19\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[19\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[20\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[20\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[21\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[21\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[22\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[22\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[23\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[23\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[24\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[24\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[25\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[25\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[26\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[26\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[27\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[27\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[28\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[28\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[29\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[29\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[30\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[30\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[31\] ex4_cse.vhd(72) " "Inferred latch for \"r1\[31\]\" at ex4_cse.vhd(72)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[0\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[0\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[1\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[1\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[2\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[2\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[3\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[3\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[4\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[4\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[5\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[5\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[6\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[6\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[7\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[7\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[8\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[8\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[9\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[9\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[10\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[10\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[11\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[11\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[12\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[12\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[13\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[13\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[14\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[14\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[15\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[15\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[16\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[16\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[17\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[17\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[18\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[18\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[19\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[19\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[20\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[20\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[21\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[21\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[22\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[22\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[23\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[23\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[24\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[24\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[25\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[25\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[26\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[26\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[27\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[27\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[28\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[28\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[29\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[29\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[30\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[30\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r39\[31\] ex4_cse.vhd(69) " "Inferred latch for \"r39\[31\]\" at ex4_cse.vhd(69)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[0\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[0\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[1\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[1\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[2\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[2\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[3\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[3\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[4\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[4\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[5\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[5\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[6\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[6\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[7\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[7\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[8\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[8\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[9\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[9\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[10\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[10\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[11\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[11\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[12\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[12\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[13\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[13\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[14\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[14\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[15\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[15\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[16\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[16\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[17\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[17\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[18\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[18\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[19\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[19\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[20\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[20\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[21\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[21\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[22\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[22\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[23\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[23\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[24\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[24\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[25\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[25\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[26\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[26\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[27\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[27\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[28\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[28\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[29\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[29\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[30\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[30\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r28\[31\] ex4_cse.vhd(68) " "Inferred latch for \"r28\[31\]\" at ex4_cse.vhd(68)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[0\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[0\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[1\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[1\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[2\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[2\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[3\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[3\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[4\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[4\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[5\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[5\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[6\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[6\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[7\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[7\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[8\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[8\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[9\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[9\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[10\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[10\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[11\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[11\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[12\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[12\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[13\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[13\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[14\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[14\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[15\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[15\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[16\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[16\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[17\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[17\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[18\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[18\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[19\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[19\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[20\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[20\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[21\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[21\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[22\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[22\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[23\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[23\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[24\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[24\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[25\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[25\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[26\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[26\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[27\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[27\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[28\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[28\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[29\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[29\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[30\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[30\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[31\] ex4_cse.vhd(67) " "Inferred latch for \"r17\[31\]\" at ex4_cse.vhd(67)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[0\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[1\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[2\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[3\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[4\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[5\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[6\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[7\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[8\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[8\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[9\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[9\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[10\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[10\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[11\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[11\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[12\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[12\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[13\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[13\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[14\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[14\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[15\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[15\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[16\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[16\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[17\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[17\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[18\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[18\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[19\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[19\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[20\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[20\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[21\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[21\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[22\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[22\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[23\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[23\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[24\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[24\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[25\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[25\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[26\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[26\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[27\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[27\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[28\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[28\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[29\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[29\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[30\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[30\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[31\] ex4_cse.vhd(66) " "Inferred latch for \"r6\[31\]\" at ex4_cse.vhd(66)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[0\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[1\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[2\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[3\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[4\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[5\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[6\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[7\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[8\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[8\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[9\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[9\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[10\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[10\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[11\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[11\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[12\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[12\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[13\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[13\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[14\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[14\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[15\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[15\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[16\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[16\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[17\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[17\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[18\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[18\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[19\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[19\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[20\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[20\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[21\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[21\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[22\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[22\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[23\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[23\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[24\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[24\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[25\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[25\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[26\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[26\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[27\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[27\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[28\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[28\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[29\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[29\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[30\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[30\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[31\] ex4_cse.vhd(65) " "Inferred latch for \"r2\[31\]\" at ex4_cse.vhd(65)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[0\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[1\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[2\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[3\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[4\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[5\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[6\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[7\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[8\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[8\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[9\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[9\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[10\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[10\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[11\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[11\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[12\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[12\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[13\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[13\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[14\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[14\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[15\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[15\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[16\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[16\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[17\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[17\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[18\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[18\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[19\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[19\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[20\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[20\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[21\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[21\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[22\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[22\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[23\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[23\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[24\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[24\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[25\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[25\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[26\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[26\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[27\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[27\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[28\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[28\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[29\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[29\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[30\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[30\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[31\] ex4_cse.vhd(64) " "Inferred latch for \"r0\[31\]\" at ex4_cse.vhd(64)" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex4_cse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int32dualportRAM int32dualportRAM:A " "Elaborating entity \"int32dualportRAM\" for hierarchy \"int32dualportRAM:A\"" {  } { { "ex4_cse.vhd" "A" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "int32dualportRAM.vhd(34) " "VHDL warning at int32dualportRAM.vhd(34): constant value overflow" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd" 34 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex1|int32dualportRAM:mem"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "int32dualportRAM.vhd(34) " "VHDL Subtype or Type Declaration warning at int32dualportRAM.vhd(34): subtype or type has null range" {  } { { "int32dualportRAM.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd" 34 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 "|ex1|int32dualportRAM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int32add int32add:A0 " "Elaborating entity \"int32add\" for hierarchy \"int32add:A0\"" {  } { { "ex4_cse.vhd" "A0" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644005010694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int32mult int32mult:M0 " "Elaborating entity \"int32mult\" for hierarchy \"int32mult:M0\"" {  } { { "ex4_cse.vhd" "M0" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644005010709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] VCC " "Pin \"q\[0\]\" is stuck at VCC" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] GND " "Pin \"q\[23\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[24\] GND " "Pin \"q\[24\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[25\] GND " "Pin \"q\[25\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[26\] GND " "Pin \"q\[26\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[27\] GND " "Pin \"q\[27\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[28\] GND " "Pin \"q\[28\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[29\] GND " "Pin \"q\[29\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[30\] GND " "Pin \"q\[30\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[31\] GND " "Pin \"q\[31\]\" is stuck at GND" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644005011097 "|ex4_cse|q[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644005011097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644005011237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644005011237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ex4_cse.vhd" "" { Text "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644005011269 "|ex4_cse|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644005011269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644005011269 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644005011269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644005011269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005011315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:03:31 2022 " "Processing ended: Fri Feb 04 15:03:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005011315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005011315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005011315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644005011315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644005012492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005012492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:03:32 2022 " "Processing started: Fri Feb 04 15:03:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005012492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644005012492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644005012492 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644005012570 ""}
{ "Info" "0" "" "Project  = assignment1" {  } {  } 0 0 "Project  = assignment1" 0 0 "Fitter" 0 0 1644005012570 ""}
{ "Info" "0" "" "Revision = assignment1" {  } {  } 0 0 "Revision = assignment1" 0 0 "Fitter" 0 0 1644005012570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644005012711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644005012711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "assignment1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"assignment1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644005012711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644005012757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644005012757 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644005013106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644005013121 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644005013231 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1644005013434 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1644005022213 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005022308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644005022310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1644005022311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644005022311 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005022327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment1.sdc " "Synopsys Design Constraints File file not found: 'assignment1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644005026668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644005026669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1644005026669 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1644005026669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644005026670 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1644005026670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644005026670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644005026672 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1644005026714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005029136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644005031121 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644005031488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005031488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644005032512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644005035405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644005035405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644005035607 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1644005035607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644005035607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005035612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644005037031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644005037067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644005037446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644005037447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644005037783 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644005040431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/output_files/assignment1.fit.smsg " "Generated suppressed messages file C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/output_files/assignment1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644005040721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7787 " "Peak virtual memory: 7787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005041180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:04:01 2022 " "Processing ended: Fri Feb 04 15:04:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005041180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005041180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005041180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644005041180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644005042263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005042279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:04:02 2022 " "Processing started: Fri Feb 04 15:04:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005042279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644005042279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644005042279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1644005042956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644005047689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005048041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:04:08 2022 " "Processing ended: Fri Feb 04 15:04:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005048041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005048041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005048041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644005048041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644005048641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644005049089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005049095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:04:08 2022 " "Processing started: Fri Feb 04 15:04:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005049095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644005049095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta assignment1 -c assignment1 " "Command: quartus_sta assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644005049095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1644005049166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644005049729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644005049729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005049770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005049770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment1.sdc " "Synopsys Design Constraints File file not found: 'assignment1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1644005050268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005050269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1644005050269 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1644005050269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644005050270 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644005050270 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644005050270 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1644005050280 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644005050282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005050301 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644005050304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644005050334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644005051011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005051047 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1644005051047 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1644005051047 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644005051047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051060 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644005051066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644005051204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644005051760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005051801 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1644005051801 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1644005051802 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644005051802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644005051823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644005051972 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1644005051972 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1644005051972 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644005051973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644005051989 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644005053470 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644005053470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005053514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:04:13 2022 " "Processing ended: Fri Feb 04 15:04:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005053514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005053514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005053514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644005053514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1644005054545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005054551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:04:14 2022 " "Processing started: Fri Feb 04 15:04:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005054551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644005054551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644005054551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1644005055332 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1644005055358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "assignment1.vho C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/simulation/modelsim/ simulation " "Generated file assignment1.vho in folder \"C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644005055488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005055547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:04:15 2022 " "Processing ended: Fri Feb 04 15:04:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005055547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005055547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005055547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644005055547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644005056143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644005078217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644005078232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:04:38 2022 " "Processing started: Fri Feb 04 15:04:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644005078232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644005078232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp assignment1 -c assignment1 --netlist_type=sgate " "Command: quartus_npp assignment1 -c assignment1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644005078232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1644005078351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644005078491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:04:38 2022 " "Processing ended: Fri Feb 04 15:04:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644005078491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644005078491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644005078491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644005078491 ""}
