// Seed: 2551113307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  int id_7 (
      .id_0(id_4),
      .id_1(1),
      .id_2(id_2)
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2[1 : 1'b0];
  module_0(
      id_3, id_1, id_1, id_1, id_1, id_1
  );
endmodule
