<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/drivers/storage/floppy/hardware.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_283433fb0e3adc3d407d1e24f0718b0e.html">drivers</a></li><li class="navelem"><a class="el" href="dir_a5ede9f5ef68a5bfc838aab10deaf0a5.html">storage</a></li><li class="navelem"><a class="el" href="dir_2217d9bd9e3881e5b24aadadd77a218e.html">floppy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hardware.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  ReactOS Floppy Driver</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  Copyright (C) 2004, Vizzini (vizzini@plasmic.com)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  This program is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  (at your option) any later version.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  GNU General Public License for more details.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  You should have received a copy of the GNU General Public License along</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * PROJECT:         ReactOS Floppy Driver</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * FILE:            hardware.h</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * PURPOSE:         Header for FDC control routines</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * PROGRAMMER:      Vizzini (vizzini@plasmic.com)</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * REVISIONS:</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *                  15-Feb-2004 vizzini - Created</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * NOTES:</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *     - Baesd on http://www.nondot.org/sabre/os/files/Disk/FLOPPY.TXT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *     - Some information taken from Intel 82077AA data sheet (order #290166-007)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *     - Some definitions are PS/2-Specific; others include the original NEC PD765</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *     - Other information gathered from the comments in the NT 3.5 floppy driver</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * TODO:</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *     - Convert these numbers to 100% absolute values; eliminate bit positions</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *       in favor of shifts or bitfields</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define FLOPPY_DEFAULT_IRQ              0x6</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define FDC_PORT_BYTES                  0x8</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Register offsets from base address (usually 0x3f8)  */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define STATUS_REGISTER_A               0x0 </span><span class="comment">/* Read; PS/2 Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define STATUS_REGISTER_B               0x1 </span><span class="comment">/* Read; PS/2 Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DIGITAL_OUTPUT_REGISTER         0x2 </span><span class="comment">/* Read/Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define TAPE_DRIVE_REGISTER             0x3 </span><span class="comment">/* Read/Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define MAIN_STATUS_REGISTER            0x4 </span><span class="comment">/* Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DATA_RATE_SELECT_REGISTER       0x4 </span><span class="comment">/* Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define FIFO                            0x5 </span><span class="comment">/* Read/Write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RESERVED_REGISTER               0x6 </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DIGITAL_INPUT_REGISTER          0x7 </span><span class="comment">/* Read; PS/2 Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CONFIGURATION_CONTROL_REGISTER  0x7 </span><span class="comment">/* Write; PS/2 Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* STATUS_REGISTER_A */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DSRA_DIRECTION                  0x1</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DSRA_WRITE_PROTECT              0x2</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DSRA_INDEX                      0x4</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DSRA_HEAD_1_SELECT              0x8</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DSRA_TRACK_0                    0x10</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DSRA_STEP                       0x20</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DSRA_SECOND_DRIVE_INSTALLED     0x40</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DSRA_INTERRUPT_PENDING          0x80</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* STATUS_REGISTER_B */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DSRB_MOTOR_ENABLE_0             0x1</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DSRB_MOTOR_ENABLE_1             0x2</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DSRB_WRITE_ENABLE               0x4</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DSRB_READ_DATA                  0x8</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DSRB_WRITE_DATA                 0x10</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DSRB_DRIVE_SELECT               0x20</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* DIGITAL_OUTPUT_REGISTER */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_DRIVE_SELECT         0x3 </span><span class="comment">/* Covers 2 bits, defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DOR_FDC_ENABLE                  0x4 </span><span class="comment">/* from the website */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DOR_RESET                       0x4 </span><span class="comment">/* from the Intel guide; 0 = resetting, 1 = enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DOR_DMA_IO_INTERFACE_ENABLE     0x8 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_MOTOR_ON_A           0x10</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_MOTOR_ON_B           0x20</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_MOTOR_ON_C           0x40 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_MOTOR_ON_D           0x80 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* DOR_FLOPPY_DRIVE_SELECT */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_DRIVE_SELECT_A       0x0</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_DRIVE_SELECT_B       0x1</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_DRIVE_SELECT_C       0x2 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DOR_FLOPPY_DRIVE_SELECT_D       0x3 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* MAIN_STATUS_REGISTER */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define MSR_FLOPPY_BUSY_0               0x1</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define MSR_FLOPPY_BUSY_1               0x2</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define MSR_FLOPPY_BUSY_2               0x4 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define MSR_FLOPPY_BUSY_3               0x8 </span><span class="comment">/* Reserved on PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define MSR_READ_WRITE_IN_PROGRESS      0x10</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define MSR_NON_DMA_MODE                0x20</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define MSR_IO_DIRECTION                0x40 </span><span class="comment">/* Determines meaning of Command Status Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define MSR_DATA_REG_READY_FOR_IO       0x80</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* DATA_RATE_SELECT_REGISTER */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DRSR_DSEL                       0x3 </span><span class="comment">/* covers two bits as defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DRSR_PRECOMP                    0x1c </span><span class="comment">/* covers three bits as defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DRSR_MBZ                        0x20</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DRSR_POWER_DOWN                 0x40</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DRSR_SW_RESET                   0x80</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* DRSR_DSEL */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DRSR_DSEL_500KBPS               0x0</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DRSR_DSEL_300KBPS               0x1</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DRSR_DSEL_250KBPS               0x2</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DRSR_DSEL_1MBPS                 0x3</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* STATUS_REGISTER_0 */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SR0_UNIT_SELECTED_AT_INTERRUPT  0x3 </span><span class="comment">/* Covers two bits as defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SR0_HEAD_NUMBER_AT_INTERRUPT    0x4 </span><span class="comment">/* Values defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SR0_NOT_READY_ON_READ_WRITE     0x8 </span><span class="comment">/* Unused in PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SR0_SS_ACCESS_TO_HEAD_1         0x8 </span><span class="comment">/* Unused in PS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SR0_EQUIPMENT_CHECK             0x10</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SR0_SEEK_COMPLETE               0x20</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SR0_LAST_COMMAND_STATUS         0xC0 </span><span class="comment">/* Covers two bits as defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* SR0_UNIT_SELECTED_AT_INTERRUPT */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SR0_UNIT_SELECTED_A             0x0</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SR0_UNIT_SELECTED_B             0x1</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SR0_UNIT_SELECTED_C             0x2</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SR0_UNIT_SELECTED_D             0x3</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SR0_PS2_UNIT_SELECTED_A         0x1 </span><span class="comment">/* PS/2 uses only two drives: A = 01b  B = 10b */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SR0_PST_UNIT_SELECTED_B         0x2</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* SR0_HEAD_NUMBER_AT_INTERRUPT */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SR0_HEAD_0                      0x0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SR0_HEAD_1                      0x1</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* SR0_LAST_COMMAND_STATUS */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SR0_LCS_SUCCESS                 0x0</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SR0_LCS_TERMINATED_ABNORMALLY   0x40</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SR0_LCS_INVALID_COMMAND_ISSUED  0x80</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SR0_LCS_READY_SIGNAL_CHANGED    0xc0 </span><span class="comment">/* Reserved on PS/2; a/k/a abnormal termination due to polling */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* STATUS_REGISTER_1 */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SR1_CANNOT_FIND_ID_ADDRESS      0x1 </span><span class="comment">/* Mimics SR2_WRONG_CYLINDER_DETECTED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SR1_WRITE_PROTECT_DETECTED      0x2</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SR1_CANNOT_FIND_SECTOR_ID       0x4</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SR1_OVERRUN                     0x10</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SR1_CRC_ERROR                   0x20</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SR1_END_OF_CYLINDER             0x80</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* STATUS_REGISTER_2 */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SR2_MISSING_ADDRESS_MARK        0x1</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SR2_BAD_CYLINDER                0x2</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SR2_SCAN_COMMAND_FAILED         0x4</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SR2_SCAN_COMMAND_EQUAL          0x8</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SR2_WRONG_CYLINDER_DETECTED     0x10 </span><span class="comment">/* Mimics SR1_CANNOT_FIND_ID_ADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SR2_CRC_ERROR_IN_SECTOR_DATA    0x20</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SR2_SECTOR_WITH_DELETED_DATA    0x40</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* STATUS_REGISTER_3 */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SR3_UNIT_SELECTED               0x3 </span><span class="comment">/* Covers two bits; defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SR3_SIDE_HEAD_SELECT_STATUS     0x4 </span><span class="comment">/* Values defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SR3_TWO_SIDED_STATUS_SIGNAL     0x8</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SR3_TRACK_ZERO_STATUS_SIGNAL    0x10</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SR3_READY_STATUS_SIGNAL         0x20</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SR3_WRITE_PROTECT_STATUS_SIGNAL 0x40</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SR3_FAULT_STATUS_SIGNAL         0x80</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* SR3_UNIT_SELECTED */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SR3_UNIT_SELECTED_A             0x0</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SR3_UNIT_SELECTED_B             0x1</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SR3_UNIT_SELECTED_C             0x2</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SR3_UNIT_SELECTED_D             0x3</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* SR3_SIDE_HEAD_SELECT_STATUS */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SR3_SHSS_HEAD_0                 0x0</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SR3_SHSS_HEAD_1                 0x1</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* DIGITAL_INPUT_REGISTER */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DIR_HIGH_DENSITY_SELECT         0x1</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DIR_DISKETTE_CHANGE             0x80</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* CONFIGURATION_CONTROL_REGISTER */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define CCR_DRC                         0x3 </span><span class="comment">/* Covers two bits, defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define CCR_DRC_0                       0x1</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define CCR_DRC_1                       0x2</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* CCR_DRC */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define CCR_DRC_500000                  0x0</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define CCR_DRC_250000                  0x2</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Commands */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define COMMAND_READ_TRACK              0x2</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define COMMAND_SPECIFY                 0x3</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define COMMAND_SENSE_DRIVE_STATUS      0x4</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define COMMAND_WRITE_DATA              0x5</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define COMMAND_READ_DATA               0x6</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define COMMAND_RECALIBRATE             0x7</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define COMMAND_SENSE_INTERRUPT_STATUS  0x8</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define COMMAND_WRITE_DELETED_DATA      0x9</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define COMMAND_READ_ID                 0xA</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define COMMAND_READ_DELETED_DATA       0xC</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define COMMAND_FORMAT_TRACK            0xD</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define COMMAND_SEEK                    0xF</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define COMMAND_VERSION                 0x10</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define COMMAND_SCAN_EQUAL              0x11</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define COMMAND_CONFIGURE               0x13</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define COMMAND_SCAN_LOW_OR_EQUAL       0x19</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define COMMAND_SCAN_HIGH_OR_EQUAL      0x1D</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* COMMAND_READ_DATA constants */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define READ_DATA_DS0                   0x1</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define READ_DATA_DS1                   0x2</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define READ_DATA_HDS                   0x4</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define READ_DATA_SK                    0x20</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define READ_DATA_MFM                   0x40</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define READ_DATA_MT                    0x80</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* COMMAND_READ_ID constants */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define READ_ID_MFM                     0x40</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* COMMAND_SPECIFY constants */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SPECIFY_HLT_1M                  0x10  </span><span class="comment">/* 16ms; based on intel data sheet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SPECIFY_HLT_500K                0x8   </span><span class="comment">/* 16ms; based on intel data sheet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SPECIFY_HLT_300K                0x6   </span><span class="comment">/* 16ms; based on intel data sheet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SPECIFY_HLT_250K                0x4   </span><span class="comment">/* 16ms; based on intel data sheet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SPECIFY_HUT_1M                  0x0   </span><span class="comment">/* Need to figure out these eight values; 0 is max */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SPECIFY_HUT_500K                0x0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SPECIFY_HUT_300K                0x0</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SPECIFY_HUT_250K                0x0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SPECIFY_SRT_1M                  0x0</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SPECIFY_SRT_500K                0x0</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SPECIFY_SRT_300K                0x0</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SPECIFY_SRT_250K                0x0</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Command byte 1 constants */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define COMMAND_UNIT_SELECT             0x3 </span><span class="comment">/* Covers two bits; defined below */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define COMMAND_UNIT_SELECT_0           0x1</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define COMMAND_UNIT_SELECT_1           0x2</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define COMMAND_HEAD_NUMBER             0x4</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define COMMAND_HEAD_NUMBER_SHIFT       0x2</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* COMMAND_VERSION */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define VERSION_ENHANCED                0x90</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* COMMAND_UNIT_SELECT */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define CUS_UNIT_0                      0x0</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define CUS_UNIT_1                      0x1</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* COMMAND_CONFIGURE constants */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define CONFIGURE_FIFOTHR               0xf</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define CONFIGURE_POLL                  0x10</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define CONFIGURE_EFIFO                 0x20</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define CONFIGURE_EIS                   0x40</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define CONFIGURE_PRETRK                0xff</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Command Head Number Constants */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define COMMAND_HEAD_0                  0x0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define COMMAND_HEAD_1                  0x1</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* Bytes per sector constants */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define HW_128_BYTES_PER_SECTOR         0x0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define HW_256_BYTES_PER_SECTOR         0x1</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define HW_512_BYTES_PER_SECTOR         0x2</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define HW_1024_BYTES_PER_SECTOR        0x3</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * FUNCTIONS</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;HwTurnOnMotor(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;HwSenseDriveStatus(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;HwReadWriteData(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> Read,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                UCHAR Unit,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                UCHAR Cylinder,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                UCHAR Head,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                UCHAR Sector,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                UCHAR BytesPerSector,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                UCHAR EndOfTrack,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                UCHAR Gap3Length,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                UCHAR DataLength);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;HwRecalibrate(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;HwSenseInterruptStatus(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;HwReadId(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo, UCHAR Head);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;HwFormatTrack(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;              UCHAR Unit,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;              UCHAR Head,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;              UCHAR BytesPerSector,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;              UCHAR SectorsPerTrack,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;              UCHAR Gap3Length,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;              UCHAR FillerPattern);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;HwSeek(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo, UCHAR Cylinder);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;HwReadWriteResult(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;HwGetVersion(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;HwConfigure(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> EIS,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> EFIFO,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> POLL,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            UCHAR FIFOTHR,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            UCHAR PRETRK) ;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;HwRecalibrateResult(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;HwDiskChanged(<a class="code" href="struct___d_r_i_v_e___i_n_f_o.html">PDRIVE_INFO</a> DriveInfo,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;              PBOOLEAN DiskChanged);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;HwSenseDriveStatusResult(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                         PUCHAR Status);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;HwSpecify(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;          UCHAR HeadLoadTime,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;          UCHAR HeadUnloadTime,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;          UCHAR StepRateTime,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;          <a class="code" href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a> NonDma);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;HwReadIdResult(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;               PUCHAR CurCylinder,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;               PUCHAR CurHead);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;HwSetDataRate(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo, UCHAR DataRate);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;HwReset(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> Controller);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;HwPowerOff(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> NTAPI</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;HwDumpRegisters(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;NTSTATUS NTAPI</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;HwTurnOffMotor(<a class="code" href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">PCONTROLLER_INFO</a> ControllerInfo);</div><div class="ttc" id="struct___d_r_i_v_e___i_n_f_o_html"><div class="ttname"><a href="struct___d_r_i_v_e___i_n_f_o.html">_DRIVE_INFO</a></div><div class="ttdef"><b>Definition:</b> fdc.h:21</div></div>
<div class="ttc" id="_processor_bind_8h_html_a112e3146cb38b6ee95e64d85842e380a"><div class="ttname"><a href="_processor_bind_8h.html#a112e3146cb38b6ee95e64d85842e380a">BOOLEAN</a></div><div class="ttdeci">unsigned char BOOLEAN</div><div class="ttdef"><b>Definition:</b> ProcessorBind.h:185</div></div>
<div class="ttc" id="interfacevoid_html"><div class="ttname"><a href="interfacevoid.html">void</a></div><div class="ttdef"><b>Definition:</b> nsiface.idl:2306</div></div>
<div class="ttc" id="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o_html"><div class="ttname"><a href="struct___c_o_n_t_r_o_l_l_e_r___i_n_f_o.html">_CONTROLLER_INFO</a></div><div class="ttdef"><b>Definition:</b> fdc.h:37</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
