{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556492623067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556492623068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 19:03:42 2019 " "Processing started: Sun Apr 28 19:03:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556492623068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492623068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware_test -c hardware_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_test -c hardware_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492623068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556492623819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556492623819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../encoder/encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "../encoder/dffe_ref.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellshift " "Found entity 1: trellshift" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636942 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trellisterm.v(10) " "Verilog HDL warning at trellisterm.v(10): extended using \"x\" or \"z\"" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492636942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellisterm " "Found entity 1: trellisterm" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_fifo " "Found entity 1: turbo_fifo" {  } { { "../turbo_encoder/turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(164) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(164): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 164 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(165) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(165): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(166) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(166): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(167) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(167): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(168) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(168): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 168 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(169) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(169): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(171) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(171): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 171 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(172) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(172): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 172 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(173) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(173): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 173 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(174) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(174): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 174 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(175) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(175): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 175 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(176) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(176): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_encoder " "Found entity 1: turbo_encoder" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/read_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/read_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fsm " "Found entity 1: read_fsm" {  } { { "../turbo_encoder/read_fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/read_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitshift " "Found entity 1: bitshift" {  } { { "../turbo_encoder/bitshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/bitshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492636989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492636989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492637004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_rom " "Found entity 1: encoder_rom" {  } { { "encoder_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/encoder_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492637004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637004 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting an identifier (\"wire\" is a reserved keyword ) hardware_test.v(10) " "Verilog HDL syntax error at hardware_test.v(10) near text: \"wire\";  expecting an identifier (\"wire\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1556492637004 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hardware_test hardware_test.v(1) " "Ignored design unit \"hardware_test\" at hardware_test.v(1) due to previous errors" {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1556492637004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_test.v 0 0 " "Found 0 design units, including 0 entities, in source file hardware_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correctness_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file correctness_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 correctness_rom " "Found entity 1: correctness_rom" {  } { { "correctness_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/correctness_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492637020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/output_files/hardware_test.map.smsg " "Generated suppressed messages file C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/output_files/hardware_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637051 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556492637160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 19:03:57 2019 " "Processing ended: Sun Apr 28 19:03:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556492637160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556492637160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556492637160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492637832 ""}
