###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       323059   # Number of WRITE/WRITEP commands
num_reads_done                 =       666936   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       521225   # Number of read row buffer hits
num_read_cmds                  =       666935   # Number of READ/READP commands
num_writes_done                =       323076   # Number of read requests issued
num_write_row_hits             =       238859   # Number of write row buffer hits
num_act_cmds                   =       230864   # Number of ACT commands
num_pre_cmds                   =       230844   # Number of PRE commands
num_ondemand_pres              =       207798   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9510514   # Cyles of rank active rank.0
rank_active_cycles.1           =      9286112   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       489486   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       713888   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       930182   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8989   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3211   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1846   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2403   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3809   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4850   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4779   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          486   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20385   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =          904   # Write cmd latency (cycles)
write_latency[40-59]           =         1536   # Write cmd latency (cycles)
write_latency[60-79]           =         3735   # Write cmd latency (cycles)
write_latency[80-99]           =         7804   # Write cmd latency (cycles)
write_latency[100-119]         =        11263   # Write cmd latency (cycles)
write_latency[120-139]         =        15213   # Write cmd latency (cycles)
write_latency[140-159]         =        18207   # Write cmd latency (cycles)
write_latency[160-179]         =        20232   # Write cmd latency (cycles)
write_latency[180-199]         =        21643   # Write cmd latency (cycles)
write_latency[200-]            =       222463   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       263679   # Read request latency (cycles)
read_latency[40-59]            =        85212   # Read request latency (cycles)
read_latency[60-79]            =        95350   # Read request latency (cycles)
read_latency[80-99]            =        33467   # Read request latency (cycles)
read_latency[100-119]          =        24450   # Read request latency (cycles)
read_latency[120-139]          =        20474   # Read request latency (cycles)
read_latency[140-159]          =        14588   # Read request latency (cycles)
read_latency[160-179]          =        11778   # Read request latency (cycles)
read_latency[180-199]          =         9897   # Read request latency (cycles)
read_latency[200-]             =       108040   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.61271e+09   # Write energy
read_energy                    =  2.68908e+09   # Read energy
act_energy                     =  6.31644e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.34953e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.42666e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93456e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79453e+09   # Active standby energy rank.1
average_read_latency           =      124.587   # Average read request latency (cycles)
average_interarrival           =      10.1008   # Average request interarrival latency (cycles)
total_energy                   =  1.79448e+10   # Total energy (pJ)
average_power                  =      1794.48   # Average power (mW)
average_bandwidth              =       8.4481   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       318999   # Number of WRITE/WRITEP commands
num_reads_done                 =       660648   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       527904   # Number of read row buffer hits
num_read_cmds                  =       660641   # Number of READ/READP commands
num_writes_done                =       319008   # Number of read requests issued
num_write_row_hits             =       247061   # Number of write row buffer hits
num_act_cmds                   =       205501   # Number of ACT commands
num_pre_cmds                   =       205472   # Number of PRE commands
num_ondemand_pres              =       182102   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9411210   # Cyles of rank active rank.0
rank_active_cycles.1           =      9391671   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       588790   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       608329   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       918357   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10451   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3147   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1799   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2351   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3648   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4963   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4796   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          510   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20408   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           70   # Write cmd latency (cycles)
write_latency[20-39]           =         1157   # Write cmd latency (cycles)
write_latency[40-59]           =         2115   # Write cmd latency (cycles)
write_latency[60-79]           =         4852   # Write cmd latency (cycles)
write_latency[80-99]           =         9643   # Write cmd latency (cycles)
write_latency[100-119]         =        13555   # Write cmd latency (cycles)
write_latency[120-139]         =        17223   # Write cmd latency (cycles)
write_latency[140-159]         =        19083   # Write cmd latency (cycles)
write_latency[160-179]         =        20468   # Write cmd latency (cycles)
write_latency[180-199]         =        21827   # Write cmd latency (cycles)
write_latency[200-]            =       209006   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       268616   # Read request latency (cycles)
read_latency[40-59]            =        89792   # Read request latency (cycles)
read_latency[60-79]            =        94903   # Read request latency (cycles)
read_latency[80-99]            =        33065   # Read request latency (cycles)
read_latency[100-119]          =        24203   # Read request latency (cycles)
read_latency[120-139]          =        20003   # Read request latency (cycles)
read_latency[140-159]          =        13495   # Read request latency (cycles)
read_latency[160-179]          =        10837   # Read request latency (cycles)
read_latency[180-199]          =         8822   # Read request latency (cycles)
read_latency[200-]             =        96905   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.59244e+09   # Write energy
read_energy                    =   2.6637e+09   # Read energy
act_energy                     =  5.62251e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82619e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.91998e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8726e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8604e+09   # Active standby energy rank.1
average_read_latency           =      118.846   # Average read request latency (cycles)
average_interarrival           =      10.2076   # Average request interarrival latency (cycles)
total_energy                   =  1.78307e+10   # Total energy (pJ)
average_power                  =      1783.07   # Average power (mW)
average_bandwidth              =      8.35973   # Average bandwidth
