#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 28 22:41:31 2025
# Process ID: 24480
# Current directory: F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1
# Command line: vivado.exe -log CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl
# Log file: F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/CPU_top.vds
# Journal file: F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 341.625 ; gain = 100.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v:22]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/software/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/software/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'D_Flip_Flop' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/D_Flip_Flop.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_Flip_Flop' (3#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/D_Flip_Flop.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/ClkDiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (5#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/ClkDiv.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetch' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (6#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'programrom' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (7#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (8#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'registers' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v:1]
INFO: [Synth 8-256] done synthesizing module 'registers' (9#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v:1]
INFO: [Synth 8-638] synthesizing module 'immGen' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v:1]
INFO: [Synth 8-256] done synthesizing module 'immGen' (10#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder' (11#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v:23]
INFO: [Synth 8-256] done synthesizing module 'control' (12#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'regWriteMUX' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'regWriteMUX' (13#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v:22]
	Parameter IOaddress bound to: -1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (14#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (15#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-638] synthesizing module 'CPU_state' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_state' (16#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (17#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDisplay' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:11]
	Parameter maxcnt bound to: 50000 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:51]
INFO: [Synth 8-226] default block is never used [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:64]
INFO: [Synth 8-226] default block is never used [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:80]
WARNING: [Synth 8-5788] Register current_value_reg in module sevenSegmentDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:65]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDisplay' (18#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v:11]
INFO: [Synth 8-638] synthesizing module 'switchInput' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v:23]
INFO: [Synth 8-256] done synthesizing module 'switchInput' (19#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (20#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (21#1) [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v:22]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[5]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.547 ; gain = 153.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.547 ; gain = 153.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp3/progrom_in_context.xdc] for cell 'dataMem/ram'
Finished Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp3/progrom_in_context.xdc] for cell 'dataMem/ram'
Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_inst'
Finished Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_inst'
Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp5/prgrom_in_context.xdc] for cell 'programrom/urom'
Finished Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/.Xil/Vivado-24480-DESKTOP-NV7NN3N/dcp5/prgrom_in_context.xdc] for cell 'programrom/urom'
Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]
Finished Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/constrs_1/new/CPUconstaint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 737.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 737.078 ; gain = 496.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 737.078 ; gain = 496.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dataMem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for programrom/urom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 737.078 ; gain = 496.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:42]
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:38]
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "branch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUsrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "PCtoALU" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "regtoPC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CPU_state'
INFO: [Synth 8-5544] ROM "WBen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEMen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IFen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              011
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              101
                 iSTATE2 |                              011 |                              001
                 iSTATE3 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CPU_state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 737.078 ; gain = 496.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	  10 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_Flip_Flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module immGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module regWriteMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CPU_state 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module sevenSegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module switchInput 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v:38]
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce/ck_div/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/branch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control/memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/ALUop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control/memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "control/ALUsrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "control/regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "control/PCtoALU" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control/regtoPC" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[5]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 737.078 ; gain = 496.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 751.270 ; gain = 510.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 773.164 ; gain = 532.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/dut1/registers_reg[0][7] )
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][31]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][30]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][29]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][28]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][27]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][26]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][25]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][24]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][23]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][22]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][21]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][20]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][19]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][18]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][17]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][16]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][15]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][14]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][13]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][12]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][11]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][10]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][9]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][8]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][7]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][6]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][5]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][4]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][3]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][2]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][1]) is unused and will be removed from module CPU_top.
WARNING: [Synth 8-3332] Sequential element (decoder/dut1/registers_reg[0][0]) is unused and will be removed from module CPU_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_bmpg_0   |         1|
|2     |RAM           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |prgrom      |     1|
|3     |uart_bmpg_0 |     1|
|4     |BUFG        |     3|
|5     |CARRY4      |    64|
|6     |LUT1        |     4|
|7     |LUT2        |   110|
|8     |LUT3        |   129|
|9     |LUT4        |   222|
|10    |LUT5        |   243|
|11    |LUT6        |   929|
|12    |MUXF7       |   287|
|13    |MUXF8       |    64|
|14    |FDCE        |  1119|
|15    |FDPE        |    30|
|16    |FDRE        |     5|
|17    |IBUF        |    15|
|18    |OBUF        |    33|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  3372|
|2     |  ClkDiv              |ClkDiv              |    13|
|3     |  cpu_state           |CPU_state           |    10|
|4     |  dataMem             |DataMem             |   102|
|5     |  debounce            |debounce            |    51|
|6     |    ck_div            |clock_divider       |    47|
|7     |    dff1              |D_Flip_Flop         |     2|
|8     |    dff2              |D_Flip_Flop_0       |     2|
|9     |  decoder             |decoder             |  2275|
|10    |    dut1              |registers           |  2275|
|11    |  ifetch              |IFetch              |    55|
|12    |  programrom          |programrom          |   611|
|13    |  regWriteMUX         |regWriteMUX         |    32|
|14    |  sevenSegmentDisplay |sevenSegmentDisplay |    83|
|15    |  switchInput         |switchInput         |    36|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 820.391 ; gain = 237.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.391 ; gain = 579.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 820.391 ; gain = 589.680
INFO: [Common 17-1381] The checkpoint 'F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 820.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 28 22:42:19 2025...
