$date
	Sun Oct 11 20:44:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! M2_1 $end
$var wire 1 " M2_0 $end
$var wire 1 # M1_1 $end
$var wire 1 $ M1_0 $end
$var wire 1 % L_2 $end
$var wire 1 & L_1 $end
$var wire 1 ' L_0 $end
$var reg 1 ( I_0 $end
$var reg 1 ) I_1 $end
$var reg 1 * I_2 $end
$var reg 1 + O $end
$var reg 1 , S $end
$var reg 1 - clk $end
$var reg 1 . reset $end
$scope module U $end
$var wire 1 ( I_0 $end
$var wire 1 ) I_1 $end
$var wire 1 * I_2 $end
$var wire 1 + O $end
$var wire 1 , S $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 / Timer2 $end
$var wire 1 0 Timer1 $end
$var wire 1 1 T2 $end
$var wire 1 2 T $end
$var wire 1 ! M2_1 $end
$var wire 1 " M2_0 $end
$var wire 1 # M1_1 $end
$var wire 1 $ M1_0 $end
$var wire 1 % L_2 $end
$var wire 1 & L_1 $end
$var wire 1 ' L_0 $end
$var wire 1 3 EN2 $end
$var wire 1 4 EN1 $end
$scope module L1 $end
$var wire 1 ( I_0 $end
$var wire 1 ) I_1 $end
$var wire 1 * I_2 $end
$var wire 3 5 L1 [2:0] $end
$var wire 1 6 L_0 $end
$var wire 1 7 L_0F $end
$var wire 1 8 L_1 $end
$var wire 1 9 L_1F $end
$var wire 1 : L_2 $end
$var wire 1 ; L_2F $end
$var wire 1 + O $end
$var wire 1 , S $end
$var wire 1 0 Timer1 $end
$var wire 1 / Timer2 $end
$var wire 1 ' Y_1 $end
$var wire 1 & Y_2 $end
$var wire 1 % Y_3 $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 1 T2 $end
$var wire 1 2 T $end
$var wire 3 < L1F [2:0] $end
$scope module F2 $end
$var wire 3 = D [2:0] $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var reg 3 > Q [2:0] $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 1 4 EN1 $end
$var wire 1 3 EN2 $end
$var wire 1 ( I_0 $end
$var wire 1 ) I_1 $end
$var wire 1 * I_2 $end
$var wire 4 ? M1 [3:0] $end
$var wire 1 @ M1_0 $end
$var wire 1 A M1_0F $end
$var wire 1 B M1_1 $end
$var wire 1 C M1_1F $end
$var wire 1 D M2_0 $end
$var wire 1 E M2_0F $end
$var wire 1 F M2_1 $end
$var wire 1 G M2_1F $end
$var wire 1 , S $end
$var wire 1 $ Y1_0 $end
$var wire 1 # Y1_1 $end
$var wire 1 " Y2_0 $end
$var wire 1 ! Y2_1 $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 1 T2 $end
$var wire 1 2 T $end
$var wire 4 H M1F [3:0] $end
$scope module F1 $end
$var wire 4 I D [3:0] $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var reg 4 J Q [3:0] $end
$upscope $end
$upscope $end
$scope module U $end
$var wire 1 4 EN $end
$var wire 1 0 Timer1 $end
$var reg 1 2 timerDone $end
$upscope $end
$scope module W $end
$var wire 1 3 EN $end
$var wire 1 / Timer2 $end
$var reg 1 1 timerDone $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J
bx I
bx H
xG
zF
xE
zD
xC
zB
xA
z@
bx ?
bx >
bx =
bx <
x;
z:
x9
z8
x7
z6
bx 5
x4
x3
x2
x1
x0
x/
x.
1-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0-
#2
1-
#3
b0 ?
b0 J
b0 5
b0 >
0-
1.
#4
1-
#5
0-
0.
#6
bx ?
bx J
bx 5
bx >
1-
#7
0-
#8
1-
#9
0-
0;
07
b0 <
b0 =
09
0+
0(
0)
0*
0,
#10
b0 5
b0 >
1-
#11
0-
#12
1-
#13
0-
x;
x9
bx <
bx =
x7
1+
#14
bx 5
bx >
1-
#15
0-
#16
1-
#17
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#18
b0 ?
b0 J
b0 5
b0 >
1-
#19
0-
#20
1-
#21
0-
x9
bx0 <
bx0 =
x7
1+
#22
bx0 5
bx0 >
1-
#23
0-
#24
1-
#25
0-
xA
xE
07
b0 <
b0 =
09
xG
bx H
bx I
xC
0+
1(
0,
#26
bx ?
bx J
b0 5
b0 >
1-
#27
0-
#28
1-
#29
0-
x9
x;
bx <
bx =
x7
1+
#30
bx 5
bx >
1-
#31
0-
#32
1-
#33
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#34
b0 ?
b0 J
b0 5
b0 >
1-
#35
0-
#36
1-
#37
0-
x9
bx0 <
bx0 =
x7
1+
#38
bx0 5
bx0 >
1-
#39
0-
#40
1-
#41
0-
07
xE
b0 <
b0 =
09
xC
xG
bx H
bx I
xA
0+
0(
1)
0,
#42
bx ?
bx J
b0 5
b0 >
1-
#43
0-
#44
1-
#45
0-
x;
x9
bx <
bx =
x7
1+
#46
bx 5
bx >
1-
#47
0-
#48
1-
#49
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#50
b0 ?
b0 J
b0 5
b0 >
1-
#51
0-
#52
1-
#53
0-
x9
bx0 <
bx0 =
x7
1+
#54
bx0 5
bx0 >
1-
#55
0-
#56
1-
#57
0-
07
b0 <
b0 =
09
xC
xG
xE
bx H
bx I
xA
0+
1(
0,
#58
bx ?
bx J
b0 5
b0 >
1-
#59
0-
#60
1-
#61
0-
x;
x9
bx <
bx =
x7
1+
#62
bx 5
bx >
1-
#63
0-
#64
1-
#65
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#66
b0 ?
b0 J
b0 5
b0 >
1-
#67
0-
#68
1-
#69
0-
x9
bx0 <
bx0 =
x7
1+
#70
bx0 5
bx0 >
1-
#71
0-
#72
1-
#73
0-
xA
07
b0 <
b0 =
09
xC
xG
bx H
bx I
xE
0+
0(
0)
1*
0,
#74
bx ?
bx J
b0 5
b0 >
1-
#75
0-
#76
1-
#77
0-
x9
x7
bx <
bx =
x;
1+
#78
bx 5
bx >
1-
#79
0-
#80
1-
#81
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#82
b0 ?
b0 J
b0 5
b0 >
1-
#83
0-
#84
1-
#85
0-
x9
bx0 <
bx0 =
x7
1+
#86
bx0 5
bx0 >
1-
#87
0-
#88
1-
#89
0-
xA
07
b0 <
b0 =
09
xG
xC
bx H
bx I
xE
0+
1(
0,
#90
bx ?
bx J
b0 5
b0 >
1-
#91
0-
#92
1-
#93
0-
x9
x;
bx <
bx =
x7
1+
#94
bx 5
bx >
1-
#95
0-
#96
1-
#97
0-
0;
07
0C
0A
0E
b0 <
b0 =
09
b0 H
b0 I
0G
0+
1,
#98
b0 ?
b0 J
b0 5
b0 >
1-
#99
0-
#100
1-
#101
0-
x9
bx0 <
bx0 =
x7
1+
#102
bx0 5
bx0 >
1-
#103
0-
#104
1-
#105
0-
xA
xE
07
b0 <
b0 =
09
xG
bx H
bx I
xC
0+
1)
0,
#106
bx ?
bx J
b0 5
b0 >
1-
#107
0-
#108
1-
#109
0-
x;
x7
bx <
bx =
x9
1+
#110
bx 5
bx >
1-
