# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../synchro.srcs/sources_1/new/synchro.vhd" \
"../../../../synchro.srcs/sources_1/new/tb_synchro.vhd" \

# Do not sort compile order
nosort
