Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  8 18:48:16 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: main0/SecCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.918        0.000                      0                   55        0.265        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.918        0.000                      0                   55        0.265        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.429ns (44.233%)  route 3.062ns (55.767%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.051    10.808    main0/SecCNTR
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    main0/clock
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.726    main0/SecCNTR_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.429ns (44.233%)  route 3.062ns (55.767%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.051    10.808    main0/SecCNTR
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    main0/clock
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.726    main0/SecCNTR_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.429ns (44.233%)  route 3.062ns (55.767%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.051    10.808    main0/SecCNTR
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    main0/clock
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.726    main0/SecCNTR_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.429ns (44.471%)  route 3.033ns (55.529%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.021    10.779    main0/SecCNTR
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    14.732    main0/SecCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.429ns (44.471%)  route 3.033ns (55.529%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.021    10.779    main0/SecCNTR
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    14.732    main0/SecCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.429ns (44.471%)  route 3.033ns (55.529%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.021    10.779    main0/SecCNTR
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    14.732    main0/SecCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.429ns (44.471%)  route 3.033ns (55.529%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          1.021    10.779    main0/SecCNTR
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.017    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    14.732    main0/SecCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.429ns (45.406%)  route 2.921ns (54.594%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          0.909    10.666    main0/SecCNTR
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    main0/clock
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[20]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    14.728    main0/SecCNTR_reg[20]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.429ns (45.406%)  route 2.921ns (54.594%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          0.909    10.666    main0/SecCNTR
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    main0/clock
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[21]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    14.728    main0/SecCNTR_reg[21]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 main0/SecCNTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.429ns (45.406%)  route 2.921ns (54.594%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.317    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  main0/SecCNTR_reg[0]/Q
                         net (fo=4, routed)           0.643     6.478    main0/SecCNTR_reg[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.058 r  main0/SecCNTR_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    main0/SecCNTR_reg[0]_i_14_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  main0/SecCNTR_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.172    main0/SecCNTR_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  main0/SecCNTR_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.286    main0/SecCNTR_reg[0]_i_13_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  main0/SecCNTR_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.400    main0/SecCNTR_reg[0]_i_12_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  main0/SecCNTR_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.514    main0/SecCNTR_reg[0]_i_9_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  main0/SecCNTR_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    main0/SecCNTR_reg[0]_i_10_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  main0/SecCNTR_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.732     8.694    main0/p_0_in[26]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.303     8.997 r  main0/SecCNTR[0]_i_4/O
                         net (fo=1, routed)           0.636     9.633    main0/SecCNTR[0]_i_4_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  main0/SecCNTR[0]_i_1/O
                         net (fo=27, routed)          0.909    10.666    main0/SecCNTR
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    main0/clock
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[22]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    14.728    main0/SecCNTR_reg[22]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    main0/clock
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  main0/SecCNTR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.803    main0/SecCNTR_reg[14]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  main0/SecCNTR_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    main0/SecCNTR_reg[12]_i_1_n_5
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    main0/clock
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[14]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    main0/SecCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.514    main0/clock
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  main0/SecCNTR_reg[10]/Q
                         net (fo=2, routed)           0.125     1.804    main0/SecCNTR_reg[10]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  main0/SecCNTR_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    main0/SecCNTR_reg[8]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    main0/clock
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    main0/SecCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    main0/clock
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  main0/SecCNTR_reg[18]/Q
                         net (fo=2, routed)           0.125     1.803    main0/SecCNTR_reg[18]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  main0/SecCNTR_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    main0/SecCNTR_reg[16]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    main0/clock
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[18]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    main0/SecCNTR_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    main0/clock
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  main0/SecCNTR_reg[26]/Q
                         net (fo=2, routed)           0.125     1.800    main0/SecCNTR_reg[26]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  main0/SecCNTR_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    main0/SecCNTR_reg[24]_i_1_n_5
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    main0/clock
    SLICE_X2Y74          FDRE                                         r  main0/SecCNTR_reg[26]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.644    main0/SecCNTR_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  main0/SecCNTR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.805    main0/SecCNTR_reg[6]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  main0/SecCNTR_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    main0/SecCNTR_reg[4]_i_1_n_5
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.032    main0/clock
    SLICE_X2Y69          FDRE                                         r  main0/SecCNTR_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134     1.649    main0/SecCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  main0/SecCNTR_reg[2]/Q
                         net (fo=2, routed)           0.125     1.806    main0/SecCNTR_reg[2]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  main0/SecCNTR_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.916    main0/SecCNTR_reg[0]_i_2_n_5
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    main0/clock
    SLICE_X2Y68          FDRE                                         r  main0/SecCNTR_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.650    main0/SecCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    main0/clock
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  main0/SecCNTR_reg[22]/Q
                         net (fo=2, routed)           0.125     1.801    main0/SecCNTR_reg[22]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  main0/SecCNTR_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    main0/SecCNTR_reg[20]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    main0/clock
    SLICE_X2Y73          FDRE                                         r  main0/SecCNTR_reg[22]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134     1.645    main0/SecCNTR_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    main0/clock
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  main0/SecCNTR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.803    main0/SecCNTR_reg[14]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  main0/SecCNTR_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    main0/SecCNTR_reg[12]_i_1_n_4
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    main0/clock
    SLICE_X2Y71          FDRE                                         r  main0/SecCNTR_reg[15]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.647    main0/SecCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.514    main0/clock
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  main0/SecCNTR_reg[10]/Q
                         net (fo=2, routed)           0.125     1.804    main0/SecCNTR_reg[10]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  main0/SecCNTR_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    main0/SecCNTR_reg[8]_i_1_n_4
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    main0/clock
    SLICE_X2Y70          FDRE                                         r  main0/SecCNTR_reg[11]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    main0/SecCNTR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main0/SecCNTR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main0/SecCNTR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    main0/clock
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  main0/SecCNTR_reg[18]/Q
                         net (fo=2, routed)           0.125     1.803    main0/SecCNTR_reg[18]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  main0/SecCNTR_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    main0/SecCNTR_reg[16]_i_1_n_4
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    main0/clock
    SLICE_X2Y72          FDRE                                         r  main0/SecCNTR_reg[19]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    main0/SecCNTR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y70     main0/SecCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     main0/SecCNTR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     main0/SecCNTR_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     main0/SecCNTR_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     main0/SecCNTR_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     main0/SecCNTR_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     main0/SecCNTR_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     main0/SecCNTR_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     main0/SecCNTR_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     main0/SecCNTR_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     main0/SecCNTR_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     main0/SecCNTR_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     main0/SecCNTR_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     main0/SecCNTR_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     main0/SecCNTR_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     main0/SecCNTR_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     main0/SecCNTR_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     main0/SecCNTR_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     main0/SecCNTR_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     main0/SecCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     main0/SecCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     main0/SecCNTR_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     main0/SecCNTR_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     main0/SecCNTR_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     main0/SecCNTR_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     main0/SecCNTR_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     main0/SecCNTR_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     main0/SecCNTR_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     main0/SecCNTR_reg[12]/C



