{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677787491243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677787491243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:04:51 2023 " "Processing started: Thu Mar 02 15:04:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677787491243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677787491243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677787491243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677787491450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothsalgorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file boothsalgorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothAlgorithm " "Found entity 1: BoothAlgorithm" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcell.v 1 1 " "Found 1 design units, including 1 entities, in source file bcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCell " "Found entity 1: BCell" {  } { { "BCell.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BCell.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitAdder " "Found entity 1: ThirtyTwoBitAdder" {  } { { "ThirtyTwoBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitAdder " "Found entity 1: SixteenBitAdder" {  } { { "SixteenBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookaheadlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file carrylookaheadlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 carrylookaheadlogic " "Found entity 1: carrylookaheadlogic" {  } { { "carrylookaheadlogic.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491495 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(221) " "Verilog HDL information at datapath_tb.v(221): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677787491497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zmux.v 1 1 " "Found 1 design units, including 1 entities, in source file zmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZMux " "Found entity 1: ZMux" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookaheadadder.v 1 1 " "Found 1 design units, including 1 entities, in source file lookaheadadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookaheadadder " "Found entity 1: lookaheadadder" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 NonRestoringDivision " "Found entity 1: NonRestoringDivision" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.v 1 1 " "Found 1 design units, including 1 entities, in source file se.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.v 1 1 " "Found 1 design units, including 1 entities, in source file reg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/reg0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787491508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin DataPath.v(66) " "Verilog HDL Implicit Net warning at DataPath.v(66): created implicit net for \"HIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin DataPath.v(67) " "Verilog HDL Implicit Net warning at DataPath.v(67): created implicit net for \"LOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin DataPath.v(68) " "Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for \"ZHIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin DataPath.v(69) " "Verilog HDL Implicit Net warning at DataPath.v(69): created implicit net for \"ZLOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortIn DataPath.v(79) " "Verilog HDL Implicit Net warning at DataPath.v(79): created implicit net for \"InPortIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"HIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"LOout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"ZHIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PortInout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"PortInout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"CSignout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S0\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S1\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S2\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S3\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S4\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g lookaheadadder.v(20) " "Verilog HDL Implicit Net warning at lookaheadadder.v(20): created implicit net for \"g\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p lookaheadadder.v(21) " "Verilog HDL Implicit Net warning at lookaheadadder.v(21): created implicit net for \"p\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677787491554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:R0 " "Elaborating entity \"reg0\" for hierarchy \"reg0:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787491560 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "BusMuxIn reg0.v(8) " "Verilog HDL Port Connection error at reg0.v(8): output or inout port \"BusMuxIn\" must be connected to a structural net expression" {  } { { "reg0.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/reg0.v" 8 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1677787491560 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg0:R0 " "Can't elaborate user hierarchy \"reg0:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787491561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677787491586 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677787491614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 02 15:04:51 2023 " "Processing ended: Thu Mar 02 15:04:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677787491614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677787491614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677787491614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677787491614 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677787492176 ""}
