\hypertarget{group___a_d_c___clock_prescaler}{}\doxysection{A\+DC Clock Prescaler}
\label{group___a_d_c___clock_prescaler}\index{ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V6}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V8}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2~0x00000000U}



Definition at line 273 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0}})}



Definition at line 274 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}\label{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V6~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1}})}



Definition at line 275 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}\label{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V8~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE}})}



Definition at line 276 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

