Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jun 16 13:02:33 2017
| Host         : DESKTOP-65MUVPG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   265 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           19 |
| No           | No                    | Yes                    |             597 |          264 |
| No           | Yes                   | No                     |              39 |           22 |
| Yes          | No                    | No                     |             234 |           94 |
| Yes          | No                    | Yes                    |             188 |           65 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
|                       Clock Signal                      |                      Enable Signal                     |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_200Hz_BUFG                                         |                                                        | clk_wiz_0_inst/signal_single_pulse_reg |                1 |              1 |
|  clk_25MHz_BUFG                                         |                                                        | rst_IBUF                               |                2 |              2 |
|  the_grand_fsm/FSM_sequential_next_state_reg[2]_i_2_n_0 |                                                        |                                        |                1 |              3 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/inst/Ps2Interface_i/bits_count        | rst_IBUF                               |                2 |              4 |
|  clk4/CLK                                               |                                                        | rst_IBUF                               |                1 |              5 |
|  clk4/CLK                                               | object_phase_plane/hit_counter/sel                     | rst_IBUF                               |                2 |              5 |
|  object_phase_enemy9/explosion_phase/CLK                |                                                        | rst_IBUF                               |                1 |              5 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/op/E[0]                               | rst_IBUF                               |                2 |              5 |
|  clk_200Hz_BUFG                                         | keyboard_decoder/Q[0]                                  | rst_IBUF                               |                2 |              7 |
|  clk_wiz_0_inst/out[1]                                  |                                                        | rst_IBUF                               |                3 |              8 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/inst/Ps2Interface_i/rx_finish         | rst_IBUF                               |                1 |              8 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/inst/Ps2Interface_i/rx_valid          | rst_IBUF                               |                3 |              8 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U2/v_bullet[9]_i_1__11_n_0           |                                        |                5 |              9 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U1/v_bullet[9]_i_1__10_n_0           |                                        |                4 |              9 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U2/h_bullet[9]_i_1__11_n_0           |                                        |                3 |              9 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U1/h_bullet[9]_i_1__10_n_0           |                                        |                3 |              9 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U0/v_bullet[9]_i_1__9_n_0            |                                        |                4 |              9 |
|  clk_200Hz_BUFG                                         | plane_bullet_addr/U0/h_bullet[9]_i_1__9_n_0            |                                        |                4 |              9 |
|  clk_10Hz_BUFG                                          | object_phase_enemy3/cnt/num[9]_i_1__2_n_0              | rst_IBUF                               |                4 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy4/cnt/num[9]_i_1__3_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy5/cnt/num[9]_i_1__4_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy6/cnt/num[9]_i_1__5_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy7/cnt/num[9]_i_1__6_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy8/cnt/num[9]_i_1__7_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy9/cnt/num[9]_i_1__8_n_0              | rst_IBUF                               |                4 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_plane/cnt/num[9]_i_1__9_n_0               | rst_IBUF                               |                3 |             10 |
|  clk_100Hz_BUFG                                         | keyboard_decoder/h_offset_reg[0]                       | rst_IBUF                               |                5 |             10 |
|  clk_100Hz_BUFG                                         | keyboard_decoder/v_offset_reg[0]                       | rst_IBUF                               |                5 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy0/cnt/num[9]_i_1_n_0                 | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy1/cnt/num[9]_i_1__0_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_10Hz_BUFG                                          | object_phase_enemy2/cnt/num[9]_i_1__1_n_0              | rst_IBUF                               |                3 |             10 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/inst/E[0]                             | rst_IBUF                               |                3 |             10 |
|  clk_200Hz_BUFG                                         |                                                        |                                        |                5 |             11 |
|  clk_10Hz_BUFG                                          |                                                        | rst_IBUF                               |               11 |             11 |
|  clk_IBUF_BUFG                                          | keyboard_decoder/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                               |                5 |             11 |
|  clk_200Hz_BUFG                                         |                                                        | rst_IBUF                               |               12 |             14 |
|  clk_25MHz_BUFG                                         |                                                        |                                        |                6 |             14 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_7[0]                  |                                        |                8 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_8[0]                  |                                        |                7 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_0[0]                  |                                        |                7 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/E[0]                                  |                                        |                6 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_2[0]                  |                                        |                6 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_1[0]                  |                                        |                6 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_3[0]                  |                                        |                8 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_4[0]                  |                                        |                7 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_5[0]                  |                                        |                7 |             18 |
|  clk_200Hz_BUFG                                         | enemy2_bullet/M0/h_bullet_reg[1]_6[0]                  |                                        |                9 |             18 |
|  clk_IBUF_BUFG                                          |                                                        |                                        |                7 |             24 |
|  clk_25MHz_BUFG                                         |                                                        | vga_inst/pixel_cnt[9]_i_1_n_0          |                8 |             25 |
|  clk_25MHz_BUFG                                         | vga_inst/line_cnt                                      | vga_inst/line_cnt[9]_i_1_n_0           |                8 |             25 |
|  clk_IBUF_BUFG                                          |                                                        | rst_IBUF                               |               85 |            235 |
|  clk_100Hz_BUFG                                         |                                                        | rst_IBUF                               |              162 |            330 |
+---------------------------------------------------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+


