Analysis & Synthesis report for reloj
Sat Jun 07 02:03:13 2025
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize
 11. State Machine - |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|s_serial_transfer
 12. State Machine - |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 20. Source assignments for reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 21. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 22. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 23. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 25. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated
 30. Source assignments for reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 31. Source assignments for reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 32. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 38. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 39. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 40. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 41. Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 42. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for altera_reset_controller:rst_controller_001
 45. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 48. Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 49. Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 51. Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
 53. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 54. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 55. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 56. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 57. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 58. Parameter Settings for User Entity Instance: reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i
 59. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a
 60. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b
 62. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram
 65. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 68. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 69. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 70. Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy
 71. Parameter Settings for User Entity Instance: reloj_soc_RAM:ram
 72. Parameter Settings for User Entity Instance: reloj_soc_RAM:ram|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo
 74. Parameter Settings for User Entity Instance: reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo
 75. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator
 76. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator
 77. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator
 78. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator
 79. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator
 80. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator
 81. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 82. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator
 83. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator
 84. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 85. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent
 86. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent
 87. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent
 88. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent
 91. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent
 94. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent
 97. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
100. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent
103. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent
106. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
109. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_003|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_004|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_006|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_007|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_008|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_009|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
130. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
131. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
132. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
133. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
134. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
135. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
136. Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
137. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
138. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
139. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
140. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
141. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
142. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
143. scfifo Parameter Settings by Entity Instance
144. altsyncram Parameter Settings by Entity Instance
145. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
147. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
148. Port Connectivity Checks: "altera_reset_controller:rst_controller"
149. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
150. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
151. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
152. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode"
153. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
154. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
155. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode"
156. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
157. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
158. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo"
159. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent"
160. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo"
161. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent"
162. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
163. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
164. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo"
165. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent"
166. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo"
167. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent"
168. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo"
169. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent"
170. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo"
171. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent"
172. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent"
173. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent"
174. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
175. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator"
176. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator"
177. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
178. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator"
179. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator"
180. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator"
181. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator"
182. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator"
183. Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator"
184. Port Connectivity Checks: "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic"
185. Port Connectivity Checks: "reloj_soc_UART:uart"
186. Port Connectivity Checks: "reloj_soc_RAM:ram"
187. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy"
188. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
189. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
190. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib"
191. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc"
192. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode"
193. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace"
194. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk"
195. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk"
196. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug"
197. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci"
198. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench"
199. Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii"
200. Port Connectivity Checks: "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i"
201. Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
202. Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
203. Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"
204. Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config"
205. Post-Synthesis Netlist Statistics for Top Partition
206. Elapsed Time Per Partition
207. Analysis & Synthesis Messages
208. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 07 02:03:13 2025       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; reloj                                       ;
; Top-level Entity Name           ; reloj_soc                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1345                                        ;
; Total pins                      ; 48                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 539,648                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; reloj_soc          ; reloj              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; reloj_soc/synthesis/reloj_soc.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v                                                                 ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v                                        ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv                                          ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v                                    ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v                  ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv                       ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv                           ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv                         ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv                       ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv                           ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv                     ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv                         ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv                        ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv                        ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv                        ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv                            ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_UART.v                                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v                                                 ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_TIMER.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v                                                ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v                                             ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v                                             ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v                                          ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_RAM.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.hex                                                ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_RAM.v                                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v                                                  ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v                                              ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v                                              ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v                                          ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v                       ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v                       ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v                          ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v                          ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v                      ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v                               ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v                               ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v                                            ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v                                            ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                      ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v                                  ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                      ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v                                 ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v                                  ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                       ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                       ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                         ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                         ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                       ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                       ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v                                         ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v                                 ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_clock_edge.v                                           ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v                                           ; reloj_soc   ;
; reloj_soc/synthesis/submodules/altera_up_sync_fifo.v                                            ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v                                            ; reloj_soc   ;
; reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v                                                ; reloj_soc   ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                          ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;             ;
; aglobal180.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                      ;             ;
; db/scfifo_9ba1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/scfifo_9ba1.tdf                                                                              ;             ;
; db/a_dpfifo_s2a1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf                                                                            ;             ;
; db/altsyncram_r3i1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/altsyncram_r3i1.tdf                                                                          ;             ;
; db/cmpr_6l8.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cmpr_6l8.tdf                                                                                 ;             ;
; db/cntr_h2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cntr_h2b.tdf                                                                                 ;             ;
; db/cntr_u27.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cntr_u27.tdf                                                                                 ;             ;
; db/cntr_i2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cntr_i2b.tdf                                                                                 ;             ;
; altera_pll.v                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                        ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_msi1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/altsyncram_msi1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                           ;             ;
; db/altsyncram_qid1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/altsyncram_qid1.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; db/altsyncram_udm1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/altsyncram_udm1.tdf                                                                          ;             ;
; db/decode_5la.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/decode_5la.tdf                                                                               ;             ;
; db/mux_2hb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/mux_2hb.tdf                                                                                  ;             ;
; db/scfifo_3291.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/scfifo_3291.tdf                                                                              ;             ;
; db/a_dpfifo_5771.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_vg7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cntr_vg7.tdf                                                                                 ;             ;
; db/altsyncram_7pu1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/altsyncram_7pu1.tdf                                                                          ;             ;
; db/cntr_jgb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/Examples/db/cntr_jgb.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                 ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld80a31ca0/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1018          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1618          ;
;     -- 7 input functions                    ; 10            ;
;     -- 6 input functions                    ; 277           ;
;     -- 5 input functions                    ; 372           ;
;     -- 4 input functions                    ; 256           ;
;     -- <=3 input functions                  ; 703           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1345          ;
;                                             ;               ;
; I/O pins                                    ; 48            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 539648        ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1383          ;
; Total fan-out                               ; 14511         ;
; Average fan-out                             ; 4.43          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |reloj_soc                                                                                                                              ; 1618 (1)            ; 1345 (0)                  ; 539648            ; 0          ; 48   ; 0            ; |reloj_soc                                                                                                                                                                                                                                                                                                                                                            ; reloj_soc                                    ; reloj_soc    ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                      ; reloj_soc    ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                    ; reloj_soc    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                    ; reloj_soc    ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                      ; reloj_soc    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                    ; reloj_soc    ;
;    |reloj_soc_AUDIO:audio|                                                                                                              ; 154 (14)            ; 128 (24)                  ; 4096              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio                                                                                                                                                                                                                                                                                                                                      ; reloj_soc_AUDIO                              ; reloj_soc    ;
;       |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                             ; 140 (44)            ; 100 (34)                  ; 4096              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                  ; altera_up_audio_out_serializer               ; reloj_soc    ;
;          |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                              ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                  ; altera_up_sync_fifo                          ; reloj_soc    ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                 ; scfifo                                       ; work         ;
;                |scfifo_9ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                      ; scfifo_9ba1                                  ; work         ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                 ; a_dpfifo_s2a1                                ; work         ;
;                      |altsyncram_r3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                         ; altsyncram_r3i1                              ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                             ; cntr_h2b                                     ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                 ; cntr_i2b                                     ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                          ; cntr_u27                                     ; work         ;
;          |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                             ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                 ; altera_up_sync_fifo                          ; reloj_soc    ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                ; scfifo                                       ; work         ;
;                |scfifo_9ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                     ; scfifo_9ba1                                  ; work         ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                ; a_dpfifo_s2a1                                ; work         ;
;                      |altsyncram_r3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                        ; altsyncram_r3i1                              ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                            ; cntr_h2b                                     ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                ; cntr_i2b                                     ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                         ; cntr_u27                                     ; work         ;
;       |altera_up_clock_edge:Bit_Clock_Edges|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                 ; altera_up_clock_edge                         ; reloj_soc    ;
;       |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                      ; altera_up_clock_edge                         ; reloj_soc    ;
;    |reloj_soc_AUDIO_CONFIG:audio_config|                                                                                                ; 181 (51)            ; 159 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config                                                                                                                                                                                                                                                                                                                        ; reloj_soc_AUDIO_CONFIG                       ; reloj_soc    ;
;       |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                               ; 12 (12)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                      ; altera_up_av_config_auto_init                ; reloj_soc    ;
;       |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                               ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                      ; altera_up_av_config_auto_init_ob_de1_soc     ; reloj_soc    ;
;          |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                         ; altera_up_av_config_auto_init_ob_adv7180     ; reloj_soc    ;
;       |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                 ; 101 (85)            ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                        ; altera_up_av_config_serial_bus_controller    ; reloj_soc    ;
;          |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                 ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                           ; altera_up_slow_clock_generator               ; reloj_soc    ;
;    |reloj_soc_AUDIO_PLL:audio_pll|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_PLL:audio_pll                                                                                                                                                                                                                                                                                                                              ; reloj_soc_AUDIO_PLL                          ; reloj_soc    ;
;       |reloj_soc_AUDIO_PLL_audio_pll:audio_pll|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll                                                                                                                                                                                                                                                                                      ; reloj_soc_AUDIO_PLL_audio_pll                ; reloj_soc    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                              ; altera_pll                                   ; work         ;
;    |reloj_soc_NIOS_II:nios_ii|                                                                                                          ; 691 (0)             ; 581 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii                                                                                                                                                                                                                                                                                                                                  ; reloj_soc_NIOS_II                            ; reloj_soc    ;
;       |reloj_soc_NIOS_II_cpu:cpu|                                                                                                       ; 691 (531)           ; 581 (311)                 ; 10240             ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu                                                                                                                                                                                                                                                                                                        ; reloj_soc_NIOS_II_cpu                        ; reloj_soc    ;
;          |reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|                                                          ; 160 (5)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci                                                                                                                                                                                                                                    ; reloj_soc_NIOS_II_cpu_nios2_oci              ; reloj_soc    ;
;             |reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|                                   ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper                                                                                                                                            ; reloj_soc_NIOS_II_cpu_debug_slave_wrapper    ; reloj_soc    ;
;                |reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|                                  ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk                                                      ; reloj_soc_NIOS_II_cpu_debug_slave_sysclk     ; reloj_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                |reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|                                        ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck                                                            ; reloj_soc_NIOS_II_cpu_debug_slave_tck        ; reloj_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                |sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;             |reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|                                         ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg                                                                                                                                                  ; reloj_soc_NIOS_II_cpu_nios2_avalon_reg       ; reloj_soc    ;
;             |reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|                                           ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break                                                                                                                                                    ; reloj_soc_NIOS_II_cpu_nios2_oci_break        ; reloj_soc    ;
;             |reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|                                           ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug                                                                                                                                                    ; reloj_soc_NIOS_II_cpu_nios2_oci_debug        ; reloj_soc    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;             |reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|                                                 ; 74 (74)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem                                                                                                                                                          ; reloj_soc_NIOS_II_cpu_nios2_ocimem           ; reloj_soc    ;
;                |reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram                                                                           ; reloj_soc_NIOS_II_cpu_ociram_sp_ram_module   ; reloj_soc    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;          |reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a                                                                                                                                                                                                                     ; reloj_soc_NIOS_II_cpu_register_bank_a_module ; reloj_soc    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                              ; work         ;
;          |reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b                                                                                                                                                                                                                     ; reloj_soc_NIOS_II_cpu_register_bank_b_module ; reloj_soc    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                              ; work         ;
;    |reloj_soc_RAM:ram|                                                                                                                  ; 11 (2)              ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_RAM:ram                                                                                                                                                                                                                                                                                                                                          ; reloj_soc_RAM                                ; reloj_soc    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 9 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;          |altsyncram_udm1:auto_generated|                                                                                               ; 9 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated                                                                                                                                                                                                                                                                                 ; altsyncram_udm1                              ; work         ;
;             |decode_5la:decode3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                                              ; decode_5la                                   ; work         ;
;             |mux_2hb:mux2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                                                                    ; mux_2hb                                      ; work         ;
;    |reloj_soc_REG_BUTTONS:reg_buttons|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_REG_BUTTONS:reg_buttons                                                                                                                                                                                                                                                                                                                          ; reloj_soc_REG_BUTTONS                        ; reloj_soc    ;
;    |reloj_soc_REG_LEDS:reg_leds|                                                                                                        ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_REG_LEDS:reg_leds                                                                                                                                                                                                                                                                                                                                ; reloj_soc_REG_LEDS                           ; reloj_soc    ;
;    |reloj_soc_TIMER:timer|                                                                                                              ; 72 (72)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_TIMER:timer                                                                                                                                                                                                                                                                                                                                      ; reloj_soc_TIMER                              ; reloj_soc    ;
;    |reloj_soc_UART:uart|                                                                                                                ; 114 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart                                                                                                                                                                                                                                                                                                                                        ; reloj_soc_UART                               ; reloj_soc    ;
;       |alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|                                                                              ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                            ; work         ;
;       |reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r                                                                                                                                                                                                                                                                                    ; reloj_soc_UART_scfifo_r                      ; reloj_soc    ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;       |reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w                                                                                                                                                                                                                                                                                    ; reloj_soc_UART_scfifo_w                      ; reloj_soc    ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;    |reloj_soc_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 269 (0)             ; 163 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                              ; reloj_soc_mm_interconnect_0                  ; reloj_soc    ;
;       |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|                                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|                                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|                                                                             ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; reloj_soc    ;
;       |altera_merlin_master_translator:nios_ii_data_master_translator|                                                                  ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator                                                                                                                                                                                                                                               ; altera_merlin_master_translator              ; reloj_soc    ;
;       |altera_merlin_master_translator:nios_ii_instruction_master_translator|                                                           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator                                                                                                                                                                                                                                        ; altera_merlin_master_translator              ; reloj_soc    ;
;       |altera_merlin_slave_agent:timer_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                    ; reloj_soc    ;
;       |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator|                                                               ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:reg_buttons_s1_translator|                                                                        ; 3 (3)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:reg_leds_s1_translator|                                                                           ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|                                                                ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; reloj_soc_mm_interconnect_0_cmd_demux        ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; reloj_soc_mm_interconnect_0_cmd_demux_001    ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; reloj_soc_mm_interconnect_0_cmd_demux_001    ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                      ; reloj_soc_mm_interconnect_0_cmd_demux_001    ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 55 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                          ; reloj_soc_mm_interconnect_0_cmd_mux_003      ; reloj_soc    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                     ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                             ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                          ; reloj_soc_mm_interconnect_0_cmd_mux_003      ; reloj_soc    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                     ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_router:router|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; reloj_soc_mm_interconnect_0_router           ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_router_001:router_001|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; reloj_soc_mm_interconnect_0_router_001       ; reloj_soc    ;
;       |reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; reloj_soc_mm_interconnect_0_rsp_mux          ; reloj_soc    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 117 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 116 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 116 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                        ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 116 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                    ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 115 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 115 (80)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                           ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                   ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                 ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048   ; None              ;
; reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048   ; None              ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None              ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None              ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None              ;
; reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; reloj_soc_RAM.hex ;
; reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None              ;
; reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.0    ; N/A          ; N/A          ; |reloj_soc                                                                                                                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_pll                      ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll                                                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |reloj_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_irq_mapper               ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_mm_interconnect          ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                                                                                                              ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                         ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                    ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                              ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                                         ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent                                                                                                                                                                  ; reloj_soc.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator                                                                                                                                                        ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo                                                                                                                                                          ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator                                                                                                                                                 ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                      ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent                                                                                                                                                                        ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator                                                                                                                                                              ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent                                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo                                                                                                                                                                      ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator                                                                                                                                                                 ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router                                                                                                                                                                             ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_006                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_007                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                     ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                       ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                              ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                         ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                    ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent                                                                                                                                                                ; reloj_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                                      ; reloj_soc.qsys  ;
; Altera ; altera_nios2_gen2               ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_NIOS_II:nios_ii                                                                                                                                                                                                                                           ; reloj_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit          ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu                                                                                                                                                                                                                 ; reloj_soc.qsys  ;
; Altera ; altera_avalon_onchip_memory2    ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_RAM:ram                                                                                                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_REG_BUTTONS:reg_buttons                                                                                                                                                                                                                                   ; reloj_soc.qsys  ;
; Altera ; altera_avalon_pio               ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_REG_LEDS:reg_leds                                                                                                                                                                                                                                         ; reloj_soc.qsys  ;
; Altera ; altera_reset_controller         ; 18.0    ; N/A          ; N/A          ; |reloj_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; reloj_soc.qsys  ;
; Altera ; altera_reset_controller         ; 18.0    ; N/A          ; N/A          ; |reloj_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; reloj_soc.qsys  ;
; Altera ; altera_avalon_timer             ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_TIMER:timer                                                                                                                                                                                                                                               ; reloj_soc.qsys  ;
; Altera ; altera_avalon_jtag_uart         ; 18.0    ; N/A          ; N/A          ; |reloj_soc|reloj_soc_UART:uart                                                                                                                                                                                                                                                 ; reloj_soc.qsys  ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|s_serial_transfer                                                                                                                                                                                                                                       ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                                                      ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                          ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[8..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|address_reg[8..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|control_reg[0,3..15,18..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                               ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                  ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                  ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                          ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                          ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                     ;
; reloj_soc_AUDIO_CONFIG:audio_config|readdata[10..15,18..31]                                                                                                                                                                                                                                                ; Merged with reloj_soc_AUDIO_CONFIG:audio_config|readdata[9]                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO:audio|readdata[2,4..8,10..15]                                                                                                                                                                                                                                                              ; Merged with reloj_soc_AUDIO:audio|readdata[0]                                                                                                                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent|hold_waitrequest                                                                                                                                                                                        ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent|hold_waitrequest                                                                                                                                                                                 ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                          ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                          ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                  ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                  ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                               ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                               ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                     ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                        ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                        ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                        ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                           ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|readdata[9]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO:audio|readdata[0]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                      ; Merged with reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                         ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|s_serial_transfer~2                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|s_serial_transfer~3                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|s_serial_transfer~4                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize.011 ; Merged with reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize.001 ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 521                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                     ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                        ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                          ;                           ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[23]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[22]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[21]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[20]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[19]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[18]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[17]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[16]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[15]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[14]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[13]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[12]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[11]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[10]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[9]                                                                                                                                                                                                                                                            ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[8]                                                                                                                                                                                                                                                            ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND              ; reloj_soc_AUDIO:audio|readdata[0]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_AUDIO_CONFIG:audio_config|address_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND              ; reloj_soc_AUDIO_CONFIG:audio_config|readdata[9]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[31]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                     ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[30]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[29]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                  ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[28]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                     ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                     ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                       ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[27]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                        ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                        ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                          ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[26]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                   ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                             ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[25]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_REG_BUTTONS:reg_buttons|readdata[24]                                                                                                                                                                                                                                                           ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                        ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                        ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Lost Fanouts              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                     ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                   ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                        ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                             ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                   ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                    ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                     ; Stuck at GND              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                  ; Stuck at VCC              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                  ; Stuck at VCC              ; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                            ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1345  ;
; Number of registers using Synchronous Clear  ; 484   ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 726   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 632   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 28      ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                     ; 36      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; reloj_soc_UART:uart|av_waitrequest                                                                                                                                                                                                                                                                                              ; 8       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                                     ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|i_read                                                                                                                                                                                                                                                                      ; 9       ;
; reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                              ; 6       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; reloj_soc_UART:uart|t_dav                                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                        ; 2       ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                        ; 2       ;
; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                     ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                                                      ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[14]                                                                                                                                                                                                                                                                                      ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[8]                                                                                                                                                                                                                                                                                       ; 3       ;
; reloj_soc_TIMER:timer|internal_counter[6]                                                                                                                                                                                                                                                                                       ; 3       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 37                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|control_reg[17]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO:audio|clear_write_fifos                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |reloj_soc|reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|device_for_transfer[1]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|address_reg[7]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|control_reg[1]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|data_reg[5]                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                         ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|MonDReg[22]                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|MonDReg[18]                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|MonAReg[8]                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break|break_readreg[19]                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|address_for_transfer[5]                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|readdata[2]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|readdata[17]                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO:audio|readdata[9]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|external_read_transfer                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO:audio|readdata[29]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                    ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |reloj_soc|reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |reloj_soc|reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|readdata[3]                                                                                                                                                                                                                                                        ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                                                                                                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |reloj_soc|reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |reloj_soc|reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; AW             ; 6     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; AW             ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                            ;
; AW             ; 5     ; Signed Integer                                                                                            ;
; DW             ; 26    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                 ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                      ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                      ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                      ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                      ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                      ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                      ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                      ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                      ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                      ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                      ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                            ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                 ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                 ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                 ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                      ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                      ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                      ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                      ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                      ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                      ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                      ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                      ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                      ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                      ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                      ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                      ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                      ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                      ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                      ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                      ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                      ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                      ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                      ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                      ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                      ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                      ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                      ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                      ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                      ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                      ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                      ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                      ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                      ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                      ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                      ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                      ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                      ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                      ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                      ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                      ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                      ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                          ;
; CW             ; 4     ; Signed Integer                                                                                                          ;
; SCCW           ; 11    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                     ;
; pll_type                             ; General                ; String                                                                     ;
; pll_subtype                          ; General                ; String                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                             ;
; operation_mode                       ; direct                 ; String                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                             ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                             ;
; clock_name_0                         ;                        ; String                                                                     ;
; clock_name_1                         ;                        ; String                                                                     ;
; clock_name_2                         ;                        ; String                                                                     ;
; clock_name_3                         ;                        ; String                                                                     ;
; clock_name_4                         ;                        ; String                                                                     ;
; clock_name_5                         ;                        ; String                                                                     ;
; clock_name_6                         ;                        ; String                                                                     ;
; clock_name_7                         ;                        ; String                                                                     ;
; clock_name_8                         ;                        ; String                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_RAM:ram ;
+----------------+-------------------+---------------------------+
; Parameter Name ; Value             ; Type                      ;
+----------------+-------------------+---------------------------+
; INIT_FILE      ; reloj_soc_RAM.hex ; String                    ;
+----------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; reloj_soc_RAM.hex    ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 16384                ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_udm1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_003|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_004|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_006|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_007|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_008|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_009|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                           ;
; Entity Instance            ; reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 16                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 16                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo                                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r|scfifo:rfifo                                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; reloj_soc_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_buttons_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg_leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg_leds_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_ii_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_ii_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_buttons_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic"                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_UART:uart"                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "reloj_soc_RAM:ram" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; freeze ; Input ; Info     ; Stuck at GND      ;
+--------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_NIOS_II:nios_ii"            ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i"                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                                                        ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                     ;
+-------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reloj_soc_AUDIO_CONFIG:audio_config"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1260                        ;
;     CLR               ; 268                         ;
;     CLR SCLR          ; 105                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 78                          ;
;     ENA CLR           ; 177                         ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 222                         ;
;     ENA SCLR SLD      ; 25                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 67                          ;
;     SLD               ; 29                          ;
;     plain             ; 136                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 1501                        ;
;     arith             ; 191                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 1302                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 243                         ;
;         4 data inputs ; 240                         ;
;         5 data inputs ; 348                         ;
;         6 data inputs ; 254                         ;
; boundary_port         ; 87                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Jun 07 02:02:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Platform Designer system entity "reloj_soc.qsys"
Info (12250): 2025.06.07.02:02:33 Progress: Loading Examples/reloj_soc.qsys
Info (12250): 2025.06.07.02:02:34 Progress: Reading input file
Info (12250): 2025.06.07.02:02:34 Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Info (12250): 2025.06.07.02:02:34 Progress: Parameterizing module AUDIO
Info (12250): 2025.06.07.02:02:34 Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_CONFIG
Info (12250): 2025.06.07.02:02:35 Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module AUDIO_PLL
Info (12250): 2025.06.07.02:02:35 Progress: Adding CLK [clock_source 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module CLK
Info (12250): 2025.06.07.02:02:35 Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module NIOS_II
Info (12250): 2025.06.07.02:02:35 Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module RAM
Info (12250): 2025.06.07.02:02:35 Progress: Adding REG_BUTTONS [altera_avalon_pio 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module REG_BUTTONS
Info (12250): 2025.06.07.02:02:35 Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module REG_LEDS
Info (12250): 2025.06.07.02:02:35 Progress: Adding TIMER [altera_avalon_timer 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module TIMER
Info (12250): 2025.06.07.02:02:35 Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing module UART
Info (12250): 2025.06.07.02:02:35 Progress: Building connections
Info (12250): 2025.06.07.02:02:35 Progress: Parameterizing connections
Info (12250): 2025.06.07.02:02:35 Progress: Validating
Info (12250): 2025.06.07.02:02:38 Progress: Done reading input file
Info (12250): Reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Reloj_soc: Generating reloj_soc "reloj_soc" for QUARTUS_SYNTH
Info (12250): AUDIO: Starting Generation of Audio Controller
Info (12250): AUDIO: "reloj_soc" instantiated altera_up_avalon_audio "AUDIO"
Info (12250): AUDIO_CONFIG: Starting Generation of Audio and Video Config
Info (12250): AUDIO_CONFIG: "reloj_soc" instantiated altera_up_avalon_audio_and_video_config "AUDIO_CONFIG"
Info (12250): AUDIO_PLL: "reloj_soc" instantiated altera_up_avalon_audio_pll "AUDIO_PLL"
Info (12250): NIOS_II: "reloj_soc" instantiated altera_nios2_gen2 "NIOS_II"
Info (12250): RAM: Starting RTL generation for module 'reloj_soc_RAM'
Info (12250): RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0004_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM: Done RTL generation for module 'reloj_soc_RAM'
Info (12250): RAM: "reloj_soc" instantiated altera_avalon_onchip_memory2 "RAM"
Info (12250): REG_BUTTONS: Starting RTL generation for module 'reloj_soc_REG_BUTTONS'
Info (12250): REG_BUTTONS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTONS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0005_REG_BUTTONS_gen//reloj_soc_REG_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info (12250): REG_BUTTONS: Done RTL generation for module 'reloj_soc_REG_BUTTONS'
Info (12250): REG_BUTTONS: "reloj_soc" instantiated altera_avalon_pio "REG_BUTTONS"
Info (12250): REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS'
Info (12250): REG_LEDS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0006_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info (12250): REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS'
Info (12250): REG_LEDS: "reloj_soc" instantiated altera_avalon_pio "REG_LEDS"
Info (12250): TIMER: Starting RTL generation for module 'reloj_soc_TIMER'
Info (12250): TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0007_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TIMER: Done RTL generation for module 'reloj_soc_TIMER'
Info (12250): TIMER: "reloj_soc" instantiated altera_avalon_timer "TIMER"
Info (12250): UART: Starting RTL generation for module 'reloj_soc_UART'
Info (12250): UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0008_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=0  ]
Info (12250): UART: Done RTL generation for module 'reloj_soc_UART'
Info (12250): UART: "reloj_soc" instantiated altera_avalon_jtag_uart "UART"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "reloj_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "reloj_soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "reloj_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "AUDIO_PLL" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "AUDIO_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Cpu: Starting RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOS_II_cpu --dir=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/f_cec/AppData/Local/Temp/alt0246_2793758171005034375.dir/0013_cpu_gen//reloj_soc_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.06.07 02:02:50 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.06.07 02:02:50 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.06.07 02:02:51 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.06.07 02:02:51 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2025.06.07 02:02:52 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'reloj_soc_NIOS_II_cpu'
Info (12250): Cpu: "NIOS_II" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): NIOS_II_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_II_data_master_translator"
Info (12250): AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info (12250): NIOS_II_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_II_data_master_agent"
Info (12250): AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info (12250): AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/QuartusProject/Examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Reloj_soc: Done "reloj_soc" with 34 modules, 67 files
Info (12249): Finished elaborating Platform Designer system entity "reloj_soc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/reloj_soc.v
    Info (12023): Found entity 1: reloj_soc File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv
    Info (12023): Found entity 1: reloj_soc_irq_mapper File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux_001 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_rsp_demux File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux_003 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux_001 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_router_005_default_decode File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: reloj_soc_mm_interconnect_0_router_005 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_router_002_default_decode File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: reloj_soc_mm_interconnect_0_router_002 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_router_001_default_decode File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: reloj_soc_mm_interconnect_0_router_001 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: reloj_soc_mm_interconnect_0_router_default_decode File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: reloj_soc_mm_interconnect_0_router File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_uart.v
    Info (12023): Found entity 1: reloj_soc_UART_sim_scfifo_w File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 21
    Info (12023): Found entity 2: reloj_soc_UART_scfifo_w File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 78
    Info (12023): Found entity 3: reloj_soc_UART_sim_scfifo_r File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 164
    Info (12023): Found entity 4: reloj_soc_UART_scfifo_r File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 243
    Info (12023): Found entity 5: reloj_soc_UART File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_timer.v
    Info (12023): Found entity 1: reloj_soc_TIMER File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_leds.v
    Info (12023): Found entity 1: reloj_soc_REG_LEDS File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_buttons.v
    Info (12023): Found entity 1: reloj_soc_REG_BUTTONS File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_ram.v
    Info (12023): Found entity 1: reloj_soc_RAM File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II_cpu_register_bank_a_module File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 21
    Info (12023): Found entity 2: reloj_soc_NIOS_II_cpu_register_bank_b_module File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 87
    Info (12023): Found entity 3: reloj_soc_NIOS_II_cpu_nios2_oci_debug File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 153
    Info (12023): Found entity 4: reloj_soc_NIOS_II_cpu_nios2_oci_break File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 295
    Info (12023): Found entity 5: reloj_soc_NIOS_II_cpu_nios2_oci_xbrk File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 588
    Info (12023): Found entity 6: reloj_soc_NIOS_II_cpu_nios2_oci_dbrk File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 795
    Info (12023): Found entity 7: reloj_soc_NIOS_II_cpu_nios2_oci_itrace File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 982
    Info (12023): Found entity 8: reloj_soc_NIOS_II_cpu_nios2_oci_td_mode File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1115
    Info (12023): Found entity 9: reloj_soc_NIOS_II_cpu_nios2_oci_dtrace File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1183
    Info (12023): Found entity 10: reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1265
    Info (12023): Found entity 11: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1337
    Info (12023): Found entity 12: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1380
    Info (12023): Found entity 13: reloj_soc_NIOS_II_cpu_nios2_oci_fifo File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1427
    Info (12023): Found entity 14: reloj_soc_NIOS_II_cpu_nios2_oci_pib File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1913
    Info (12023): Found entity 15: reloj_soc_NIOS_II_cpu_nios2_oci_im File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1936
    Info (12023): Found entity 16: reloj_soc_NIOS_II_cpu_nios2_performance_monitors File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2006
    Info (12023): Found entity 17: reloj_soc_NIOS_II_cpu_nios2_avalon_reg File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2023
    Info (12023): Found entity 18: reloj_soc_NIOS_II_cpu_ociram_sp_ram_module File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2116
    Info (12023): Found entity 19: reloj_soc_NIOS_II_cpu_nios2_ocimem File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2181
    Info (12023): Found entity 20: reloj_soc_NIOS_II_cpu_nios2_oci File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2362
    Info (12023): Found entity 21: reloj_soc_NIOS_II_cpu File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_sysclk File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_tck File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_wrapper File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_test_bench.v
    Info (12023): Found entity 1: reloj_soc_NIOS_II_cpu_test_bench File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll.v
    Info (12023): Found entity 1: reloj_soc_AUDIO_PLL File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll_audio_pll.v
    Info (12023): Found entity 1: reloj_soc_AUDIO_PLL_audio_pll File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_config.v
    Info (12023): Found entity 1: reloj_soc_AUDIO_CONFIG File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio.v
    Info (12023): Found entity 1: reloj_soc_AUDIO File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v Line: 30
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/reloj_soc.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/reloj_soc.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_avalon_sc_fifo.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_arbitrator.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_master_agent.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_master_translator.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_slave_agent.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_merlin_slave_translator.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_reset_controller.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_reset_synchronizer.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_bit_counter.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_in_deserializer.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_audio_out_serializer.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_d5m.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_dc2.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_lcm.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ltm.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7180.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_adv7181.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_audio.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2_115.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_av_config_serial_bus_controller.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_avalon_reset_from_locked_signal.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_clock_edge.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_clock_edge.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_clock_edge.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_slow_clock_generator.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/altera_up_sync_fifo.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/altera_up_sync_fifo.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_config.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_config.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_pll.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_audio_pll_audio_pll.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_nios_ii_cpu_test_bench.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_ram.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_ram.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_reg_buttons.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_reg_leds.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_timer.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_timer.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_uart.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_uart.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_irq_mapper.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_001.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_002.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_router_005.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv
Info (15248): File "d:/quartusproject/examples/db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/reloj_soc/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv
Info (12127): Elaborating entity "reloj_soc" for the top level hierarchy
Info (12128): Elaborating entity "reloj_soc_AUDIO" for hierarchy "reloj_soc_AUDIO:audio" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 100
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "reloj_soc_AUDIO:audio|altera_up_clock_edge:Bit_Clock_Edges" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v Line: 218
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v Line: 259
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v Line: 210
Info (12128): Elaborating entity "scfifo" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: D:/QuartusProject/Examples/db/scfifo_9ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: D:/QuartusProject/Examples/db/scfifo_9ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: D:/QuartusProject/Examples/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/QuartusProject/Examples/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/QuartusProject/Examples/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/QuartusProject/Examples/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/QuartusProject/Examples/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "reloj_soc_AUDIO:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/QuartusProject/Examples/db/a_dpfifo_s2a1.tdf Line: 58
Info (12128): Elaborating entity "reloj_soc_AUDIO_CONFIG" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 114
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "reloj_soc_AUDIO_PLL" for hierarchy "reloj_soc_AUDIO_PLL:audio_pll" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 121
Info (12128): Elaborating entity "reloj_soc_AUDIO_PLL_audio_pll" for hierarchy "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "reloj_soc_AUDIO_PLL:audio_pll|reloj_soc_AUDIO_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "reloj_soc_AUDIO_PLL:audio_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v Line: 28
Info (12128): Elaborating entity "reloj_soc_NIOS_II" for hierarchy "reloj_soc_NIOS_II:nios_ii" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 150
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v Line: 65
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_test_bench" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 3545
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_register_bank_a_module" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 58
Info (12133): Instantiated megafunction "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: D:/QuartusProject/Examples/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_register_bank_b_module" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 4079
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 4575
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_debug" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 220
Info (12133): Instantiated megafunction "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_break" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2561
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2582
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2608
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_itrace" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2624
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2639
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_td_mode" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1233
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_fifo" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2654
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo|reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt:the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1546
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1555
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 1564
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_pib" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2659
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_oci_im" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2673
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_avalon_reg" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2692
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_nios2_ocimem" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2712
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_ociram_sp_ram_module" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2156
Info (12133): Instantiated megafunction "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: D:/QuartusProject/Examples/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_debug_slave_wrapper" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v Line: 2814
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_debug_slave_tck" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "reloj_soc_NIOS_II_cpu_debug_slave_sysclk" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "reloj_soc_NIOS_II:nios_ii|reloj_soc_NIOS_II_cpu:cpu|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "reloj_soc_RAM" for hierarchy "reloj_soc_RAM:ram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "reloj_soc_RAM:ram|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v Line: 69
Info (12130): Elaborated megafunction instantiation "reloj_soc_RAM:ram|altsyncram:the_altsyncram" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v Line: 69
Info (12133): Instantiated megafunction "reloj_soc_RAM:ram|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_RAM.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "reloj_soc_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udm1.tdf
    Info (12023): Found entity 1: altsyncram_udm1 File: D:/QuartusProject/Examples/db/altsyncram_udm1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_udm1" for hierarchy "reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: D:/QuartusProject/Examples/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated|decode_5la:decode3" File: D:/QuartusProject/Examples/db/altsyncram_udm1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: D:/QuartusProject/Examples/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "reloj_soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_udm1:auto_generated|mux_2hb:mux2" File: D:/QuartusProject/Examples/db/altsyncram_udm1.tdf Line: 44
Info (12128): Elaborating entity "reloj_soc_REG_BUTTONS" for hierarchy "reloj_soc_REG_BUTTONS:reg_buttons" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 172
Info (12128): Elaborating entity "reloj_soc_REG_LEDS" for hierarchy "reloj_soc_REG_LEDS:reg_leds" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 183
Info (12128): Elaborating entity "reloj_soc_TIMER" for hierarchy "reloj_soc_TIMER:timer" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 194
Info (12128): Elaborating entity "reloj_soc_UART" for hierarchy "reloj_soc_UART:uart" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 207
Info (12128): Elaborating entity "reloj_soc_UART_scfifo_w" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 139
Info (12130): Elaborated megafunction instantiation "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 139
Info (12133): Instantiated megafunction "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/QuartusProject/Examples/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/QuartusProject/Examples/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/QuartusProject/Examples/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/QuartusProject/Examples/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/QuartusProject/Examples/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/QuartusProject/Examples/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/QuartusProject/Examples/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/QuartusProject/Examples/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "reloj_soc_UART_scfifo_r" for hierarchy "reloj_soc_UART:uart|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 569
Info (12130): Elaborated megafunction instantiation "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 569
Info (12133): Instantiated megafunction "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic" with the following parameter: File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_UART.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "reloj_soc_UART:uart|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 272
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_data_master_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 669
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_ii_instruction_master_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 729
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 921
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg_leds_s1_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1113
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_data_master_agent" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1322
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_ii_instruction_master_agent" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1403
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 1528
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2419
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_default_decode" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router:router|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_001" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2435
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_001:router_001|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_002" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2451
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_002:router_002|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_005" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2499
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_router_005_default_decode" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_router_005:router_005|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_cmd_demux" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2622
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2645
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_cmd_mux" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2662
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_cmd_mux_003" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2719
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_rsp_demux" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 2810
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_rsp_mux" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 3000
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 3023
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v Line: 3052
Info (12128): Elaborating entity "reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "reloj_soc_mm_interconnect_0:mm_interconnect_0|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "reloj_soc_irq_mapper" for hierarchy "reloj_soc_irq_mapper:irq_mapper" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 281
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 344
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/QuartusProject/Examples/reloj_soc/synthesis/reloj_soc.v Line: 407
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.07.02:03:03 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusProject/Examples/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: D:/QuartusProject/Examples/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 95 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/QuartusProject/Examples/output_files/reloj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2129 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5053 megabytes
    Info: Processing ended: Sat Jun 07 02:03:13 2025
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusProject/Examples/output_files/reloj.map.smsg.


