0.7
2020.2
Nov  8 2024
22:36:57
F:/FPGA_Repos/sdram_controller/sdram_controller.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_cmd_sequencer_tb.sv,1742755209,systemVerilog,,,,sdram_cmd_sequencer_tb,,uvm,,,,,,
F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_data_io_tb.sv,1742808578,systemVerilog,,,,sdram_data_io_tb,,uvm,,,,,,
F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_cmd_sequencer.sv,1742754275,systemVerilog,,F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_cmd_sequencer_tb.sv,,sdram_cmd_sequencer,,uvm,,,,,,
F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_data_io.sv,1742808069,systemVerilog,,F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_data_io_tb.sv,,sdram_data_io,,uvm,,,,,,
