m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/simulation/modelsim
Edecoder_3x8
Z1 w1632507659
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl
l0
L5 1
Vc:jiM@b[zkJ0WdMK]Hm2V2
!s100 K_FlZ<OEUL8d6V1E<BHQM0
Z6 OV;C;2020.1;71
31
Z7 !s110 1632507814
!i10b 1
Z8 !s108 1632507813.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abm
R2
R3
DEx4 work 11 decoder_3x8 0 22 c:jiM@b[zkJ0WdMK]Hm2V2
!i122 1
l43
L15 34
VO4MQl5WZJja=zR3ShhGkj2
!s100 zoL[MDI_g7I?SCmkX3g?M2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1632486530
R2
R3
!i122 0
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl
l0
L4 1
VGDfXB3g3YfT:8FE99bf8K1
!s100 53Z1X@Ld]M<;XG=L=1bU31
R6
31
Z16 !s110 1632507813
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl|
Z18 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 GDfXB3g3YfT:8FE99bf8K1
!i122 0
l20
L11 24
Vh=AeU::96TTLHMGIST0A62
!s100 GL>6H:N>fMYzgh7]lcWG23
R6
31
R16
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Etestbench
Z19 w1632485324
R3
R2
!i122 2
R0
Z20 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl
Z21 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
Z22 !s108 1632507814.000000
Z23 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
V07VJ8>6L_5nUdb1]jPnXP2
!s100 K>_bJH_?lF`VbhU`@PjG60
R6
31
R7
!i10b 1
R22
R23
Z24 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl|
!i113 1
R11
R12
