// Seed: 4064005542
module module_0 (
    id_1,
    id_2,
    access,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_9 = 1;
  wire id_10, id_11;
  wire id_12;
  wire [-1 : 1] id_13;
  bit id_14, id_15;
  always @(id_5 or posedge (-1)) begin : LABEL_0
    id_15 <= id_1;
  end
  wire id_16;
  ;
  wire id_17, id_18;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input wor  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1 ? id_1 : id_4 == 1;
endmodule
