

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 19:10:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |       33|       33|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    230|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      16|      2|    0|
|Multiplexer      |        -|    -|       -|    372|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      65|    604|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                    |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_804_p2   |         +|   0|  0|  13|           5|           5|
    |add_ln117_fu_814_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln246_fu_448_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln247_fu_458_p2   |         +|   0|  0|  13|           5|           2|
    |add_ln248_fu_493_p2   |         +|   0|  0|  13|           5|           2|
    |add_ln249_fu_503_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln250_fu_538_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln251_fu_548_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln252_fu_583_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln253_fu_593_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln255_fu_628_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln256_fu_638_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln257_fu_669_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln258_fu_683_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln259_fu_714_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln260_fu_728_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln261_fu_759_p2   |         +|   0|  0|  13|           5|           4|
    |icmp_ln116_fu_819_p2  |      icmp|   0|  0|   9|           4|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 230|          88|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  65|         13|    1|         13|
    |idx_fu_94    |   9|          2|    4|          8|
    |lk_address0  |  53|         10|    5|         50|
    |lk_address1  |  48|          9|    5|         45|
    |t_address0   |  53|         10|    4|         40|
    |t_address1   |  48|          9|    4|         36|
    |t_d0         |  48|          9|    8|         72|
    |t_d1         |  48|          9|    8|         72|
    +-------------+----+-----------+-----+-----------+
    |Total        | 372|         71|   39|        336|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  12|   0|   12|          0|
    |idx_fu_94            |   4|   0|    4|          0|
    |tmp_166_reg_936      |   1|   0|    1|          0|
    |tmp_s_reg_876        |   7|   0|    7|          0|
    |trunc_ln246_reg_861  |   1|   0|    1|          0|
    |trunc_ln248_reg_881  |   1|   0|    1|          0|
    |trunc_ln250_reg_896  |   1|   0|    1|          0|
    |trunc_ln252_reg_911  |   1|   0|    1|          0|
    |trunc_ln257_reg_946  |   7|   0|    7|          0|
    |trunc_ln259_reg_961  |   7|   0|    7|          0|
    |trunc_ln261_reg_976  |   7|   0|    7|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  49|   0|   49|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|lk_address0  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                  lk|         array|
|lk_we0       |  out|    1|   ap_memory|                  lk|         array|
|lk_d0        |  out|    8|   ap_memory|                  lk|         array|
|lk_q0        |   in|    8|   ap_memory|                  lk|         array|
|lk_address1  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce1       |  out|    1|   ap_memory|                  lk|         array|
|lk_q1        |   in|    8|   ap_memory|                  lk|         array|
|lk_offset    |   in|    5|     ap_none|           lk_offset|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 13 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lk_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lk_offset"   --->   Operation 14 'read' 'lk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lk_offset_cast = zext i5 %lk_offset_read"   --->   Operation 15 'zext' 'lk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %lk_offset_cast" [clefia.c:114]   --->   Operation 16 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%t = alloca i64 1" [clefia.c:244]   --->   Operation 17 'alloca' 't' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 18 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 0, i4 %idx" [clefia.c:116]   --->   Operation 19 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 20 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 21 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln246 = add i5 %lk_offset_read, i5 1" [clefia.c:246]   --->   Operation 22 'add' 'add_ln246' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %add_ln246" [clefia.c:246]   --->   Operation 23 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lk_addr_16 = getelementptr i8 %lk, i64 0, i64 %zext_ln246" [clefia.c:246]   --->   Operation 24 'getelementptr' 'lk_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_16" [clefia.c:246]   --->   Operation 25 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %lk_offset_read, i5 2" [clefia.c:247]   --->   Operation 26 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [clefia.c:247]   --->   Operation 27 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lk_addr_15 = getelementptr i8 %lk, i64 0, i64 %zext_ln247" [clefia.c:247]   --->   Operation 28 'getelementptr' 'lk_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_15" [clefia.c:247]   --->   Operation 29 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_16" [clefia.c:246]   --->   Operation 31 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 33 'bitconcatenate' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 0" [clefia.c:246]   --->   Operation 34 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln15, i4 %t_addr" [clefia.c:246]   --->   Operation 35 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 36 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_15" [clefia.c:247]   --->   Operation 37 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 38 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 39 'bitconcatenate' 'or_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i64 0, i64 1" [clefia.c:247]   --->   Operation 40 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln16, i4 %t_addr_1" [clefia.c:247]   --->   Operation 41 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 42 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln248 = add i5 %lk_offset_read, i5 3" [clefia.c:248]   --->   Operation 43 'add' 'add_ln248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %add_ln248" [clefia.c:248]   --->   Operation 44 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lk_addr_17 = getelementptr i8 %lk, i64 0, i64 %zext_ln248" [clefia.c:248]   --->   Operation 45 'getelementptr' 'lk_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_17" [clefia.c:248]   --->   Operation 46 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln249 = add i5 %lk_offset_read, i5 4" [clefia.c:249]   --->   Operation 47 'add' 'add_ln249' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %add_ln249" [clefia.c:249]   --->   Operation 48 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lk_addr_18 = getelementptr i8 %lk, i64 0, i64 %zext_ln249" [clefia.c:249]   --->   Operation 49 'getelementptr' 'lk_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_18" [clefia.c:249]   --->   Operation 50 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 51 [1/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_17" [clefia.c:248]   --->   Operation 51 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 52 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 53 'bitconcatenate' 'or_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr i8 %t, i64 0, i64 2" [clefia.c:248]   --->   Operation 54 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln17, i4 %t_addr_2" [clefia.c:248]   --->   Operation 55 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 56 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_18" [clefia.c:249]   --->   Operation 57 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 58 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 59 'bitconcatenate' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr i8 %t, i64 0, i64 3" [clefia.c:249]   --->   Operation 60 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln18, i4 %t_addr_3" [clefia.c:249]   --->   Operation 61 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 62 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln250 = add i5 %lk_offset_read, i5 5" [clefia.c:250]   --->   Operation 63 'add' 'add_ln250' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %add_ln250" [clefia.c:250]   --->   Operation 64 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%lk_addr_19 = getelementptr i8 %lk, i64 0, i64 %zext_ln250" [clefia.c:250]   --->   Operation 65 'getelementptr' 'lk_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_19" [clefia.c:250]   --->   Operation 66 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln251 = add i5 %lk_offset_read, i5 6" [clefia.c:251]   --->   Operation 67 'add' 'add_ln251' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i5 %add_ln251" [clefia.c:251]   --->   Operation 68 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%lk_addr_20 = getelementptr i8 %lk, i64 0, i64 %zext_ln251" [clefia.c:251]   --->   Operation 69 'getelementptr' 'lk_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_20" [clefia.c:251]   --->   Operation 70 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 71 [1/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_19" [clefia.c:250]   --->   Operation 71 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 72 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 73 'bitconcatenate' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i64 0, i64 4" [clefia.c:250]   --->   Operation 74 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln19, i4 %t_addr_4" [clefia.c:250]   --->   Operation 75 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 76 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_20" [clefia.c:251]   --->   Operation 77 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 78 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 79 'bitconcatenate' 'or_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr i8 %t, i64 0, i64 5" [clefia.c:251]   --->   Operation 80 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln20, i4 %t_addr_5" [clefia.c:251]   --->   Operation 81 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 82 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln252 = add i5 %lk_offset_read, i5 7" [clefia.c:252]   --->   Operation 83 'add' 'add_ln252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %add_ln252" [clefia.c:252]   --->   Operation 84 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%lk_addr_21 = getelementptr i8 %lk, i64 0, i64 %zext_ln252" [clefia.c:252]   --->   Operation 85 'getelementptr' 'lk_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_21" [clefia.c:252]   --->   Operation 86 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln253 = add i5 %lk_offset_read, i5 15" [clefia.c:253]   --->   Operation 87 'add' 'add_ln253' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %add_ln253" [clefia.c:253]   --->   Operation 88 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%lk_addr_22 = getelementptr i8 %lk, i64 0, i64 %zext_ln253" [clefia.c:253]   --->   Operation 89 'getelementptr' 'lk_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_22" [clefia.c:253]   --->   Operation 90 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 91 [1/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_21" [clefia.c:252]   --->   Operation 91 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 92 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 93 'bitconcatenate' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr i8 %t, i64 0, i64 6" [clefia.c:252]   --->   Operation 94 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln21, i4 %t_addr_6" [clefia.c:252]   --->   Operation 95 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 96 [1/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_22" [clefia.c:253]   --->   Operation 96 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 97 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 98 'trunc' 'trunc_ln253_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_2, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr i8 %t, i64 0, i64 7" [clefia.c:253]   --->   Operation 100 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln, i4 %t_addr_7" [clefia.c:253]   --->   Operation 101 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln255 = add i5 %lk_offset_read, i5 8" [clefia.c:255]   --->   Operation 102 'add' 'add_ln255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %add_ln255" [clefia.c:255]   --->   Operation 103 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%lk_addr_23 = getelementptr i8 %lk, i64 0, i64 %zext_ln255" [clefia.c:255]   --->   Operation 104 'getelementptr' 'lk_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_23" [clefia.c:255]   --->   Operation 105 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 106 [1/1] (1.78ns)   --->   "%add_ln256 = add i5 %lk_offset_read, i5 9" [clefia.c:256]   --->   Operation 106 'add' 'add_ln256' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i5 %add_ln256" [clefia.c:256]   --->   Operation 107 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lk_addr_24 = getelementptr i8 %lk, i64 0, i64 %zext_ln256" [clefia.c:256]   --->   Operation 108 'getelementptr' 'lk_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_24" [clefia.c:256]   --->   Operation 109 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 110 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_23" [clefia.c:255]   --->   Operation 111 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255]   --->   Operation 113 'bitconcatenate' 'or_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr i8 %t, i64 0, i64 8" [clefia.c:255]   --->   Operation 114 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln22, i4 %t_addr_8" [clefia.c:255]   --->   Operation 115 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 116 [1/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_24" [clefia.c:256]   --->   Operation 116 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 117 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 118 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_160" [clefia.c:256]   --->   Operation 119 'bitconcatenate' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr i8 %t, i64 0, i64 9" [clefia.c:256]   --->   Operation 120 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln23, i4 %t_addr_9" [clefia.c:256]   --->   Operation 121 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln257 = add i5 %lk_offset_read, i5 10" [clefia.c:257]   --->   Operation 122 'add' 'add_ln257' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [clefia.c:257]   --->   Operation 123 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%lk_addr_25 = getelementptr i8 %lk, i64 0, i64 %zext_ln257" [clefia.c:257]   --->   Operation 124 'getelementptr' 'lk_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_25" [clefia.c:257]   --->   Operation 125 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 126 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %lk_offset_read, i5 11" [clefia.c:258]   --->   Operation 127 'add' 'add_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %add_ln258" [clefia.c:258]   --->   Operation 128 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%lk_addr_26 = getelementptr i8 %lk, i64 0, i64 %zext_ln258" [clefia.c:258]   --->   Operation 129 'getelementptr' 'lk_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_26" [clefia.c:258]   --->   Operation 130 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 131 [1/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_25" [clefia.c:257]   --->   Operation 131 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 132 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_161" [clefia.c:257]   --->   Operation 133 'bitconcatenate' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr i8 %t, i64 0, i64 10" [clefia.c:257]   --->   Operation 134 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln24, i4 %t_addr_10" [clefia.c:257]   --->   Operation 135 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_26" [clefia.c:258]   --->   Operation 136 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 137 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 138 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_162" [clefia.c:258]   --->   Operation 139 'bitconcatenate' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr i8 %t, i64 0, i64 11" [clefia.c:258]   --->   Operation 140 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln25, i4 %t_addr_11" [clefia.c:258]   --->   Operation 141 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln259 = add i5 %lk_offset_read, i5 12" [clefia.c:259]   --->   Operation 142 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %add_ln259" [clefia.c:259]   --->   Operation 143 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%lk_addr_27 = getelementptr i8 %lk, i64 0, i64 %zext_ln259" [clefia.c:259]   --->   Operation 144 'getelementptr' 'lk_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_27" [clefia.c:259]   --->   Operation 145 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 146 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln260 = add i5 %lk_offset_read, i5 13" [clefia.c:260]   --->   Operation 147 'add' 'add_ln260' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %add_ln260" [clefia.c:260]   --->   Operation 148 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%lk_addr_28 = getelementptr i8 %lk, i64 0, i64 %zext_ln260" [clefia.c:260]   --->   Operation 149 'getelementptr' 'lk_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_28" [clefia.c:260]   --->   Operation 150 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_27" [clefia.c:259]   --->   Operation 151 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 152 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_163" [clefia.c:259]   --->   Operation 153 'bitconcatenate' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr i8 %t, i64 0, i64 12" [clefia.c:259]   --->   Operation 154 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln26, i4 %t_addr_12" [clefia.c:259]   --->   Operation 155 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 156 [1/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_28" [clefia.c:260]   --->   Operation 156 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 157 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 158 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_164" [clefia.c:260]   --->   Operation 159 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr i8 %t, i64 0, i64 13" [clefia.c:260]   --->   Operation 160 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln27, i4 %t_addr_13" [clefia.c:260]   --->   Operation 161 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 162 [1/1] (1.78ns)   --->   "%add_ln261 = add i5 %lk_offset_read, i5 14" [clefia.c:261]   --->   Operation 162 'add' 'add_ln261' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %add_ln261" [clefia.c:261]   --->   Operation 163 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%lk_addr_29 = getelementptr i8 %lk, i64 0, i64 %zext_ln261" [clefia.c:261]   --->   Operation 164 'getelementptr' 'lk_addr_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_29" [clefia.c:261]   --->   Operation 165 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 166 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 167 [1/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_29" [clefia.c:261]   --->   Operation 167 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 168 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_165" [clefia.c:261]   --->   Operation 169 'bitconcatenate' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr i8 %t, i64 0, i64 14" [clefia.c:261]   --->   Operation 170 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln28, i4 %t_addr_14" [clefia.c:261]   --->   Operation 171 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 172 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_166" [clefia.c:262]   --->   Operation 173 'bitconcatenate' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr i8 %t, i64 0, i64 15" [clefia.c:262]   --->   Operation 174 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln29, i4 %t_addr_15" [clefia.c:262]   --->   Operation 175 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body.i" [clefia.c:116]   --->   Operation 176 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [clefia.c:117]   --->   Operation 177 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %idx_load" [clefia.c:114]   --->   Operation 178 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%t_addr_16 = getelementptr i8 %t, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 179 'getelementptr' 't_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [2/2] (2.32ns)   --->   "%t_load = load i4 %t_addr_16" [clefia.c:117]   --->   Operation 180 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:114]   --->   Operation 181 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i4 %idx_load" [clefia.c:114]   --->   Operation 182 'zext' 'zext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %zext_ln114_11, i5 %lk_offset_read" [clefia.c:114]   --->   Operation 183 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 184 'zext' 'zext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%lk_addr_30 = getelementptr i8 %lk, i64 0, i64 %zext_ln114_12" [clefia.c:114]   --->   Operation 185 'getelementptr' 'lk_addr_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.73ns)   --->   "%add_ln117 = add i4 %idx_load, i4 1" [clefia.c:117]   --->   Operation 186 'add' 'add_ln117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/2] (2.32ns)   --->   "%t_load = load i4 %t_addr_16" [clefia.c:117]   --->   Operation 187 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_load, i5 %lk_addr_30" [clefia.c:117]   --->   Operation 188 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 189 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %idx_load, i4 15" [clefia.c:116]   --->   Operation 189 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 190 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.i.while.body.i_crit_edge, void %ByteCpy.exit" [clefia.c:116]   --->   Operation 191 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln117, i4 %idx" [clefia.c:116]   --->   Operation 192 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body.i" [clefia.c:116]   --->   Operation 193 'br' 'br_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 194 'ret' 'ret_ln265' <Predicate = (icmp_ln116)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ lk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111111111111]
lk_offset_read     (read             ) [ 0011111111111]
lk_offset_cast     (zext             ) [ 0000000000000]
lk_addr            (getelementptr    ) [ 0010000000000]
t                  (alloca           ) [ 0011111111111]
store_ln116        (store            ) [ 0000000000000]
lk_load            (load             ) [ 0000000000000]
trunc_ln246        (trunc            ) [ 0001000000000]
add_ln246          (add              ) [ 0000000000000]
zext_ln246         (zext             ) [ 0000000000000]
lk_addr_16         (getelementptr    ) [ 0001000000000]
add_ln247          (add              ) [ 0000000000000]
zext_ln247         (zext             ) [ 0000000000000]
lk_addr_15         (getelementptr    ) [ 0001000000000]
tmp_s              (partselect       ) [ 0001111100000]
lk_load_1          (load             ) [ 0000000000000]
lshr_ln            (partselect       ) [ 0000000000000]
or_ln15            (bitconcatenate   ) [ 0000000000000]
t_addr             (getelementptr    ) [ 0000000000000]
store_ln246        (store            ) [ 0000000000000]
trunc_ln247        (trunc            ) [ 0000000000000]
lk_load_2          (load             ) [ 0000000000000]
lshr_ln1           (partselect       ) [ 0000000000000]
or_ln16            (bitconcatenate   ) [ 0000000000000]
t_addr_1           (getelementptr    ) [ 0000000000000]
store_ln247        (store            ) [ 0000000000000]
trunc_ln248        (trunc            ) [ 0000100000000]
add_ln248          (add              ) [ 0000000000000]
zext_ln248         (zext             ) [ 0000000000000]
lk_addr_17         (getelementptr    ) [ 0000100000000]
add_ln249          (add              ) [ 0000000000000]
zext_ln249         (zext             ) [ 0000000000000]
lk_addr_18         (getelementptr    ) [ 0000100000000]
lk_load_3          (load             ) [ 0000000000000]
lshr_ln2           (partselect       ) [ 0000000000000]
or_ln17            (bitconcatenate   ) [ 0000000000000]
t_addr_2           (getelementptr    ) [ 0000000000000]
store_ln248        (store            ) [ 0000000000000]
trunc_ln249        (trunc            ) [ 0000000000000]
lk_load_4          (load             ) [ 0000000000000]
lshr_ln3           (partselect       ) [ 0000000000000]
or_ln18            (bitconcatenate   ) [ 0000000000000]
t_addr_3           (getelementptr    ) [ 0000000000000]
store_ln249        (store            ) [ 0000000000000]
trunc_ln250        (trunc            ) [ 0000010000000]
add_ln250          (add              ) [ 0000000000000]
zext_ln250         (zext             ) [ 0000000000000]
lk_addr_19         (getelementptr    ) [ 0000010000000]
add_ln251          (add              ) [ 0000000000000]
zext_ln251         (zext             ) [ 0000000000000]
lk_addr_20         (getelementptr    ) [ 0000010000000]
lk_load_5          (load             ) [ 0000000000000]
lshr_ln4           (partselect       ) [ 0000000000000]
or_ln19            (bitconcatenate   ) [ 0000000000000]
t_addr_4           (getelementptr    ) [ 0000000000000]
store_ln250        (store            ) [ 0000000000000]
trunc_ln251        (trunc            ) [ 0000000000000]
lk_load_6          (load             ) [ 0000000000000]
lshr_ln5           (partselect       ) [ 0000000000000]
or_ln20            (bitconcatenate   ) [ 0000000000000]
t_addr_5           (getelementptr    ) [ 0000000000000]
store_ln251        (store            ) [ 0000000000000]
trunc_ln252        (trunc            ) [ 0000001000000]
add_ln252          (add              ) [ 0000000000000]
zext_ln252         (zext             ) [ 0000000000000]
lk_addr_21         (getelementptr    ) [ 0000001000000]
add_ln253          (add              ) [ 0000000000000]
zext_ln253         (zext             ) [ 0000000000000]
lk_addr_22         (getelementptr    ) [ 0000001000000]
lk_load_7          (load             ) [ 0000000000000]
lshr_ln6           (partselect       ) [ 0000000000000]
or_ln21            (bitconcatenate   ) [ 0000000000000]
t_addr_6           (getelementptr    ) [ 0000000000000]
store_ln252        (store            ) [ 0000000000000]
lk_load_8          (load             ) [ 0000000000000]
trunc_ln253        (trunc            ) [ 0000000000000]
trunc_ln253_2      (trunc            ) [ 0000000000000]
or_ln              (bitconcatenate   ) [ 0000000000000]
t_addr_7           (getelementptr    ) [ 0000000000000]
store_ln253        (store            ) [ 0000000000000]
add_ln255          (add              ) [ 0000000000000]
zext_ln255         (zext             ) [ 0000000000000]
lk_addr_23         (getelementptr    ) [ 0000000100000]
add_ln256          (add              ) [ 0000000000000]
zext_ln256         (zext             ) [ 0000000000000]
lk_addr_24         (getelementptr    ) [ 0000000100000]
tmp_166            (bitselect        ) [ 0000000111100]
lk_load_9          (load             ) [ 0000000000000]
tmp                (bitselect        ) [ 0000000000000]
or_ln22            (bitconcatenate   ) [ 0000000000000]
t_addr_8           (getelementptr    ) [ 0000000000000]
store_ln255        (store            ) [ 0000000000000]
lk_load_10         (load             ) [ 0000000000000]
tmp_160            (bitselect        ) [ 0000000000000]
trunc_ln256        (trunc            ) [ 0000000000000]
or_ln23            (bitconcatenate   ) [ 0000000000000]
t_addr_9           (getelementptr    ) [ 0000000000000]
store_ln256        (store            ) [ 0000000000000]
add_ln257          (add              ) [ 0000000000000]
zext_ln257         (zext             ) [ 0000000000000]
lk_addr_25         (getelementptr    ) [ 0000000010000]
trunc_ln257        (trunc            ) [ 0000000010000]
add_ln258          (add              ) [ 0000000000000]
zext_ln258         (zext             ) [ 0000000000000]
lk_addr_26         (getelementptr    ) [ 0000000010000]
lk_load_11         (load             ) [ 0000000000000]
tmp_161            (bitselect        ) [ 0000000000000]
or_ln24            (bitconcatenate   ) [ 0000000000000]
t_addr_10          (getelementptr    ) [ 0000000000000]
store_ln257        (store            ) [ 0000000000000]
lk_load_12         (load             ) [ 0000000000000]
tmp_162            (bitselect        ) [ 0000000000000]
trunc_ln258        (trunc            ) [ 0000000000000]
or_ln25            (bitconcatenate   ) [ 0000000000000]
t_addr_11          (getelementptr    ) [ 0000000000000]
store_ln258        (store            ) [ 0000000000000]
add_ln259          (add              ) [ 0000000000000]
zext_ln259         (zext             ) [ 0000000000000]
lk_addr_27         (getelementptr    ) [ 0000000001000]
trunc_ln259        (trunc            ) [ 0000000001000]
add_ln260          (add              ) [ 0000000000000]
zext_ln260         (zext             ) [ 0000000000000]
lk_addr_28         (getelementptr    ) [ 0000000001000]
lk_load_13         (load             ) [ 0000000000000]
tmp_163            (bitselect        ) [ 0000000000000]
or_ln26            (bitconcatenate   ) [ 0000000000000]
t_addr_12          (getelementptr    ) [ 0000000000000]
store_ln259        (store            ) [ 0000000000000]
lk_load_14         (load             ) [ 0000000000000]
tmp_164            (bitselect        ) [ 0000000000000]
trunc_ln260        (trunc            ) [ 0000000000000]
or_ln27            (bitconcatenate   ) [ 0000000000000]
t_addr_13          (getelementptr    ) [ 0000000000000]
store_ln260        (store            ) [ 0000000000000]
add_ln261          (add              ) [ 0000000000000]
zext_ln261         (zext             ) [ 0000000000000]
lk_addr_29         (getelementptr    ) [ 0000000000100]
trunc_ln261        (trunc            ) [ 0000000000100]
lk_load_15         (load             ) [ 0000000000000]
tmp_165            (bitselect        ) [ 0000000000000]
or_ln28            (bitconcatenate   ) [ 0000000000000]
t_addr_14          (getelementptr    ) [ 0000000000000]
store_ln261        (store            ) [ 0000000000000]
trunc_ln262        (trunc            ) [ 0000000000000]
or_ln29            (bitconcatenate   ) [ 0000000000000]
t_addr_15          (getelementptr    ) [ 0000000000000]
store_ln262        (store            ) [ 0000000000000]
br_ln116           (br               ) [ 0000000000000]
idx_load           (load             ) [ 0000000000001]
zext_ln114         (zext             ) [ 0000000000000]
t_addr_16          (getelementptr    ) [ 0000000000001]
specloopname_ln114 (specloopname     ) [ 0000000000000]
zext_ln114_11      (zext             ) [ 0000000000000]
add_ln114          (add              ) [ 0000000000000]
zext_ln114_12      (zext             ) [ 0000000000000]
lk_addr_30         (getelementptr    ) [ 0000000000000]
add_ln117          (add              ) [ 0000000000000]
t_load             (load             ) [ 0000000000000]
store_ln117        (store            ) [ 0000000000000]
icmp_ln116         (icmp             ) [ 0000000000011]
empty              (speclooptripcount) [ 0000000000000]
br_ln116           (br               ) [ 0000000000000]
store_ln116        (store            ) [ 0000000000000]
br_ln116           (br               ) [ 0000000000000]
ret_ln265          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lk_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="idx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="t_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="lk_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lk_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lk_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
<pin id="131" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lk_load/1 lk_load_1/2 lk_load_2/2 lk_load_3/3 lk_load_4/3 lk_load_5/4 lk_load_6/4 lk_load_7/5 lk_load_8/5 lk_load_9/6 lk_load_10/6 lk_load_11/7 lk_load_12/7 lk_load_13/8 lk_load_14/8 lk_load_15/9 store_ln117/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="lk_addr_16_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_16/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="lk_addr_15_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_15/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="4" slack="0"/>
<pin id="154" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
<pin id="156" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln246/3 store_ln247/3 store_ln248/4 store_ln249/4 store_ln250/5 store_ln251/5 store_ln252/6 store_ln253/6 store_ln255/7 store_ln256/7 store_ln257/8 store_ln258/8 store_ln259/9 store_ln260/9 store_ln261/10 store_ln262/10 t_load/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="t_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lk_addr_17_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_17/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lk_addr_18_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_18/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lk_addr_19_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_19/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lk_addr_20_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_20/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="t_addr_4_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_addr_5_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lk_addr_21_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_21/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="lk_addr_22_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_22/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="t_addr_6_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="t_addr_7_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lk_addr_23_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_23/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="lk_addr_24_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_24/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="t_addr_8_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_addr_9_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="lk_addr_25_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_25/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="lk_addr_26_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_26/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="t_addr_10_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="t_addr_11_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_11/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lk_addr_27_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_27/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="lk_addr_28_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_28/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="t_addr_12_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_12/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="t_addr_13_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_13/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lk_addr_29_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_29/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="t_addr_14_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_14/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="t_addr_15_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_15/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="t_addr_16_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_16/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lk_addr_30_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_30/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="0" index="3" bw="4" slack="0"/>
<pin id="403" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 lshr_ln1/3 lshr_ln2/4 lshr_ln4/5 lshr_ln6/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="4" slack="0"/>
<pin id="413" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 lshr_ln3/4 lshr_ln5/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_166/6 tmp_160/7 tmp_162/8 tmp_164/9 tmp_165/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 tmp_161/8 tmp_163/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="lk_offset_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lk_offset_cast/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln116_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln246_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln246/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln246_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln246_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln247_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="0" index="1" bw="3" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln247_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln15_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln247_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln16_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln16/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln248_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln248/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln248_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="2"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln248_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln249_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="2"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln249_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln17_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="0" index="2" bw="7" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln17/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln249_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln18_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="7" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln18/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln250_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln250_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="3"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln250_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln251_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="3"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln251_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln19_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="1"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln19/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln251_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln20_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln20/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln252_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln252_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="4"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln252_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln253_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="4"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln253_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln21_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="1"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln21/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln253_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln253_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_2/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="7" slack="0"/>
<pin id="623" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln255_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="5"/>
<pin id="630" dir="0" index="1" bw="5" slack="0"/>
<pin id="631" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln255_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln256_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="5"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln256_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln22_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="7" slack="5"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln22/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln256_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln23_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln23/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln257_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="6"/>
<pin id="671" dir="0" index="1" bw="5" slack="0"/>
<pin id="672" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln257_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln257_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln258_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="6"/>
<pin id="685" dir="0" index="1" bw="5" slack="0"/>
<pin id="686" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln258/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln258_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln24_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="7" slack="1"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln258_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln258/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln25_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln25/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln259_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="7"/>
<pin id="716" dir="0" index="1" bw="5" slack="0"/>
<pin id="717" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln259_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln259_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln259/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln260_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="7"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln260_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln26_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="0" index="1" bw="7" slack="1"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln26/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln260_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln27_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="7" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln261_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="8"/>
<pin id="761" dir="0" index="1" bw="5" slack="0"/>
<pin id="762" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln261_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln261_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln28_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="7" slack="1"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln28/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln262_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln29_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="7" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="4"/>
<pin id="789" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln29/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="idx_load_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="10"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln114_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln114_11_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="803" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_11/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln114_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="0" index="1" bw="5" slack="11"/>
<pin id="807" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln114_12_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_12/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln117_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln116_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="821" dir="0" index="1" bw="4" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="store_ln116_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="0" index="1" bw="4" slack="11"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/12 "/>
</bind>
</comp>

<comp id="829" class="1005" name="idx_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="0"/>
<pin id="831" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="836" class="1005" name="lk_offset_read_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_offset_read "/>
</bind>
</comp>

<comp id="856" class="1005" name="lk_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="1"/>
<pin id="858" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="trunc_ln246_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln246 "/>
</bind>
</comp>

<comp id="866" class="1005" name="lk_addr_16_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_16 "/>
</bind>
</comp>

<comp id="871" class="1005" name="lk_addr_15_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="5" slack="1"/>
<pin id="873" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_15 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_s_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="5"/>
<pin id="878" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="881" class="1005" name="trunc_ln248_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln248 "/>
</bind>
</comp>

<comp id="886" class="1005" name="lk_addr_17_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="1"/>
<pin id="888" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_17 "/>
</bind>
</comp>

<comp id="891" class="1005" name="lk_addr_18_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_18 "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln250_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="901" class="1005" name="lk_addr_19_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_19 "/>
</bind>
</comp>

<comp id="906" class="1005" name="lk_addr_20_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="1"/>
<pin id="908" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_20 "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln252_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln252 "/>
</bind>
</comp>

<comp id="916" class="1005" name="lk_addr_21_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_21 "/>
</bind>
</comp>

<comp id="921" class="1005" name="lk_addr_22_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="1"/>
<pin id="923" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_22 "/>
</bind>
</comp>

<comp id="926" class="1005" name="lk_addr_23_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_23 "/>
</bind>
</comp>

<comp id="931" class="1005" name="lk_addr_24_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="1"/>
<pin id="933" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_24 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_166_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="4"/>
<pin id="938" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="941" class="1005" name="lk_addr_25_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="1"/>
<pin id="943" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_25 "/>
</bind>
</comp>

<comp id="946" class="1005" name="trunc_ln257_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="1"/>
<pin id="948" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln257 "/>
</bind>
</comp>

<comp id="951" class="1005" name="lk_addr_26_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_26 "/>
</bind>
</comp>

<comp id="956" class="1005" name="lk_addr_27_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="1"/>
<pin id="958" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_27 "/>
</bind>
</comp>

<comp id="961" class="1005" name="trunc_ln259_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="1"/>
<pin id="963" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln259 "/>
</bind>
</comp>

<comp id="966" class="1005" name="lk_addr_28_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="1"/>
<pin id="968" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_28 "/>
</bind>
</comp>

<comp id="971" class="1005" name="lk_addr_29_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_29 "/>
</bind>
</comp>

<comp id="976" class="1005" name="trunc_ln261_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="1"/>
<pin id="978" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln261 "/>
</bind>
</comp>

<comp id="984" class="1005" name="t_addr_16_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="1"/>
<pin id="986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="302" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="8" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="347"><net_src comp="8" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="387"><net_src comp="8" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="8" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="148" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="115" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="115" pin="7"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="115" pin="7"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="20" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="115" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="102" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="115" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="14" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="408" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="479"><net_src comp="115" pin="7"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="22" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="398" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="480" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="492"><net_src comp="115" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="24" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="507"><net_src comp="26" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="518"><net_src comp="22" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="398" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="524"><net_src comp="115" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="22" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="408" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="525" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="537"><net_src comp="115" pin="7"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="552"><net_src comp="34" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="563"><net_src comp="22" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="398" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="569"><net_src comp="115" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="22" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="408" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="578"><net_src comp="570" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="582"><net_src comp="115" pin="7"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="597"><net_src comp="42" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="608"><net_src comp="22" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="398" pin="4"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="614"><net_src comp="115" pin="7"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="115" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="22" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="611" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="627"><net_src comp="619" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="632"><net_src comp="48" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="638" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="653"><net_src comp="54" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="426" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="655"><net_src comp="648" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="659"><net_src comp="115" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="54" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="418" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="660" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="673"><net_src comp="60" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="682"><net_src comp="115" pin="7"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="62" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="698"><net_src comp="54" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="426" pin="3"/><net_sink comp="693" pin=2"/></net>

<net id="700"><net_src comp="693" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="704"><net_src comp="115" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="54" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="418" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="713"><net_src comp="705" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="718"><net_src comp="68" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="727"><net_src comp="115" pin="7"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="70" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="743"><net_src comp="54" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="426" pin="3"/><net_sink comp="738" pin=2"/></net>

<net id="745"><net_src comp="738" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="749"><net_src comp="115" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="54" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="418" pin="3"/><net_sink comp="750" pin=2"/></net>

<net id="758"><net_src comp="750" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="763"><net_src comp="76" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="772"><net_src comp="115" pin="7"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="54" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="418" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="780"><net_src comp="773" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="784"><net_src comp="115" pin="7"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="54" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="785" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="818"><net_src comp="86" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="88" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="814" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="94" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="839"><net_src comp="102" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="846"><net_src comp="836" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="847"><net_src comp="836" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="848"><net_src comp="836" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="849"><net_src comp="836" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="850"><net_src comp="836" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="851"><net_src comp="836" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="852"><net_src comp="836" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="853"><net_src comp="836" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="854"><net_src comp="836" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="855"><net_src comp="836" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="859"><net_src comp="108" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="864"><net_src comp="444" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="869"><net_src comp="121" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="874"><net_src comp="133" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="879"><net_src comp="398" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="884"><net_src comp="489" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="889"><net_src comp="166" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="894"><net_src comp="174" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="899"><net_src comp="534" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="904"><net_src comp="198" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="909"><net_src comp="206" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="914"><net_src comp="579" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="919"><net_src comp="230" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="924"><net_src comp="238" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="929"><net_src comp="262" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="934"><net_src comp="270" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="939"><net_src comp="418" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="944"><net_src comp="294" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="949"><net_src comp="679" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="954"><net_src comp="302" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="959"><net_src comp="326" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="964"><net_src comp="724" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="969"><net_src comp="334" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="974"><net_src comp="358" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="979"><net_src comp="769" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="987"><net_src comp="382" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lk | {12 }
 - Input state : 
	Port: ClefiaDoubleSwap.1 : lk | {1 2 3 4 5 6 7 8 9 10 }
	Port: ClefiaDoubleSwap.1 : lk_offset | {1 }
  - Chain level:
	State 1
		lk_addr : 1
		lk_load : 2
		store_ln116 : 1
	State 2
		trunc_ln246 : 1
		zext_ln246 : 1
		lk_addr_16 : 2
		lk_load_1 : 3
		zext_ln247 : 1
		lk_addr_15 : 2
		lk_load_2 : 3
		tmp_s : 1
	State 3
		lshr_ln : 1
		or_ln15 : 2
		store_ln246 : 3
		trunc_ln247 : 1
		lshr_ln1 : 1
		or_ln16 : 2
		store_ln247 : 3
		trunc_ln248 : 1
		zext_ln248 : 1
		lk_addr_17 : 2
		lk_load_3 : 3
		zext_ln249 : 1
		lk_addr_18 : 2
		lk_load_4 : 3
	State 4
		lshr_ln2 : 1
		or_ln17 : 2
		store_ln248 : 3
		trunc_ln249 : 1
		lshr_ln3 : 1
		or_ln18 : 2
		store_ln249 : 3
		trunc_ln250 : 1
		zext_ln250 : 1
		lk_addr_19 : 2
		lk_load_5 : 3
		zext_ln251 : 1
		lk_addr_20 : 2
		lk_load_6 : 3
	State 5
		lshr_ln4 : 1
		or_ln19 : 2
		store_ln250 : 3
		trunc_ln251 : 1
		lshr_ln5 : 1
		or_ln20 : 2
		store_ln251 : 3
		trunc_ln252 : 1
		zext_ln252 : 1
		lk_addr_21 : 2
		lk_load_7 : 3
		zext_ln253 : 1
		lk_addr_22 : 2
		lk_load_8 : 3
	State 6
		lshr_ln6 : 1
		or_ln21 : 2
		store_ln252 : 3
		trunc_ln253 : 1
		trunc_ln253_2 : 1
		or_ln : 2
		store_ln253 : 3
		zext_ln255 : 1
		lk_addr_23 : 2
		lk_load_9 : 3
		zext_ln256 : 1
		lk_addr_24 : 2
		lk_load_10 : 3
		tmp_166 : 1
	State 7
		tmp : 1
		or_ln22 : 2
		store_ln255 : 3
		tmp_160 : 1
		trunc_ln256 : 1
		or_ln23 : 2
		store_ln256 : 3
		zext_ln257 : 1
		lk_addr_25 : 2
		lk_load_11 : 3
		trunc_ln257 : 1
		zext_ln258 : 1
		lk_addr_26 : 2
		lk_load_12 : 3
	State 8
		tmp_161 : 1
		or_ln24 : 2
		store_ln257 : 3
		tmp_162 : 1
		trunc_ln258 : 1
		or_ln25 : 2
		store_ln258 : 3
		zext_ln259 : 1
		lk_addr_27 : 2
		lk_load_13 : 3
		trunc_ln259 : 1
		zext_ln260 : 1
		lk_addr_28 : 2
		lk_load_14 : 3
	State 9
		tmp_163 : 1
		or_ln26 : 2
		store_ln259 : 3
		tmp_164 : 1
		trunc_ln260 : 1
		or_ln27 : 2
		store_ln260 : 3
		zext_ln261 : 1
		lk_addr_29 : 2
		lk_load_15 : 3
		trunc_ln261 : 1
	State 10
		tmp_165 : 1
		or_ln28 : 2
		store_ln261 : 3
		trunc_ln262 : 1
		or_ln29 : 2
		store_ln262 : 3
	State 11
		zext_ln114 : 1
		t_addr_16 : 2
		t_load : 3
	State 12
		add_ln114 : 1
		zext_ln114_12 : 2
		lk_addr_30 : 3
		store_ln117 : 4
		br_ln116 : 1
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln246_fu_448      |    0    |    13   |
|          |      add_ln247_fu_458      |    0    |    13   |
|          |      add_ln248_fu_493      |    0    |    13   |
|          |      add_ln249_fu_503      |    0    |    13   |
|          |      add_ln250_fu_538      |    0    |    13   |
|          |      add_ln251_fu_548      |    0    |    13   |
|          |      add_ln252_fu_583      |    0    |    13   |
|          |      add_ln253_fu_593      |    0    |    13   |
|    add   |      add_ln255_fu_628      |    0    |    13   |
|          |      add_ln256_fu_638      |    0    |    13   |
|          |      add_ln257_fu_669      |    0    |    13   |
|          |      add_ln258_fu_683      |    0    |    13   |
|          |      add_ln259_fu_714      |    0    |    13   |
|          |      add_ln260_fu_728      |    0    |    13   |
|          |      add_ln261_fu_759      |    0    |    13   |
|          |      add_ln114_fu_804      |    0    |    13   |
|          |      add_ln117_fu_814      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln116_fu_819     |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | lk_offset_read_read_fu_102 |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         grp_fu_398         |    0    |    0    |
|          |         grp_fu_408         |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         grp_fu_418         |    0    |    0    |
|          |         grp_fu_426         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    lk_offset_cast_fu_434   |    0    |    0    |
|          |      zext_ln246_fu_453     |    0    |    0    |
|          |      zext_ln247_fu_463     |    0    |    0    |
|          |      zext_ln248_fu_498     |    0    |    0    |
|          |      zext_ln249_fu_508     |    0    |    0    |
|          |      zext_ln250_fu_543     |    0    |    0    |
|          |      zext_ln251_fu_553     |    0    |    0    |
|          |      zext_ln252_fu_588     |    0    |    0    |
|          |      zext_ln253_fu_598     |    0    |    0    |
|   zext   |      zext_ln255_fu_633     |    0    |    0    |
|          |      zext_ln256_fu_643     |    0    |    0    |
|          |      zext_ln257_fu_674     |    0    |    0    |
|          |      zext_ln258_fu_688     |    0    |    0    |
|          |      zext_ln259_fu_719     |    0    |    0    |
|          |      zext_ln260_fu_733     |    0    |    0    |
|          |      zext_ln261_fu_764     |    0    |    0    |
|          |      zext_ln114_fu_796     |    0    |    0    |
|          |    zext_ln114_11_fu_801    |    0    |    0    |
|          |    zext_ln114_12_fu_809    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln246_fu_444     |    0    |    0    |
|          |     trunc_ln247_fu_476     |    0    |    0    |
|          |     trunc_ln248_fu_489     |    0    |    0    |
|          |     trunc_ln249_fu_521     |    0    |    0    |
|          |     trunc_ln250_fu_534     |    0    |    0    |
|          |     trunc_ln251_fu_566     |    0    |    0    |
|          |     trunc_ln252_fu_579     |    0    |    0    |
|   trunc  |     trunc_ln253_fu_611     |    0    |    0    |
|          |    trunc_ln253_2_fu_615    |    0    |    0    |
|          |     trunc_ln256_fu_656     |    0    |    0    |
|          |     trunc_ln257_fu_679     |    0    |    0    |
|          |     trunc_ln258_fu_701     |    0    |    0    |
|          |     trunc_ln259_fu_724     |    0    |    0    |
|          |     trunc_ln260_fu_746     |    0    |    0    |
|          |     trunc_ln261_fu_769     |    0    |    0    |
|          |     trunc_ln262_fu_781     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       or_ln15_fu_468       |    0    |    0    |
|          |       or_ln16_fu_480       |    0    |    0    |
|          |       or_ln17_fu_513       |    0    |    0    |
|          |       or_ln18_fu_525       |    0    |    0    |
|          |       or_ln19_fu_558       |    0    |    0    |
|          |       or_ln20_fu_570       |    0    |    0    |
|          |       or_ln21_fu_603       |    0    |    0    |
|bitconcatenate|        or_ln_fu_619        |    0    |    0    |
|          |       or_ln22_fu_648       |    0    |    0    |
|          |       or_ln23_fu_660       |    0    |    0    |
|          |       or_ln24_fu_693       |    0    |    0    |
|          |       or_ln25_fu_705       |    0    |    0    |
|          |       or_ln26_fu_738       |    0    |    0    |
|          |       or_ln27_fu_750       |    0    |    0    |
|          |       or_ln28_fu_773       |    0    |    0    |
|          |       or_ln29_fu_785       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   230   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |   16   |    2   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    2   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      idx_reg_829     |    4   |
|  lk_addr_15_reg_871  |    5   |
|  lk_addr_16_reg_866  |    5   |
|  lk_addr_17_reg_886  |    5   |
|  lk_addr_18_reg_891  |    5   |
|  lk_addr_19_reg_901  |    5   |
|  lk_addr_20_reg_906  |    5   |
|  lk_addr_21_reg_916  |    5   |
|  lk_addr_22_reg_921  |    5   |
|  lk_addr_23_reg_926  |    5   |
|  lk_addr_24_reg_931  |    5   |
|  lk_addr_25_reg_941  |    5   |
|  lk_addr_26_reg_951  |    5   |
|  lk_addr_27_reg_956  |    5   |
|  lk_addr_28_reg_966  |    5   |
|  lk_addr_29_reg_971  |    5   |
|    lk_addr_reg_856   |    5   |
|lk_offset_read_reg_836|    5   |
|   t_addr_16_reg_984  |    4   |
|    tmp_166_reg_936   |    1   |
|     tmp_s_reg_876    |    7   |
|  trunc_ln246_reg_861 |    1   |
|  trunc_ln248_reg_881 |    1   |
|  trunc_ln250_reg_896 |    1   |
|  trunc_ln252_reg_911 |    1   |
|  trunc_ln257_reg_946 |    7   |
|  trunc_ln259_reg_961 |    7   |
|  trunc_ln261_reg_976 |    7   |
+----------------------+--------+
|         Total        |   126  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |  17  |   5  |   85   ||    81   |
| grp_access_fu_115 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_148 |  p0  |  10  |   4  |   40   ||    53   |
| grp_access_fu_148 |  p1  |   8  |   8  |   64   ||    42   |
| grp_access_fu_148 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_148 |  p4  |   8  |   4  |   32   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   221  || 14.2698 ||   325   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   230  |    -   |
|   Memory  |    0   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |   14   |    -   |   325  |    -   |
|  Register |    -   |    -   |   126  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   142  |   557  |    0   |
+-----------+--------+--------+--------+--------+--------+
