{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:33:54 2015 " "Info: Processing started: Wed Dec 09 11:33:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IT -c IT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT -c IT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LAB2_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2_CU " "Info: Found entity 1: LAB2_CU" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux jmpMUX DP.v(4) " "Info (10281): Verilog HDL Declaration information at DP.v(4): object \"JMPmux\" differs only in case from object \"jmpMUX\" in the same scope" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Increment5bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Increment5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment5bit " "Info: Found entity 1: Increment5bit" {  } { { "Increment5bit.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Increment5bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Info: Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer4to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4to1 " "Info: Found entity 1: Multiplexer4to1" {  } { { "Multiplexer4to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer4to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nBitsRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nBitsRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsRegister " "Info: Found entity 1: nBitsRegister" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32x8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM32x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32x8 " "Info: Found entity 1: RAM32x8" {  } { { "RAM32x8.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realClock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file realClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 realClock " "Info: Found entity 1: realClock" {  } { { "realClock.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/realClock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubOrAdd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SubOrAdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubOrAdd " "Info: Found entity 1: SubOrAdd" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IT.v" { { "Info" "ISGN_ENTITY_NAME" "1 IT " "Info: Found entity 1: IT" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "IT " "Info: Elaborating entity \"IT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB2_CU LAB2_CU:cu1 " "Info: Elaborating entity \"LAB2_CU\" for hierarchy \"LAB2_CU:cu1\"" {  } { { "IT.v" "cu1" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Enter LAB2_CU.v(90) " "Warning (10235): Verilog HDL Always Construct warning at LAB2_CU.v(90): variable \"Enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/LAB2_CU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:dp1 " "Info: Elaborating entity \"DP\" for hierarchy \"DP:dp1\"" {  } { { "IT.v" "dp1" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "InputTemp DP.v(38) " "Warning (10235): Verilog HDL Always Construct warning at DP.v(38): variable \"InputTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Aout DP.v(40) " "Warning (10235): Verilog HDL Always Construct warning at DP.v(40): variable \"Aout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddrSelTemp DP.v(46) " "Warning (10235): Verilog HDL Always Construct warning at DP.v(46): variable \"AddrSelTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MeminstOut DP.v(48) " "Warning (10235): Verilog HDL Always Construct warning at DP.v(48): variable \"MeminstOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32x8 DP:dp1\|RAM32x8:RAM " "Info: Elaborating entity \"RAM32x8\" for hierarchy \"DP:dp1\|RAM32x8:RAM\"" {  } { { "DP.v" "RAM" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsRegister DP:dp1\|nBitsRegister:Areg " "Info: Elaborating entity \"nBitsRegister\" for hierarchy \"DP:dp1\|nBitsRegister:Areg\"" {  } { { "DP.v" "Areg" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4to1 DP:dp1\|Multiplexer4to1:AselMUX " "Info: Elaborating entity \"Multiplexer4to1\" for hierarchy \"DP:dp1\|Multiplexer4to1:AselMUX\"" {  } { { "DP.v" "AselMUX" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubOrAdd DP:dp1\|SubOrAdd:SubAdd " "Info: Elaborating entity \"SubOrAdd\" for hierarchy \"DP:dp1\|SubOrAdd:SubAdd\"" {  } { { "DP.v" "SubAdd" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inA SubOrAdd.v(10) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(10): variable \"inA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inM SubOrAdd.v(10) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(10): variable \"inM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inA SubOrAdd.v(12) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(12): variable \"inA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inM SubOrAdd.v(12) " "Warning (10235): Verilog HDL Always Construct warning at SubOrAdd.v(12): variable \"inM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 DP:dp1\|Multiplexer2to1:MeminstMUX " "Info: Elaborating entity \"Multiplexer2to1\" for hierarchy \"DP:dp1\|Multiplexer2to1:MeminstMUX\"" {  } { { "DP.v" "MeminstMUX" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "JMPmux Multiplexer2to1.v(9) " "Warning (10235): Verilog HDL Always Construct warning at Multiplexer2to1.v(9): variable \"JMPmux\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer2to1.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/Multiplexer2to1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsRegister DP:dp1\|nBitsRegister:PCreg " "Info: Elaborating entity \"nBitsRegister\" for hierarchy \"DP:dp1\|nBitsRegister:PCreg\"" {  } { { "DP.v" "PCreg" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment5bit DP:dp1\|Increment5bit:_5bitIncrement " "Info: Elaborating entity \"Increment5bit\" for hierarchy \"DP:dp1\|Increment5bit:_5bitIncrement\"" {  } { { "DP.v" "_5bitIncrement" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DP:dp1\|RAM32x8:RAM\|Mem~0 " "Warning: Inferred dual-clock RAM node \"DP:dp1\|RAM32x8:RAM\|Mem~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "RAM32x8.v" "Mem~0" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 8 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DP:dp1\|RAM32x8:RAM\|Mem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DP:dp1\|RAM32x8:RAM\|Mem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RAM32x8.v" "Mem~0" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/RAM32x8.v" 8 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0 " "Info: Elaborated megafunction instantiation \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0 " "Info: Instantiated megafunction \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tif1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tif1 " "Info: Found entity 1: altsyncram_tif1" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~14 " "Info: Register \"LAB2_CU:cu1\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~15 " "Info: Register \"LAB2_CU:cu1\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~16 " "Info: Register \"LAB2_CU:cu1\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LAB2_CU:cu1\|state~17 " "Info: Register \"LAB2_CU:cu1\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.map.smsg " "Info: Generated suppressed messages file C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Info: Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Info: Implemented 90 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:33:56 2015 " "Info: Processing ended: Wed Dec 09 11:33:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:33:57 2015 " "Info: Processing started: Wed Dec 09 11:33:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IT -c IT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off IT -c IT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "IT EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"IT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Halt " "Info: Pin Halt not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Halt } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 6 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Halt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[0\] " "Info: Pin Output\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[1\] " "Info: Pin Output\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[2\] " "Info: Pin Output\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[3\] " "Info: Pin Output\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[4\] " "Info: Pin Output\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[5\] " "Info: Pin Output\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[6\] " "Info: Pin Output\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[7\] " "Info: Pin Output\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Clock } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Reset } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[0\] " "Info: Pin Input\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[1\] " "Info: Pin Input\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[2\] " "Info: Pin Input\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[3\] " "Info: Pin Input\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[4\] " "Info: Pin Input\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[5\] " "Info: Pin Input\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[6\] " "Info: Pin Input\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[7\] " "Info: Pin Input\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "programEn " "Info: Pin programEn not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { programEn } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { programEn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enter " "Info: Pin Enter not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Enter } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addrload " "Info: Pin Addrload not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Addrload } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addrload } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[0\] " "Info: Pin AddrSel\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRload " "Info: Pin PRload not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { PRload } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRload } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[1\] " "Info: Pin AddrSel\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[2\] " "Info: Pin AddrSel\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[3\] " "Info: Pin AddrSel\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[4\] " "Info: Pin AddrSel\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Clock } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Reset } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.274 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a3~portb_address_reg4 1 MEM M4K_X41_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y19; Fanout = 1; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a3~portb_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[3\] 2 MEM M4K_X41_Y19 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y19; Fanout = 3; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[3\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~portb_address_reg4 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.322 ns) 4.568 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~338 3 COMB LAB_X38_Y19 2 " "Info: 3: + IC(0.872 ns) + CELL(0.322 ns) = 4.568 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~338'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] DP:dp1|SubOrAdd:SubAdd|Add0~338 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.517 ns) 5.804 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~340 4 COMB LAB_X39_Y19 2 " "Info: 4: + IC(0.719 ns) + CELL(0.517 ns) = 5.804 ns; Loc. = LAB_X39_Y19; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~340'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~338 DP:dp1|SubOrAdd:SubAdd|Add0~340 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.884 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~343 5 COMB LAB_X39_Y19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.884 ns; Loc. = LAB_X39_Y19; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~343'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.964 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~346 6 COMB LAB_X39_Y19 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.964 ns; Loc. = LAB_X39_Y19; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~346'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.044 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~349 7 COMB LAB_X39_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.044 ns; Loc. = LAB_X39_Y19; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~349'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~349 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.502 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~351 8 COMB LAB_X39_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.502 ns; Loc. = LAB_X39_Y19; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~351'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~349 DP:dp1|SubOrAdd:SubAdd|Add0~351 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 7.178 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\]~79 9 COMB LAB_X39_Y19 1 " "Info: 9: + IC(0.131 ns) + CELL(0.545 ns) = 7.178 ns; Loc. = LAB_X39_Y19; Fanout = 1; COMB Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]~79'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~351 DP:dp1|nBitsRegister:Areg|Q[7]~79 } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.274 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\] 10 REG LAB_X39_Y19 5 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.274 ns; Loc. = LAB_X39_Y19; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp1|nBitsRegister:Areg|Q[7]~79 DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 76.33 % ) " "Info: Total cell delay = 5.552 ns ( 76.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.722 ns ( 23.67 % ) " "Info: Total interconnect delay = 1.722 ns ( 23.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~portb_address_reg4 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[3] DP:dp1|SubOrAdd:SubAdd|Add0~338 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~349 DP:dp1|SubOrAdd:SubAdd|Add0~351 DP:dp1|nBitsRegister:Areg|Q[7]~79 DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Halt 0 " "Info: Pin \"Halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[0\] 0 " "Info: Pin \"Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[1\] 0 " "Info: Pin \"Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[2\] 0 " "Info: Pin \"Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[3\] 0 " "Info: Pin \"Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[4\] 0 " "Info: Pin \"Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[5\] 0 " "Info: Pin \"Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[6\] 0 " "Info: Pin \"Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[7\] 0 " "Info: Pin \"Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:34:01 2015 " "Info: Processing ended: Wed Dec 09 11:34:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:34:02 2015 " "Info: Processing started: Wed Dec 09 11:34:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IT -c IT " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off IT -c IT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:34:04 2015 " "Info: Processing ended: Wed Dec 09 11:34:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:34:05 2015 " "Info: Processing started: Wed Dec 09 11:34:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp1\|nBitsRegister:Areg\|Q\[5\] 140.19 MHz 7.133 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 140.19 MHz between source memory \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp1\|nBitsRegister:Areg\|Q\[5\]\" (period= 7.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.817 ns + Longest memory register " "Info: + Longest memory to register delay is 6.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\] 2 MEM M4K_X41_Y19 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y19; Fanout = 3; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 4.345 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~327 3 COMB LCCOMB_X39_Y19_N0 2 " "Info: 3: + IC(0.793 ns) + CELL(0.178 ns) = 4.345 ns; Loc. = LCCOMB_X39_Y19_N0; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~327'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.596 ns) 5.241 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~331 4 COMB LCCOMB_X39_Y19_N14 2 " "Info: 4: + IC(0.300 ns) + CELL(0.596 ns) = 5.241 ns; Loc. = LCCOMB_X39_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~331'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.321 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~334 5 COMB LCCOMB_X39_Y19_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.321 ns; Loc. = LCCOMB_X39_Y19_N16; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~334'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.401 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~337 6 COMB LCCOMB_X39_Y19_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X39_Y19_N18; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~337'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.481 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~340 7 COMB LCCOMB_X39_Y19_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X39_Y19_N20; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~340'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.561 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~343 8 COMB LCCOMB_X39_Y19_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.561 ns; Loc. = LCCOMB_X39_Y19_N22; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~343'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.019 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~345 9 COMB LCCOMB_X39_Y19_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 6.019 ns; Loc. = LCCOMB_X39_Y19_N24; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~345'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.178 ns) 6.721 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\]~77 10 COMB LCCOMB_X39_Y19_N10 1 " "Info: 10: + IC(0.524 ns) + CELL(0.178 ns) = 6.721 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; COMB Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]~77'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.817 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 11 REG LCFF_X39_Y19_N11 5 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 6.817 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 76.28 % ) " "Info: Total cell delay = 5.200 ns ( 76.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.617 ns ( 23.72 % ) " "Info: Total interconnect delay = 1.617 ns ( 23.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~345 {} DP:dp1|nBitsRegister:Areg|Q[5]~77 {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.793ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.524ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 3 REG LCFF_X39_Y19_N11 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.963 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.783 ns) 2.963 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y19 8 " "Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.05 % ) " "Info: Total cell delay = 1.809 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 38.95 % ) " "Info: Total interconnect delay = 1.154 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~345 {} DP:dp1|nBitsRegister:Areg|Q[5]~77 {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.793ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.524ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 programEn Clock 5.939 ns memory " "Info: tsu for memory \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"programEn\", clock pin = \"Clock\") is 5.939 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.826 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns programEn 1 PIN PIN_D16 18 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D16; Fanout = 18; PIN Node = 'programEn'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { programEn } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.814 ns) + CELL(0.545 ns) 7.202 ns DP:dp1\|AddrIn\[4\]~557 2 COMB LCCOMB_X42_Y19_N2 1 " "Info: 2: + IC(5.814 ns) + CELL(0.545 ns) = 7.202 ns; Loc. = LCCOMB_X42_Y19_N2; Fanout = 1; COMB Node = 'DP:dp1\|AddrIn\[4\]~557'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { programEn DP:dp1|AddrIn[4]~557 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 8.018 ns DP:dp1\|AddrIn\[4\]~558 3 COMB LCCOMB_X42_Y19_N14 2 " "Info: 3: + IC(0.295 ns) + CELL(0.521 ns) = 8.018 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1\|AddrIn\[4\]~558'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.159 ns) 8.826 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X41_Y19 0 " "Info: 4: + IC(0.649 ns) + CELL(0.159 ns) = 8.826 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 23.43 % ) " "Info: Total cell delay = 2.068 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns ( 76.57 % ) " "Info: Total interconnect delay = 6.758 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { programEn DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { programEn {} programEn~combout {} DP:dp1|AddrIn[4]~557 {} DP:dp1|AddrIn[4]~558 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.814ns 0.295ns 0.649ns } { 0.000ns 0.843ns 0.545ns 0.521ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.927 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.747 ns) 2.927 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X41_Y19 0 " "Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.57 % ) " "Info: Total cell delay = 1.773 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { programEn DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { programEn {} programEn~combout {} DP:dp1|AddrIn[4]~557 {} DP:dp1|AddrIn[4]~558 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.814ns 0.295ns 0.649ns } { 0.000ns 0.843ns 0.545ns 0.521ns 0.159ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[5\] DP:dp1\|nBitsRegister:Areg\|Q\[5\] 7.849 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[5\]\" through register \"DP:dp1\|nBitsRegister:Areg\|Q\[5\]\" is 7.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 3 REG LCFF_X39_Y19_N11 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns + Longest register pin " "Info: + Longest register to pin delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 1 REG LCFF_X39_Y19_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(2.820 ns) 4.729 ns Output\[5\] 2 PIN PIN_H17 0 " "Info: 2: + IC(1.909 ns) + CELL(2.820 ns) = 4.729 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'Output\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 59.63 % ) " "Info: Total cell delay = 2.820 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 40.37 % ) " "Info: Total interconnect delay = 1.909 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] {} Output[5] {} } { 0.000ns 1.909ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] {} Output[5] {} } { 0.000ns 1.909ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] AddrSel\[0\] Clock -3.502 ns register " "Info: th for register \"DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]\" (data pin = \"AddrSel\[0\]\", clock pin = \"Clock\") is -3.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] 3 REG LCFF_X42_Y19_N19 1 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.638 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns AddrSel\[0\] 1 PIN PIN_J17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'AddrSel\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[0] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.381 ns) + CELL(0.413 ns) 6.638 ns DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] 2 REG LCFF_X42_Y19_N19 1 " "Info: 2: + IC(5.381 ns) + CELL(0.413 ns) = 6.638 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 18.94 % ) " "Info: Total cell delay = 1.257 ns ( 18.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 81.06 % ) " "Info: Total interconnect delay = 5.381 ns ( 81.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { AddrSel[0] {} AddrSel[0]~combout {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { AddrSel[0] {} AddrSel[0]~combout {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:34:05 2015 " "Info: Processing ended: Wed Dec 09 11:34:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:34:13 2015 " "Info: Processing started: Wed Dec 09 11:34:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp IT -c IT --netlist_type=sgate " "Info: Command: quartus_rpp IT -c IT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:34:14 2015 " "Info: Processing ended: Wed Dec 09 11:34:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
