{"vcs1":{"timestamp_begin":1711619946.561848899, "rt":1.48, "ut":0.24, "st":0.17}}
{"vcselab":{"timestamp_begin":1711619948.112704078, "rt":0.86, "ut":0.30, "st":0.09}}
{"link":{"timestamp_begin":1711619949.040049254, "rt":0.38, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619946.015068772}
{"VCS_COMP_START_TIME": 1711619946.015068772}
{"VCS_COMP_END_TIME": 1711619950.659716226}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329644}}
{"stitch_vcselab": {"peak_mem": 215176}}
