Analysis & Synthesis report for Eano
Mon Feb 06 12:51:06 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Eano|SEGflow:inst43|pst
 11. State Machine - |Eano|SEG:inst15|SEGinpu:b2v_inst14|pst
 12. State Machine - |Eano|keycheck:inst20|pre_key
 13. State Machine - |Eano|keycheck:inst19|pre_key
 14. State Machine - |Eano|keycheck:inst58|pre_key
 15. State Machine - |Eano|keycheck:inst24|pre_key
 16. State Machine - |Eano|keycheck:inst17|pre_key
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated
 24. Parameter Settings for User Entity Instance: VGA_1280x720:inst54
 25. Parameter Settings for User Entity Instance: PLL:inst0|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: ROM:inst5|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: clock_fix:inst52
 28. Parameter Settings for User Entity Instance: VGA_1920x1080:inst1
 29. Parameter Settings for User Entity Instance: clock_fix:inst60
 30. Parameter Settings for User Entity Instance: SEGclkf:inst34
 31. Parameter Settings for User Entity Instance: SEG:inst15|SEGclk:b2v_inst4
 32. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult1
 34. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult2
 35. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult3
 36. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult4
 37. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult5
 38. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult6
 39. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult7
 40. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult8
 41. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult9
 42. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult10
 43. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult11
 44. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult12
 45. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult13
 46. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult14
 47. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult15
 48. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult16
 49. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult17
 50. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult18
 51. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult19
 52. Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult20
 53. altpll Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. lpm_mult Parameter Settings by Entity Instance
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 06 12:51:06 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Eano                                        ;
; Top-level Entity Name              ; Eano                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,445                                       ;
;     Total combinational functions  ; 3,336                                       ;
;     Dedicated logic registers      ; 904                                         ;
; Total registers                    ; 904                                         ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; Eano               ; Eano               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; Eano.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf                      ;         ;
; auxiliary_tool/vgapicture.mif    ; yes             ; User Memory Initialization File    ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/auxiliary_tool/vgapicture.mif ;         ;
; ps2_keyboard_driver.vhd          ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd       ;         ;
; piano_keyboard.vhd               ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd            ;         ;
; vga_mode.vhd                     ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd                  ;         ;
; vga_color_out.vhd                ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_color_out.vhd             ;         ;
; vga_address.vhd                  ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd               ;         ;
; VGA_1920x1080.vhd                ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd             ;         ;
; VGA_1280x720.vhd                 ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd              ;         ;
; timer.vhd                        ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd                     ;         ;
; springdri.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/springdri.vhd                 ;         ;
; SEGinpu.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd                   ;         ;
; SEGflow.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd                   ;         ;
; SEGdisp.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdisp.vhd                   ;         ;
; SEGdata.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd                   ;         ;
; SEGclkf.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclkf.vhd                   ;         ;
; SEGclk.vhd                       ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclk.vhd                    ;         ;
; SEG_datactrl.vhd                 ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd              ;         ;
; SEG.vhd                          ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd                       ;         ;
; ROM.vhd                          ; yes             ; User Wizard-Generated File         ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd                       ;         ;
; PLL.vhd                          ; yes             ; User Wizard-Generated File         ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd                       ;         ;
; or_sp.vhd                        ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd                     ;         ;
; mus_fre_ctrl.vhd                 ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd              ;         ;
; LEDmode.vhd                      ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LEDmode.vhd                   ;         ;
; LED_modectrl.vhd                 ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LED_modectrl.vhd              ;         ;
; keycheck.vhd                     ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd                  ;         ;
; key2swich.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd                 ;         ;
; key2spring.vhd                   ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2spring.vhd                ;         ;
; key2sound.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd                 ;         ;
; key2click.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2click.vhd                 ;         ;
; delay.vhd                        ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd                     ;         ;
; clock_music.vhd                  ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_music.vhd               ;         ;
; clock_fix.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_fix.vhd                 ;         ;
; click2vol.vhd                    ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2vol.vhd                 ;         ;
; click2scroll.vhd                 ; yes             ; User VHDL File                     ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/pll_altpll.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_6et3.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf        ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/decode_c8a.tdf             ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/mux_iob.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf              ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc               ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc              ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc               ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc              ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc            ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc          ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc               ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf              ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf              ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,445     ;
;                                             ;           ;
; Total combinational functions               ; 3336      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1440      ;
;     -- 3 input functions                    ; 782       ;
;     -- <=2 input functions                  ; 1114      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2171      ;
;     -- arithmetic mode                      ; 1165      ;
;                                             ;           ;
; Total registers                             ; 904       ;
;     -- Dedicated logic registers            ; 904       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 108       ;
; Total memory bits                           ; 230400    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 607       ;
; Total fan-out                               ; 13666     ;
; Average fan-out                             ; 3.04      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+---------------------+--------------+
; |Eano                                     ; 3336 (15)           ; 904 (1)                   ; 230400      ; 0            ; 0       ; 0         ; 108  ; 0            ; |Eano                                                                                       ; Eano                ; work         ;
;    |LED_modectrl:inst61|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|LED_modectrl:inst61                                                                   ; LED_modectrl        ; work         ;
;    |LEDmode:inst59|                       ; 29 (29)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|LEDmode:inst59                                                                        ; LEDmode             ; work         ;
;    |PLL:inst0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|PLL:inst0                                                                             ; PLL                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|PLL:inst0|altpll:altpll_component                                                     ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|PLL:inst0|altpll:altpll_component|PLL_altpll:auto_generated                           ; PLL_altpll          ; work         ;
;    |ROM:inst5|                            ; 4 (0)               ; 2 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|ROM:inst5                                                                             ; ROM                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 4 (0)               ; 2 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|ROM:inst5|altsyncram:altsyncram_component                                             ; altsyncram          ; work         ;
;          |altsyncram_6et3:auto_generated| ; 4 (0)               ; 2 (2)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated              ; altsyncram_6et3     ; work         ;
;             |mux_iob:mux2|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|mux_iob:mux2 ; mux_iob             ; work         ;
;    |SEG:inst15|                           ; 142 (6)             ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15                                                                            ; SEG                 ; work         ;
;       |SEGclk:b2v_inst4|                  ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGclk:b2v_inst4                                                           ; SEGclk              ; work         ;
;       |SEGdata:b2v_inst10|                ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst10                                                         ; SEGdata             ; work         ;
;       |SEGdata:b2v_inst6|                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst6                                                          ; SEGdata             ; work         ;
;       |SEGdata:b2v_inst7|                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst7                                                          ; SEGdata             ; work         ;
;       |SEGdata:b2v_inst8|                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst8                                                          ; SEGdata             ; work         ;
;       |SEGdata:b2v_inst9|                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst9                                                          ; SEGdata             ; work         ;
;       |SEGdata:b2v_inst|                  ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdata:b2v_inst                                                           ; SEGdata             ; work         ;
;       |SEGdisp:b2v_inst1|                 ; 59 (59)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGdisp:b2v_inst1                                                          ; SEGdisp             ; work         ;
;       |SEGinpu:b2v_inst14|                ; 55 (55)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG:inst15|SEGinpu:b2v_inst14                                                         ; SEGinpu             ; work         ;
;    |SEG_datactrl:inst55|                  ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEG_datactrl:inst55                                                                   ; SEG_datactrl        ; work         ;
;    |SEGclkf:inst34|                       ; 44 (44)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEGclkf:inst34                                                                        ; SEGclkf             ; work         ;
;    |SEGflow:inst43|                       ; 146 (146)           ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|SEGflow:inst43                                                                        ; SEGflow             ; work         ;
;    |VGA_1280x720:inst54|                  ; 80 (80)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|VGA_1280x720:inst54                                                                   ; VGA_1280x720        ; work         ;
;    |VGA_1920x1080:inst1|                  ; 79 (79)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|VGA_1920x1080:inst1                                                                   ; VGA_1920x1080       ; work         ;
;    |click2scroll:inst35|                  ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|click2scroll:inst35                                                                   ; click2scroll        ; work         ;
;    |click2vol:inst30|                     ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|click2vol:inst30                                                                      ; click2vol           ; work         ;
;    |clock_fix:inst52|                     ; 47 (47)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|clock_fix:inst52                                                                      ; clock_fix           ; work         ;
;    |clock_fix:inst60|                     ; 43 (43)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|clock_fix:inst60                                                                      ; clock_fix           ; work         ;
;    |clock_music:inst21|                   ; 58 (58)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|clock_music:inst21                                                                    ; clock_music         ; work         ;
;    |delay:inst66|                         ; 38 (38)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|delay:inst66                                                                          ; delay               ; work         ;
;    |key2click:inst28|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst28                                                                      ; key2click           ; work         ;
;    |key2click:inst29|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst29                                                                      ; key2click           ; work         ;
;    |key2click:inst41|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst41                                                                      ; key2click           ; work         ;
;    |key2click:inst44|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst44                                                                      ; key2click           ; work         ;
;    |key2click:inst45|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst45                                                                      ; key2click           ; work         ;
;    |key2click:inst46|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst46                                                                      ; key2click           ; work         ;
;    |key2click:inst47|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst47                                                                      ; key2click           ; work         ;
;    |key2click:inst48|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst48                                                                      ; key2click           ; work         ;
;    |key2click:inst49|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst49                                                                      ; key2click           ; work         ;
;    |key2click:inst50|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst50                                                                      ; key2click           ; work         ;
;    |key2click:inst51|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst51                                                                      ; key2click           ; work         ;
;    |key2click:inst78|                     ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2click:inst78                                                                      ; key2click           ; work         ;
;    |key2sound:inst57|                     ; 1355 (1285)         ; 369 (369)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57                                                                      ; key2sound           ; work         ;
;       |lpm_mult:Mult0|                    ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult0                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult0|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult10|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult10                                                      ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult10|multcore:mult_core                                   ; multcore            ; work         ;
;       |lpm_mult:Mult13|                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult13                                                      ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult13|multcore:mult_core                                   ; multcore            ; work         ;
;       |lpm_mult:Mult14|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult14                                                      ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult14|multcore:mult_core                                   ; multcore            ; work         ;
;       |lpm_mult:Mult1|                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult1                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult1|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult2|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult2                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult2|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult3|                    ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult3                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult3|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult4|                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult4                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult4|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult5|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult5                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult5|multcore:mult_core                                    ; multcore            ; work         ;
;       |lpm_mult:Mult6|                    ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult6                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2sound:inst57|lpm_mult:Mult6|multcore:mult_core                                    ; multcore            ; work         ;
;    |key2spring:inst4|                     ; 14 (14)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2spring:inst4                                                                      ; key2spring          ; work         ;
;    |key2swich:inst222|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2swich:inst222                                                                     ; key2swich           ; work         ;
;    |key2swich:inst27|                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2swich:inst27                                                                      ; key2swich           ; work         ;
;    |key2swich:inst36|                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2swich:inst36                                                                      ; key2swich           ; work         ;
;    |key2swich:inst56|                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|key2swich:inst56                                                                      ; key2swich           ; work         ;
;    |keycheck:inst17|                      ; 45 (45)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|keycheck:inst17                                                                       ; keycheck            ; work         ;
;    |keycheck:inst19|                      ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|keycheck:inst19                                                                       ; keycheck            ; work         ;
;    |keycheck:inst20|                      ; 24 (24)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|keycheck:inst20                                                                       ; keycheck            ; work         ;
;    |keycheck:inst24|                      ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|keycheck:inst24                                                                       ; keycheck            ; work         ;
;    |keycheck:inst58|                      ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|keycheck:inst58                                                                       ; keycheck            ; work         ;
;    |mus_fre_ctrl:inst81|                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|mus_fre_ctrl:inst81                                                                   ; mus_fre_ctrl        ; work         ;
;    |or_sp:inst67|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|or_sp:inst67                                                                          ; or_sp               ; work         ;
;    |piano_keyboard:inst80|                ; 79 (79)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|piano_keyboard:inst80                                                                 ; piano_keyboard      ; work         ;
;    |ps2_keyboard_driver:inst70|           ; 31 (31)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|ps2_keyboard_driver:inst70                                                            ; ps2_keyboard_driver ; work         ;
;    |springdri:inst202|                    ; 160 (160)           ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|springdri:inst202                                                                     ; springdri           ; work         ;
;    |timer:inst31|                         ; 20 (20)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|timer:inst31                                                                          ; timer               ; work         ;
;    |vga_address:inst2|                    ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|vga_address:inst2                                                                     ; vga_address         ; work         ;
;    |vga_color_out:inst14|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|vga_color_out:inst14                                                                  ; vga_color_out       ; work         ;
;    |vga_mode:inst68|                      ; 598 (598)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Eano|vga_mode:inst68                                                                       ; vga_mode            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 14400        ; 16           ; --           ; --           ; 230400 ; ./auxiliary_tool/vgapicture.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Eano|PLL:inst0 ; PLL.vhd         ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |Eano|ROM:inst5 ; ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Eano|SEGflow:inst43|pst                                                                                                                      ;
+---------+---------+---------+---------+---------+---------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name    ; pst.s15 ; pst.s14 ; pst.s13 ; pst.s12 ; pst.s11 ; pst.s10 ; pst.s9 ; pst.s8 ; pst.s7 ; pst.s6 ; pst.s5 ; pst.s4 ; pst.s3 ; pst.s2 ; pst.s1 ; pst.s0 ;
+---------+---------+---------+---------+---------+---------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; pst.s0  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; pst.s1  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; pst.s2  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; pst.s3  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; pst.s4  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; pst.s5  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s6  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s7  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s8  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s9  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s10 ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s11 ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s12 ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s13 ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s14 ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s15 ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+---------+---------+---------+---------+---------+---------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Eano|SEG:inst15|SEGinpu:b2v_inst14|pst                        ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; pst.s7 ; pst.s6 ; pst.s5 ; pst.s4 ; pst.s3 ; pst.s2 ; pst.s1 ; pst.s0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; pst.s0 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; pst.s1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; pst.s2 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; pst.s3 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; pst.s4 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; pst.s5 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s6 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; pst.s7 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Eano|keycheck:inst20|pre_key     ;
+------------+------------+------------+------------+
; Name       ; pre_key.k2 ; pre_key.k1 ; pre_key.k0 ;
+------------+------------+------------+------------+
; pre_key.k0 ; 0          ; 0          ; 0          ;
; pre_key.k1 ; 0          ; 1          ; 1          ;
; pre_key.k2 ; 1          ; 0          ; 1          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Eano|keycheck:inst19|pre_key     ;
+------------+------------+------------+------------+
; Name       ; pre_key.k2 ; pre_key.k1 ; pre_key.k0 ;
+------------+------------+------------+------------+
; pre_key.k0 ; 0          ; 0          ; 0          ;
; pre_key.k1 ; 0          ; 1          ; 1          ;
; pre_key.k2 ; 1          ; 0          ; 1          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Eano|keycheck:inst58|pre_key     ;
+------------+------------+------------+------------+
; Name       ; pre_key.k2 ; pre_key.k1 ; pre_key.k0 ;
+------------+------------+------------+------------+
; pre_key.k0 ; 0          ; 0          ; 0          ;
; pre_key.k1 ; 0          ; 1          ; 1          ;
; pre_key.k2 ; 1          ; 0          ; 1          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Eano|keycheck:inst24|pre_key     ;
+------------+------------+------------+------------+
; Name       ; pre_key.k2 ; pre_key.k1 ; pre_key.k0 ;
+------------+------------+------------+------------+
; pre_key.k0 ; 0          ; 0          ; 0          ;
; pre_key.k1 ; 0          ; 1          ; 1          ;
; pre_key.k2 ; 1          ; 0          ; 1          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Eano|keycheck:inst17|pre_key     ;
+------------+------------+------------+------------+
; Name       ; pre_key.k2 ; pre_key.k1 ; pre_key.k0 ;
+------------+------------+------------+------------+
; pre_key.k0 ; 0          ; 0          ; 0          ;
; pre_key.k1 ; 0          ; 1          ; 1          ;
; pre_key.k2 ; 1          ; 0          ; 1          ;
+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; vga_mode:inst68|vga_out_tmp[4]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_address:inst2|vol[2]                            ; vga_address:inst2|vol[1]             ; yes                    ;
; vga_address:inst2|vol[1]                            ; vga_address:inst2|vol[1]             ; yes                    ;
; vga_address:inst2|vol[0]                            ; vga_address:inst2|vol[1]             ; yes                    ;
; vga_mode:inst68|vga_out_tmp[3]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[2]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[1]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[0]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[10]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[9]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[8]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[7]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[6]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[5]                      ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[15]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[14]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[13]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[12]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; vga_mode:inst68|vga_out_tmp[11]                     ; vga_mode:inst68|vga_out_tmp[14]      ; yes                    ;
; or_sp:inst67|set_or                                 ; key2swich:inst56|swich_state         ; yes                    ;
; or_sp:inst67|set_and                                ; key2swich:inst56|swich_state         ; yes                    ;
; mus_fre_ctrl:inst81|tar_tmp[0]                      ; GND                                  ; yes                    ;
; mus_fre_ctrl:inst81|tar_tmp[1]                      ; GND                                  ; yes                    ;
; mus_fre_ctrl:inst81|tar_tmp[2]                      ; GND                                  ; yes                    ;
; piano_keyboard:inst80|flag_out                      ; inst69                               ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[3]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[0]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[1]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[4]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[2]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; SEG:inst15|SEGinpu:b2v_inst14|data_in[5]            ; SEG:inst15|SEGinpu:b2v_inst14|pst.s0 ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+---------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                             ; Reason for Removal                           ;
+---------------------------------------------------------------------------+----------------------------------------------+
; PLL:inst0|altpll:altpll_component|PLL_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in       ;
; keycheck:inst19|\clock:timer[16]                                          ; Merged with keycheck:inst17|\clock:timer[16] ;
; keycheck:inst20|\clock:timer[16]                                          ; Merged with keycheck:inst17|\clock:timer[16] ;
; keycheck:inst24|\clock:timer[16]                                          ; Merged with keycheck:inst17|\clock:timer[16] ;
; keycheck:inst58|\clock:timer[16]                                          ; Merged with keycheck:inst17|\clock:timer[16] ;
; keycheck:inst19|\clock:timer[15]                                          ; Merged with keycheck:inst17|\clock:timer[15] ;
; keycheck:inst20|\clock:timer[15]                                          ; Merged with keycheck:inst17|\clock:timer[15] ;
; keycheck:inst24|\clock:timer[15]                                          ; Merged with keycheck:inst17|\clock:timer[15] ;
; keycheck:inst58|\clock:timer[15]                                          ; Merged with keycheck:inst17|\clock:timer[15] ;
; keycheck:inst19|\clock:timer[14]                                          ; Merged with keycheck:inst17|\clock:timer[14] ;
; keycheck:inst20|\clock:timer[14]                                          ; Merged with keycheck:inst17|\clock:timer[14] ;
; keycheck:inst24|\clock:timer[14]                                          ; Merged with keycheck:inst17|\clock:timer[14] ;
; keycheck:inst58|\clock:timer[14]                                          ; Merged with keycheck:inst17|\clock:timer[14] ;
; keycheck:inst19|\clock:timer[13]                                          ; Merged with keycheck:inst17|\clock:timer[13] ;
; keycheck:inst20|\clock:timer[13]                                          ; Merged with keycheck:inst17|\clock:timer[13] ;
; keycheck:inst24|\clock:timer[13]                                          ; Merged with keycheck:inst17|\clock:timer[13] ;
; keycheck:inst58|\clock:timer[13]                                          ; Merged with keycheck:inst17|\clock:timer[13] ;
; keycheck:inst19|\clock:timer[12]                                          ; Merged with keycheck:inst17|\clock:timer[12] ;
; keycheck:inst20|\clock:timer[12]                                          ; Merged with keycheck:inst17|\clock:timer[12] ;
; keycheck:inst24|\clock:timer[12]                                          ; Merged with keycheck:inst17|\clock:timer[12] ;
; keycheck:inst58|\clock:timer[12]                                          ; Merged with keycheck:inst17|\clock:timer[12] ;
; keycheck:inst19|\clock:timer[11]                                          ; Merged with keycheck:inst17|\clock:timer[11] ;
; keycheck:inst20|\clock:timer[11]                                          ; Merged with keycheck:inst17|\clock:timer[11] ;
; keycheck:inst24|\clock:timer[11]                                          ; Merged with keycheck:inst17|\clock:timer[11] ;
; keycheck:inst58|\clock:timer[11]                                          ; Merged with keycheck:inst17|\clock:timer[11] ;
; keycheck:inst19|\clock:timer[10]                                          ; Merged with keycheck:inst17|\clock:timer[10] ;
; keycheck:inst20|\clock:timer[10]                                          ; Merged with keycheck:inst17|\clock:timer[10] ;
; keycheck:inst24|\clock:timer[10]                                          ; Merged with keycheck:inst17|\clock:timer[10] ;
; keycheck:inst58|\clock:timer[10]                                          ; Merged with keycheck:inst17|\clock:timer[10] ;
; keycheck:inst19|\clock:timer[9]                                           ; Merged with keycheck:inst17|\clock:timer[9]  ;
; keycheck:inst20|\clock:timer[9]                                           ; Merged with keycheck:inst17|\clock:timer[9]  ;
; keycheck:inst24|\clock:timer[9]                                           ; Merged with keycheck:inst17|\clock:timer[9]  ;
; keycheck:inst58|\clock:timer[9]                                           ; Merged with keycheck:inst17|\clock:timer[9]  ;
; keycheck:inst19|\clock:timer[8]                                           ; Merged with keycheck:inst17|\clock:timer[8]  ;
; keycheck:inst20|\clock:timer[8]                                           ; Merged with keycheck:inst17|\clock:timer[8]  ;
; keycheck:inst24|\clock:timer[8]                                           ; Merged with keycheck:inst17|\clock:timer[8]  ;
; keycheck:inst58|\clock:timer[8]                                           ; Merged with keycheck:inst17|\clock:timer[8]  ;
; keycheck:inst19|\clock:timer[7]                                           ; Merged with keycheck:inst17|\clock:timer[7]  ;
; keycheck:inst20|\clock:timer[7]                                           ; Merged with keycheck:inst17|\clock:timer[7]  ;
; keycheck:inst24|\clock:timer[7]                                           ; Merged with keycheck:inst17|\clock:timer[7]  ;
; keycheck:inst58|\clock:timer[7]                                           ; Merged with keycheck:inst17|\clock:timer[7]  ;
; keycheck:inst19|\clock:timer[6]                                           ; Merged with keycheck:inst17|\clock:timer[6]  ;
; keycheck:inst20|\clock:timer[6]                                           ; Merged with keycheck:inst17|\clock:timer[6]  ;
; keycheck:inst24|\clock:timer[6]                                           ; Merged with keycheck:inst17|\clock:timer[6]  ;
; keycheck:inst58|\clock:timer[6]                                           ; Merged with keycheck:inst17|\clock:timer[6]  ;
; keycheck:inst19|\clock:timer[5]                                           ; Merged with keycheck:inst17|\clock:timer[5]  ;
; keycheck:inst20|\clock:timer[5]                                           ; Merged with keycheck:inst17|\clock:timer[5]  ;
; keycheck:inst24|\clock:timer[5]                                           ; Merged with keycheck:inst17|\clock:timer[5]  ;
; keycheck:inst58|\clock:timer[5]                                           ; Merged with keycheck:inst17|\clock:timer[5]  ;
; keycheck:inst19|\clock:timer[4]                                           ; Merged with keycheck:inst17|\clock:timer[4]  ;
; keycheck:inst20|\clock:timer[4]                                           ; Merged with keycheck:inst17|\clock:timer[4]  ;
; keycheck:inst24|\clock:timer[4]                                           ; Merged with keycheck:inst17|\clock:timer[4]  ;
; keycheck:inst58|\clock:timer[4]                                           ; Merged with keycheck:inst17|\clock:timer[4]  ;
; keycheck:inst19|\clock:timer[3]                                           ; Merged with keycheck:inst17|\clock:timer[3]  ;
; keycheck:inst20|\clock:timer[3]                                           ; Merged with keycheck:inst17|\clock:timer[3]  ;
; keycheck:inst24|\clock:timer[3]                                           ; Merged with keycheck:inst17|\clock:timer[3]  ;
; keycheck:inst58|\clock:timer[3]                                           ; Merged with keycheck:inst17|\clock:timer[3]  ;
; keycheck:inst19|\clock:timer[2]                                           ; Merged with keycheck:inst17|\clock:timer[2]  ;
; keycheck:inst20|\clock:timer[2]                                           ; Merged with keycheck:inst17|\clock:timer[2]  ;
; keycheck:inst24|\clock:timer[2]                                           ; Merged with keycheck:inst17|\clock:timer[2]  ;
; keycheck:inst58|\clock:timer[2]                                           ; Merged with keycheck:inst17|\clock:timer[2]  ;
; keycheck:inst19|\clock:timer[1]                                           ; Merged with keycheck:inst17|\clock:timer[1]  ;
; keycheck:inst20|\clock:timer[1]                                           ; Merged with keycheck:inst17|\clock:timer[1]  ;
; keycheck:inst24|\clock:timer[1]                                           ; Merged with keycheck:inst17|\clock:timer[1]  ;
; keycheck:inst58|\clock:timer[1]                                           ; Merged with keycheck:inst17|\clock:timer[1]  ;
; keycheck:inst19|\clock:timer[0]                                           ; Merged with keycheck:inst17|\clock:timer[0]  ;
; keycheck:inst20|\clock:timer[0]                                           ; Merged with keycheck:inst17|\clock:timer[0]  ;
; keycheck:inst24|\clock:timer[0]                                           ; Merged with keycheck:inst17|\clock:timer[0]  ;
; keycheck:inst58|\clock:timer[0]                                           ; Merged with keycheck:inst17|\clock:timer[0]  ;
; keycheck:inst17|\clock:timer[16]                                          ; Stuck at GND due to stuck port data_in       ;
; keycheck:inst20|pre_key.k1                                                ; Lost fanout                                  ;
; keycheck:inst19|pre_key.k1                                                ; Lost fanout                                  ;
; keycheck:inst58|pre_key.k1                                                ; Lost fanout                                  ;
; keycheck:inst24|pre_key.k1                                                ; Lost fanout                                  ;
; keycheck:inst17|pre_key.k1                                                ; Lost fanout                                  ;
; SEGflow:inst43|pst.s8                                                     ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s9                                                     ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s10                                                    ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s11                                                    ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s12                                                    ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s13                                                    ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s14                                                    ; Stuck at GND due to stuck port data_in       ;
; SEGflow:inst43|pst.s15                                                    ; Stuck at GND due to stuck port data_in       ;
; keycheck:inst20|clk_5ms                                                   ; Merged with keycheck:inst19|clk_5ms          ;
; keycheck:inst24|clk_5ms                                                   ; Merged with keycheck:inst19|clk_5ms          ;
; keycheck:inst58|clk_5ms                                                   ; Merged with keycheck:inst19|clk_5ms          ;
; Total Number of Removed Registers = 86                                    ;                                              ;
+---------------------------------------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+-----------------------+---------------------------+------------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+-----------------------+---------------------------+------------------------------------------------------------------------+
; SEGflow:inst43|pst.s8 ; Stuck at GND              ; SEGflow:inst43|pst.s9, SEGflow:inst43|pst.s10, SEGflow:inst43|pst.s11, ;
;                       ; due to stuck port data_in ; SEGflow:inst43|pst.s12                                                 ;
+-----------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 904   ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 320   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 536   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; click2vol:inst30|volume[3]                ; 76      ;
; VGA_1280x720:inst54|vga_out_hs            ; 1       ;
; VGA_1920x1080:inst1|vga_out_hs            ; 1       ;
; VGA_1280x720:inst54|vga_out_vs            ; 1       ;
; VGA_1920x1080:inst1|vga_out_vs            ; 1       ;
; delay:inst66|de_out                       ; 68      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[3]  ; 33      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[0]  ; 23      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[1]  ; 28      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[4]  ; 29      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[2]  ; 25      ;
; SEG:inst15|SEGdata:b2v_inst8|data_out[5]  ; 23      ;
; click2scroll:inst35|choose[0]             ; 5       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[3]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[0]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[1]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[4]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[2]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst9|data_out[5]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[3] ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[0] ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[1] ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[4] ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[2] ; 1       ;
; SEG:inst15|SEGdata:b2v_inst10|data_out[5] ; 1       ;
; ps2_keyboard_driver:inst70|temp_0         ; 2       ;
; ps2_keyboard_driver:inst70|temp_1         ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[3]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[0]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[1]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[4]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[2]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst7|data_out[5]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[3]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[0]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[1]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[4]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[2]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst6|data_out[5]  ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[3]   ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[0]   ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[1]   ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[4]   ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[2]   ; 1       ;
; SEG:inst15|SEGdata:b2v_inst|data_out[5]   ; 1       ;
; Total number of inverted registers = 45   ;         ;
+-------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Eano|SEG:inst15|SEGdisp:b2v_inst1|cnt[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Eano|VGA_1280x720:inst54|x[6]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Eano|VGA_1280x720:inst54|\xych:cnth[3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Eano|VGA_1920x1080:inst1|x[6]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Eano|VGA_1920x1080:inst1|\xych:cnth[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Eano|VGA_1280x720:inst54|y[4]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Eano|VGA_1280x720:inst54|\xych:cntv[3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Eano|VGA_1920x1080:inst1|y[4]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Eano|VGA_1920x1080:inst1|\xych:cntv[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Eano|click2scroll:inst35|choose[2]       ;
; 256:1              ; 2 bits    ; 340 LEs       ; 254 LEs              ; 86 LEs                 ; Yes        ; |Eano|springdri:inst202|\beha:driver[4]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Eano|click2vol:inst30|volume[2]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Eano|SEG_datactrl:inst55|d6[5]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Eano|vga_mode:inst68|vga_out_tmp[5]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Eano|clock_music:inst21|N[15]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Eano|LEDmode:inst59|LED                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Eano|LEDmode:inst59|LED                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Eano|vga_address:inst2|offset[10]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Eano|vga_mode:inst68|vga_out_tmp         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Eano|clock_music:inst21|N                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Eano|LEDmode:inst59|LED                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Eano|vga_mode:inst68|vga_out_tmp[10]     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Eano|vga_mode:inst68|vga_out_tmp[11]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_1280x720:inst54 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; hs_polar       ; '0'   ; Enumerated                              ;
; vs_polar       ; '0'   ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst0|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 297                   ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 297                   ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 100                   ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 200                   ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst5|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-----------------+
; Parameter Name                     ; Value                           ; Type            ;
+------------------------------------+---------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped         ;
; OPERATION_MODE                     ; ROM                             ; Untyped         ;
; WIDTH_A                            ; 16                              ; Signed Integer  ;
; WIDTHAD_A                          ; 14                              ; Signed Integer  ;
; NUMWORDS_A                         ; 14400                           ; Signed Integer  ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped         ;
; WIDTH_B                            ; 1                               ; Signed Integer  ;
; WIDTHAD_B                          ; 1                               ; Signed Integer  ;
; NUMWORDS_B                         ; 0                               ; Signed Integer  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer  ;
; WIDTH_BYTEENA_B                    ; 1                               ; Signed Integer  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped         ;
; BYTE_SIZE                          ; 8                               ; Signed Integer  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped         ;
; INIT_FILE                          ; ./auxiliary_tool/vgapicture.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                               ; Signed Integer  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped         ;
; ENABLE_ECC                         ; FALSE                           ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                               ; Signed Integer  ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_6et3                 ; Untyped         ;
+------------------------------------+---------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_fix:inst52 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; n              ; 50000000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_1920x1080:inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; hs_polar       ; '0'   ; Enumerated                              ;
; vs_polar       ; '0'   ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_fix:inst60 ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; n              ; 6250000 ; Signed Integer                     ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEGclkf:inst34 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; n              ; 24000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEG:inst15|SEGclk:b2v_inst4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 5000  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult2    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult3    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult4    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult5    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult6    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult7    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult8    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult9    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult10   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult11   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult12   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult13   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult14   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult15   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult16   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult17   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult18   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult19   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: key2sound:inst57|lpm_mult:Mult20   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ROM:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 14400                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 21                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 13                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 17                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 13                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 17                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 16                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 10                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 10                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 10                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 10                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; key2sound:inst57|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 10                               ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 904                         ;
;     CLR               ; 178                         ;
;     CLR SCLR          ; 24                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 421                         ;
;     ENA CLR           ; 56                          ;
;     ENA CLR SCLR      ; 56                          ;
;     ENA CLR SLD       ; 3                           ;
;     SCLR              ; 27                          ;
;     SLD               ; 1                           ;
;     plain             ; 135                         ;
; cycloneiii_lcell_comb ; 3338                        ;
;     arith             ; 1165                        ;
;         2 data inputs ; 838                         ;
;         3 data inputs ; 327                         ;
;     normal            ; 2173                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 198                         ;
;         3 data inputs ; 455                         ;
;         4 data inputs ; 1440                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Feb 06 12:50:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Eano -c Eano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file eano.bdf
    Info (12023): Found entity 1: Eano
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard_driver.vhd
    Info (12022): Found design unit 1: ps2_keyboard_driver-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd Line: 16
    Info (12023): Found entity 1: ps2_keyboard_driver File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file piano_keyboard.vhd
    Info (12022): Found design unit 1: piano_keyboard-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd Line: 32
    Info (12023): Found entity 1: piano_keyboard File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_mode.vhd
    Info (12022): Found design unit 1: vga_mode-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 16
    Info (12023): Found entity 1: vga_mode File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vga_color_out.vhd
    Info (12022): Found design unit 1: vga_color_out-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_color_out.vhd Line: 11
    Info (12023): Found entity 1: vga_color_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_color_out.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file vga_address.vhd
    Info (12022): Found design unit 1: vga_address-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 13
    Info (12023): Found entity 1: vga_address File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vga_1920x1080.vhd
    Info (12022): Found design unit 1: VGA_1920x1080-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd Line: 11
    Info (12023): Found entity 1: VGA_1920x1080 File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vga_1280x720.vhd
    Info (12022): Found design unit 1: VGA_1280x720-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd Line: 11
    Info (12023): Found entity 1: VGA_1280x720 File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 9
    Info (12023): Found entity 1: timer File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file springdri.vhd
    Info (12022): Found design unit 1: springdri-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/springdri.vhd Line: 9
    Info (12023): Found entity 1: springdri File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/springdri.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seginpu.vhd
    Info (12022): Found design unit 1: SEGinpu-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 14
    Info (12023): Found entity 1: SEGinpu File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file segflow.vhd
    Info (12022): Found design unit 1: SEGflow-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 31
    Info (12023): Found entity 1: SEGflow File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file segdisp.vhd
    Info (12022): Found design unit 1: SEGdisp-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdisp.vhd Line: 10
    Info (12023): Found entity 1: SEGdisp File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdisp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file segdata.vhd
    Info (12022): Found design unit 1: SEGdata-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd Line: 9
    Info (12023): Found entity 1: SEGdata File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file segclkf.vhd
    Info (12022): Found design unit 1: SEGclkf-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclkf.vhd Line: 9
    Info (12023): Found entity 1: SEGclkf File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclkf.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file segclk.vhd
    Info (12022): Found design unit 1: SEGclk-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclk.vhd Line: 8
    Info (12023): Found entity 1: SEGclk File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclk.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file seg_datactrl.vhd
    Info (12022): Found design unit 1: SEG_datactrl-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 9
    Info (12023): Found entity 1: SEG_datactrl File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file seg.vhd
    Info (12022): Found design unit 1: SEG-bdf_type File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 41
    Info (12023): Found entity 1: SEG File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd Line: 52
    Info (12023): Found entity 1: ROM File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd Line: 54
    Info (12023): Found entity 1: PLL File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file or_sp.vhd
    Info (12022): Found design unit 1: or_sp-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 10
    Info (12023): Found entity 1: or_sp File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mus_fre_ctrl.vhd
    Info (12022): Found design unit 1: mus_fre_ctrl-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 9
    Info (12023): Found entity 1: mus_fre_ctrl File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ledmode.vhd
    Info (12022): Found design unit 1: LEDmode-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LEDmode.vhd Line: 9
    Info (12023): Found entity 1: LEDmode File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LEDmode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file led_modectrl.vhd
    Info (12022): Found design unit 1: LED_modectrl-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LED_modectrl.vhd Line: 8
    Info (12023): Found entity 1: LED_modectrl File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LED_modectrl.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file keycheck.vhd
    Info (12022): Found design unit 1: keycheck-behave File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 11
    Info (12023): Found entity 1: keycheck File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key2swich.vhd
    Info (12022): Found design unit 1: key2swich-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd Line: 7
    Info (12023): Found entity 1: key2swich File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file key2spring.vhd
    Info (12022): Found design unit 1: key2spring-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2spring.vhd Line: 8
    Info (12023): Found entity 1: key2spring File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2spring.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file key2sound.vhd
    Info (12022): Found design unit 1: key2sound-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 10
    Info (12023): Found entity 1: key2sound File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key2click.vhd
    Info (12022): Found design unit 1: key2click-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2click.vhd Line: 7
    Info (12023): Found entity 1: key2click File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2click.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file delay.vhd
    Info (12022): Found design unit 1: delay-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 8
    Info (12023): Found entity 1: delay File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clock_music.vhd
    Info (12022): Found design unit 1: clock_music-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_music.vhd Line: 8
    Info (12023): Found entity 1: clock_music File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_music.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file clock_fix.vhd
    Info (12022): Found design unit 1: clock_fix-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_fix.vhd Line: 8
    Info (12023): Found entity 1: clock_fix File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_fix.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file click2vol.vhd
    Info (12022): Found design unit 1: click2vol-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2vol.vhd Line: 8
    Info (12023): Found entity 1: click2vol File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2vol.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file click2scroll.vhd
    Info (12022): Found design unit 1: click2scroll-behav File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd Line: 8
    Info (12023): Found entity 1: click2scroll File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd Line: 4
Info (12127): Elaborating entity "Eano" for the top level hierarchy
Warning (275083): Bus "d10[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d11[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d12[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d13[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d14[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d15[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "d1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d1[5..0]" to "d15..0"
Warning (275080): Converted elements in bus name "d10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d10[5..0]" to "d105..0"
Warning (275080): Converted elements in bus name "d11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d11[5..0]" to "d115..0"
Warning (275080): Converted elements in bus name "d12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d12[5..0]" to "d125..0"
Warning (275080): Converted elements in bus name "d13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d13[5..0]" to "d135..0"
Warning (275080): Converted elements in bus name "d14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d14[5..0]" to "d145..0"
Warning (275080): Converted elements in bus name "d15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d15[5..0]" to "d155..0"
Warning (275083): Bus "d10[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d11[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d12[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d13[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d14[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275083): Bus "d15[5..0]" found using same base name as "d1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "d1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d1[5..0]" to "d15..0"
Warning (275080): Converted elements in bus name "d10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d10[5..0]" to "d105..0"
Warning (275080): Converted elements in bus name "d11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d11[5..0]" to "d115..0"
Warning (275080): Converted elements in bus name "d12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d12[5..0]" to "d125..0"
Warning (275080): Converted elements in bus name "d13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d13[5..0]" to "d135..0"
Warning (275080): Converted elements in bus name "d14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d14[5..0]" to "d145..0"
Warning (275080): Converted elements in bus name "d15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "d15[5..0]" to "d155..0"
Warning (275080): Converted elements in bus name "x" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x[7..0]" to "x7..0"
Warning (275080): Converted elements in bus name "x0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x0[7..0]" to "x07..0"
Warning (275080): Converted elements in bus name "x1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x1[7..0]" to "x17..0"
Warning (275080): Converted elements in bus name "y" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y[7..0]" to "y7..0"
Warning (275080): Converted elements in bus name "y0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y0[7..0]" to "y07..0"
Warning (275080): Converted elements in bus name "y1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y1[7..0]" to "y17..0"
Info (12128): Elaborating entity "VGA_1280x720" for hierarchy "VGA_1280x720:inst54"
Warning (10492): VHDL Process Statement warning at VGA_1280x720.vhd(68): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd Line: 68
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst0"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst0|altpll:altpll_component" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "PLL:inst0|altpll:altpll_component" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd Line: 148
Info (12133): Instantiated megafunction "PLL:inst0|altpll:altpll_component" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "200"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "297"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst0|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_mode" for hierarchy "vga_mode:inst68"
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(40): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 40
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(608): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 608
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(612): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 612
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(616): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 616
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(620): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 620
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(624): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 624
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(628): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 628
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(632): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 632
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(636): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 636
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(640): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 640
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(644): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 644
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(648): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 648
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(652): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 652
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(656): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 656
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(660): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 660
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(664): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 664
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(668): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 668
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(672): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 672
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(676): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 676
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(680): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 680
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(684): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 684
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(688): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 688
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(692): signal "vga_out_ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 692
Warning (10492): VHDL Process Statement warning at vga_mode.vhd(694): signal "vga_out_ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 694
Warning (10631): VHDL Process Statement warning at vga_mode.vhd(38): inferring latch(es) for signal or variable "vga_out_tmp", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[0]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[1]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[2]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[3]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[4]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[5]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[6]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[7]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[8]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[9]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[10]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[11]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[12]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[13]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[14]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (10041): Inferred latch for "vga_out_tmp[15]" at vga_mode.vhd(38) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
Info (12128): Elaborating entity "key2swich" for hierarchy "key2swich:inst27"
Warning (10492): VHDL Process Statement warning at key2swich.vhd(11): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd Line: 11
Info (12128): Elaborating entity "keycheck" for hierarchy "keycheck:inst17"
Warning (10036): Verilog HDL or VHDL warning at keycheck.vhd(13): object "keyout" assigned a value but never read File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 13
Warning (10492): VHDL Process Statement warning at keycheck.vhd(51): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 51
Warning (10492): VHDL Process Statement warning at keycheck.vhd(56): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 56
Warning (10492): VHDL Process Statement warning at keycheck.vhd(61): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd Line: 61
Info (12128): Elaborating entity "click2scroll" for hierarchy "click2scroll:inst35"
Info (12128): Elaborating entity "delay" for hierarchy "delay:inst66"
Info (12128): Elaborating entity "piano_keyboard" for hierarchy "piano_keyboard:inst80"
Warning (10492): VHDL Process Statement warning at piano_keyboard.vhd(47): signal "keyboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd Line: 47
Warning (10631): VHDL Process Statement warning at piano_keyboard.vhd(40): inferring latch(es) for signal or variable "flag_out", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd Line: 40
Info (10041): Inferred latch for "flag_out" at piano_keyboard.vhd(40) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd Line: 40
Info (12128): Elaborating entity "ps2_keyboard_driver" for hierarchy "ps2_keyboard_driver:inst70"
Info (12128): Elaborating entity "key2click" for hierarchy "key2click:inst44"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst5|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM:inst5|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd Line: 59
Info (12133): Instantiated megafunction "ROM:inst5|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./auxiliary_tool/vgapicture.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14400"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6et3.tdf
    Info (12023): Found entity 1: altsyncram_6et3 File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6et3" for hierarchy "ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|decode_c8a:rden_decode" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/mux_iob.tdf Line: 22
Info (12128): Elaborating entity "mux_iob" for hierarchy "ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|mux_iob:mux2" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf Line: 41
Info (12128): Elaborating entity "vga_address" for hierarchy "vga_address:inst2"
Warning (10492): VHDL Process Statement warning at vga_address.vhd(24): signal "minten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 24
Warning (10492): VHDL Process Statement warning at vga_address.vhd(25): signal "minten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 25
Warning (10492): VHDL Process Statement warning at vga_address.vhd(28): signal "minone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 28
Warning (10492): VHDL Process Statement warning at vga_address.vhd(29): signal "minone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 29
Warning (10492): VHDL Process Statement warning at vga_address.vhd(33): signal "secten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 33
Warning (10492): VHDL Process Statement warning at vga_address.vhd(34): signal "secten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 34
Warning (10492): VHDL Process Statement warning at vga_address.vhd(37): signal "secone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 37
Warning (10492): VHDL Process Statement warning at vga_address.vhd(38): signal "secone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 38
Warning (10492): VHDL Process Statement warning at vga_address.vhd(49): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 49
Warning (10492): VHDL Process Statement warning at vga_address.vhd(53): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 53
Warning (10492): VHDL Process Statement warning at vga_address.vhd(61): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 61
Warning (10492): VHDL Process Statement warning at vga_address.vhd(65): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 65
Warning (10492): VHDL Process Statement warning at vga_address.vhd(69): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 69
Warning (10492): VHDL Process Statement warning at vga_address.vhd(73): signal "vga_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 73
Warning (10492): VHDL Process Statement warning at vga_address.vhd(77): signal "chose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 77
Warning (10492): VHDL Process Statement warning at vga_address.vhd(87): signal "mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 87
Warning (10492): VHDL Process Statement warning at vga_address.vhd(94): signal "chose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 94
Warning (10492): VHDL Process Statement warning at vga_address.vhd(103): signal "volume" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 103
Warning (10492): VHDL Process Statement warning at vga_address.vhd(104): signal "vol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 104
Warning (10492): VHDL Process Statement warning at vga_address.vhd(106): signal "volume" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 106
Warning (10492): VHDL Process Statement warning at vga_address.vhd(112): signal "chose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 112
Warning (10631): VHDL Process Statement warning at vga_address.vhd(18): inferring latch(es) for signal or variable "vol", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 18
Info (10041): Inferred latch for "vol[0]" at vga_address.vhd(18) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 18
Info (10041): Inferred latch for "vol[1]" at vga_address.vhd(18) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 18
Info (10041): Inferred latch for "vol[2]" at vga_address.vhd(18) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd Line: 18
Info (12128): Elaborating entity "timer" for hierarchy "timer:inst31"
Warning (10492): VHDL Process Statement warning at timer.vhd(17): signal "sec_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 17
Warning (10492): VHDL Process Statement warning at timer.vhd(29): signal "sec_ten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 29
Warning (10492): VHDL Process Statement warning at timer.vhd(41): signal "min_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 41
Warning (10492): VHDL Process Statement warning at timer.vhd(53): signal "min_ten" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd Line: 53
Info (12128): Elaborating entity "clock_fix" for hierarchy "clock_fix:inst52"
Info (12128): Elaborating entity "or_sp" for hierarchy "or_sp:inst67"
Warning (10492): VHDL Process Statement warning at or_sp.vhd(25): signal "music_or" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 25
Warning (10492): VHDL Process Statement warning at or_sp.vhd(25): signal "set_and" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 25
Warning (10492): VHDL Process Statement warning at or_sp.vhd(31): signal "music_or" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 31
Warning (10492): VHDL Process Statement warning at or_sp.vhd(31): signal "set_or" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 31
Warning (10631): VHDL Process Statement warning at or_sp.vhd(15): inferring latch(es) for signal or variable "set_and", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 15
Warning (10631): VHDL Process Statement warning at or_sp.vhd(15): inferring latch(es) for signal or variable "set_or", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 15
Info (10041): Inferred latch for "set_or" at or_sp.vhd(15) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 15
Info (10041): Inferred latch for "set_and" at or_sp.vhd(15) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 15
Info (12128): Elaborating entity "click2vol" for hierarchy "click2vol:inst30"
Info (12128): Elaborating entity "VGA_1920x1080" for hierarchy "VGA_1920x1080:inst1"
Warning (10492): VHDL Process Statement warning at VGA_1920x1080.vhd(68): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd Line: 68
Info (12128): Elaborating entity "key2sound" for hierarchy "key2sound:inst57"
Warning (10036): Verilog HDL or VHDL warning at key2sound.vhd(11): object "note" assigned a value but never read File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 11
Info (12128): Elaborating entity "LEDmode" for hierarchy "LEDmode:inst59"
Info (12128): Elaborating entity "clock_fix" for hierarchy "clock_fix:inst60"
Info (12128): Elaborating entity "SEGclkf" for hierarchy "SEGclkf:inst34"
Info (12128): Elaborating entity "LED_modectrl" for hierarchy "LED_modectrl:inst61"
Info (12128): Elaborating entity "springdri" for hierarchy "springdri:inst202"
Info (12128): Elaborating entity "key2spring" for hierarchy "key2spring:inst4"
Info (12128): Elaborating entity "clock_music" for hierarchy "clock_music:inst21"
Info (12128): Elaborating entity "mus_fre_ctrl" for hierarchy "mus_fre_ctrl:inst81"
Warning (10492): VHDL Process Statement warning at mus_fre_ctrl.vhd(23): signal "tar_tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 23
Warning (10631): VHDL Process Statement warning at mus_fre_ctrl.vhd(12): inferring latch(es) for signal or variable "tar_tmp", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 12
Info (10041): Inferred latch for "tar_tmp[0]" at mus_fre_ctrl.vhd(12) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 12
Info (10041): Inferred latch for "tar_tmp[1]" at mus_fre_ctrl.vhd(12) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 12
Info (10041): Inferred latch for "tar_tmp[2]" at mus_fre_ctrl.vhd(12) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd Line: 12
Info (12128): Elaborating entity "SEG" for hierarchy "SEG:inst15"
Info (12128): Elaborating entity "SEGdata" for hierarchy "SEG:inst15|SEGdata:b2v_inst" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 99
Info (12128): Elaborating entity "SEGdisp" for hierarchy "SEG:inst15|SEGdisp:b2v_inst1" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 106
Info (12128): Elaborating entity "SEGinpu" for hierarchy "SEG:inst15|SEGinpu:b2v_inst14" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 122
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(31): signal "data0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 31
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(33): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 33
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(35): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 35
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(37): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 37
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(39): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 39
Warning (10492): VHDL Process Statement warning at SEGinpu.vhd(41): signal "data5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 41
Warning (10631): VHDL Process Statement warning at SEGinpu.vhd(25): inferring latch(es) for signal or variable "data_in", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[0]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[1]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[2]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[3]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[4]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (10041): Inferred latch for "data_in[5]" at SEGinpu.vhd(25) File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd Line: 25
Info (12128): Elaborating entity "SEGclk" for hierarchy "SEG:inst15|SEGclk:b2v_inst4" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd Line: 135
Info (12128): Elaborating entity "SEGflow" for hierarchy "SEGflow:inst43"
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(47): signal "d0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 47
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(48): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 48
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(52): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 52
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(53): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 53
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(57): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 57
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(58): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 58
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(62): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 62
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(63): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 63
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(67): signal "d4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 67
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(68): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 68
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(72): signal "d5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 72
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(73): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 73
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(77): signal "d6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 77
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(78): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 78
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(82): signal "d7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 82
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(83): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 83
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(87): signal "d8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 87
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(88): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 88
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(92): signal "d9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 92
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(93): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 93
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(97): signal "d10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 97
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(98): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 98
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(102): signal "d11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 102
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(103): signal "d17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 103
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(107): signal "d12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 107
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(109): signal "d17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(109): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(109): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(109): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(109): signal "d13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 109
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(111): signal "d17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 111
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(111): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 111
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(111): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 111
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(111): signal "d14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 111
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(113): signal "d17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 113
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(113): signal "d16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 113
Warning (10492): VHDL Process Statement warning at SEGflow.vhd(113): signal "d15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd Line: 113
Info (12128): Elaborating entity "SEG_datactrl" for hierarchy "SEG_datactrl:inst55"
Warning (10541): VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal "d14" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 6
Warning (10541): VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal "d15" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 6
Warning (10541): VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal "d16" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 6
Warning (10541): VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal "d17" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd Line: 6
Info (12128): Elaborating entity "vga_color_out" for hierarchy "vga_color_out:inst14"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer or_sp:inst67|or_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd Line: 8
    Warning (19017): Found clock multiplexer vga_mode:inst68|vga_clk File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 12
Info (278001): Inferred 21 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult0" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 62
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult1" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 71
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult2" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 80
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult3" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 89
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult4" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 98
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult5" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 107
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult6" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 116
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult7" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 125
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult8" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 134
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult9" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult10" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 152
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult11" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 161
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult12" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 170
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult13" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 179
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult14" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 188
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult15" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 197
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult16" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 206
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult17" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 215
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult18" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 224
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult19" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 233
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "key2sound:inst57|Mult20" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 242
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult0" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 62
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult0" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 62
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult0" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult0" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult0" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult1" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 71
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult1" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 71
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult2" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 80
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult2" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult2" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult2" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult2" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult3" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 89
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult3" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 89
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult4" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 98
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult4" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 98
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult5" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 107
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult5" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 107
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult6" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 116
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult6" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 116
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult7" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 125
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult7" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 125
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult8" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 134
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult8" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 134
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult9" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 143
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult9" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 143
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult9|multcore:mult_core", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult9" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult9" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult9|altshift:external_latency_ffs", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult9" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult10" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 152
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult10" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 152
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult11" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 161
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult11" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 161
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult12" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 170
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult12" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 170
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult13" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 179
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult13" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 179
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult14" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 188
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult14" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 188
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult15" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 197
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult15" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 197
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult16" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 206
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult16" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 206
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult16|multcore:mult_core", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult16" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult16" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult16|altshift:external_latency_ffs", which is child of megafunction instantiation "key2sound:inst57|lpm_mult:Mult16" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult17" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 215
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult17" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 215
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult18" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 224
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult18" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 224
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult19" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 233
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult19" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 233
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "key2sound:inst57|lpm_mult:Mult20" File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 242
Info (12133): Instantiated megafunction "key2sound:inst57|lpm_mult:Mult20" with the following parameter: File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd Line: 242
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[4] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[3] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[2] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[1] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[0] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[10] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[9] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[8] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[7] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[6] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[5] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[15] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[14] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[13] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[12] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Warning (13012): Latch vga_mode:inst68|vga_out_tmp[11] has unsafe behavior File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal delay:inst66|de_out File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd Line: 6
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "g[0]" is stuck at GND
    Warning (13410): Pin "g[1]" is stuck at GND
    Warning (13410): Pin "g[2]" is stuck at GND
    Warning (13410): Pin "g[3]" is stuck at GND
    Warning (13410): Pin "g[4]" is stuck at GND
    Warning (13410): Pin "g[5]" is stuck at GND
    Warning (13410): Pin "g[6]" is stuck at GND
    Warning (13410): Pin "g[7]" is stuck at GND
    Warning (13410): Pin "g[8]" is stuck at GND
    Warning (13410): Pin "g[9]" is stuck at GND
    Warning (13410): Pin "g[10]" is stuck at GND
    Warning (13410): Pin "g[11]" is stuck at GND
    Warning (13410): Pin "g[12]" is stuck at GND
    Warning (13410): Pin "g[13]" is stuck at GND
    Warning (13410): Pin "g[14]" is stuck at GND
    Warning (13410): Pin "g[15]" is stuck at GND
    Warning (13410): Pin "g[16]" is stuck at GND
    Warning (13410): Pin "g[17]" is stuck at GND
    Warning (13410): Pin "g[18]" is stuck at GND
    Warning (13410): Pin "g[19]" is stuck at GND
    Warning (13410): Pin "g[20]" is stuck at GND
    Warning (13410): Pin "g[21]" is stuck at GND
    Warning (13410): Pin "v[0]" is stuck at VCC
    Warning (13410): Pin "v[1]" is stuck at VCC
    Warning (13410): Pin "v[2]" is stuck at VCC
    Warning (13410): Pin "v[3]" is stuck at VCC
    Warning (13410): Pin "v[4]" is stuck at VCC
    Warning (13410): Pin "v[5]" is stuck at VCC
    Warning (13410): Pin "v[6]" is stuck at VCC
    Warning (13410): Pin "v[7]" is stuck at VCC
    Warning (13410): Pin "v[8]" is stuck at VCC
    Warning (13410): Pin "v[9]" is stuck at VCC
    Warning (13410): Pin "v[10]" is stuck at VCC
    Warning (13410): Pin "v[11]" is stuck at VCC
    Warning (13410): Pin "v[12]" is stuck at VCC
    Warning (13410): Pin "v[13]" is stuck at VCC
    Warning (13410): Pin "v[14]" is stuck at VCC
    Warning (13410): Pin "v[15]" is stuck at VCC
    Warning (13410): Pin "v[16]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3614 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 101 output pins
    Info (21061): Implemented 3473 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 310 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Mon Feb 06 12:51:06 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:10


