#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,189,82,77,111,212,48,16,29,103,179,105,187,44,180,
    226,7,32,142,17,82,26,62,180,168,72,8,21,186,226,182,
    80,109,122,128,92,34,111,226,110,82,217,113,176,189,213,230,
    92,254,55,204,56,221,46,92,56,146,143,167,121,51,214,248,
    189,177,75,184,127,70,248,159,63,7,176,115,12,42,252,24,
    72,128,43,138,2,144,12,84,0,121,0,140,248,8,228,8,
    84,8,121,136,60,4,17,194,53,131,106,12,63,1,238,0,
    190,231,99,168,34,200,226,3,108,212,252,194,39,102,24,57,
    130,23,67,120,132,144,53,234,235,234,70,148,110,72,61,65,
    88,110,86,253,133,110,157,209,82,10,227,83,243,197,199,98,
    159,42,255,20,251,137,196,46,48,16,0,57,35,201,168,15,
    85,231,35,82,116,51,38,221,119,72,35,79,15,72,54,101,
    208,198,33,136,163,93,117,2,226,209,46,158,194,50,139,67,
    18,66,253,237,51,4,37,84,218,25,237,116,169,101,250,183,
    152,211,186,118,164,165,137,16,226,199,100,226,16,161,40,90,
    174,68,81,184,137,39,74,87,27,73,148,250,186,190,19,62,
    95,110,183,69,45,120,133,46,199,72,47,185,225,202,77,7,
    191,153,248,177,17,109,137,37,234,89,41,94,216,135,12,109,
    117,209,151,82,88,119,140,161,161,130,117,133,228,14,235,253,
    48,87,201,111,197,165,54,238,126,133,237,116,107,197,103,163,
    213,188,49,126,243,5,183,78,24,191,100,186,111,114,165,177,
    30,147,161,61,216,111,8,169,106,93,90,175,175,109,154,213,
    220,136,172,22,109,186,22,106,150,104,211,172,155,54,177,142,
    175,164,72,94,191,124,53,75,222,37,111,210,213,166,145,85,
    186,61,123,155,254,107,120,93,239,135,76,238,45,169,136,24,
    189,199,236,41,155,178,47,113,180,187,37,106,118,218,209,112,
    172,151,138,236,225,218,44,253,181,33,63,251,174,203,96,119,
    120,255,211,136,63,246,247,195,65,127,32,85,150,228,79,216,
    9,59,9,126,3,209,231,201,185,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/mnt/hgfs/ShareShen/gem5-origin-stable-2015-9-3/build/x86/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    457,
    863);

} // anonymous namespace
