// Seed: 1396543063
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5
    , id_18,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input tri1 id_14,
    input tri0 id_15,
    output wire id_16
);
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5
);
  assign id_3 = id_0;
  wire id_7;
  wire id_8;
  module_0(
      id_1,
      id_5,
      id_4,
      id_5,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_5,
      id_1,
      id_1,
      id_1,
      id_4,
      id_3
  );
endmodule
