
---------- Begin Simulation Statistics ----------
final_tick                               168839339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375437                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660000                       # Number of bytes of host memory used
host_op_rate                                   376174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.36                       # Real time elapsed on the host
host_tick_rate                              633885724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168839                       # Number of seconds simulated
sim_ticks                                168839339000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.688393                       # CPI: cycles per instruction
system.cpu.discardedOps                        189381                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36052407                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592279                       # IPC: instructions per cycle
system.cpu.numCycles                        168839339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132786932                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       368713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          109                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       299737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         299846                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485828                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103785                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101813                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              382                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51428744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51428744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51429237                       # number of overall hits
system.cpu.dcache.overall_hits::total        51429237                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       639743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         639743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       647668                       # number of overall misses
system.cpu.dcache.overall_misses::total        647668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49016801000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49016801000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49016801000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49016801000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012287                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012287                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76619.519088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76619.519088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75681.986759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75681.986759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       128825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2811                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.828887                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       490210                       # number of writebacks
system.cpu.dcache.writebacks::total            490210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51834                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51834                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595831                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595831                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46193017000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46193017000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47112228999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47112228999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78571.712629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78571.712629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79069.784887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79069.784887                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40803123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40803123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21692535000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21692535000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68585.405568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68585.405568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21028104000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21028104000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66624.118014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66624.118014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10625621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10625621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       323458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       323458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27324266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27324266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84475.468222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84475.468222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25164913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25164913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92420.884658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92420.884658                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    919211999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    919211999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.941079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.941079                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 116032.819869                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 116032.819869                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2023.996528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025144                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.315269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.996528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          520                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52672812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52672812                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685735                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474985                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277950                       # number of overall hits
system.cpu.icache.overall_hits::total        10277950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69437000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69437000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69437000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69437000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100053.314121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100053.314121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100053.314121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100053.314121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68049000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68049000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98053.314121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98053.314121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98053.314121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98053.314121                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100053.314121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100053.314121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98053.314121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98053.314121                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.825206                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.726225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.825206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.245032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.245032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279338                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279338                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168839339000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               223079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   223110                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data              223079                       # number of overall hits
system.l2.overall_hits::total                  223110                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372752                       # number of demand (read+write) misses
system.l2.demand_misses::total                 373415                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            372752                       # number of overall misses
system.l2.overall_misses::total                373415                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40514656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40579937000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65281000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40514656000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40579937000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595831                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595831                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.955331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.625600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.625984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.955331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.625600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.625984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98463.046757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108690.646864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108672.487715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98463.046757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108690.646864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108672.487715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              277874                       # number of writebacks
system.l2.writebacks::total                    277874                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           373411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  33059358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33111379000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  33059358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33111379000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.955331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.625593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.625977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.955331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.625593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.625977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78463.046757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88690.906457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88672.746652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78463.046757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88690.906457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88672.746652                       # average overall mshr miss latency
system.l2.replacements                         593551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       490210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           490210                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       490210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       490210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        74905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         74905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          207279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              207279                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22930549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22930549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.761174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.761174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110626.493760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110626.493760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       207279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         207279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18784969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18784969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.761174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.761174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90626.493760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90626.493760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65281000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65281000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.955331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98463.046757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98463.046757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52021000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52021000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.955331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78463.046757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78463.046757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        158043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            158043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       165473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          165473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17584107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17584107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.511483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.511483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106265.717066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106265.717066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       165469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       165469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14274389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14274389000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.511471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86266.243224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86266.243224                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4049.055335                       # Cycle average of tags in use
system.l2.tags.total_refs                     1115089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    597647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.865799                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1016.810634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.648287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3020.596415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.248245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.737450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988539                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2977643                       # Number of tag accesses
system.l2.tags.data_accesses                  2977643                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    277686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    368320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015004028500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16379                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1038041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             261700                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      373411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     277874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373411                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   277874                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4428                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   188                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                373411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               277874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  308026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.527016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.684308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.335001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          16165     98.69%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          178      1.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            9      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16379                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.952256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.918882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8895     54.31%     54.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              262      1.60%     55.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6344     38.73%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              871      5.32%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  283392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23898304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17783936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    141.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168839214000                       # Total gap between requests
system.mem_ctrls.avgGap                     259240.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23572480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     17770304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 251315.838188634458                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139614855.990403980017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105249784.234229907393                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       372748                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       277874                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17987250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  13907598750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4017553313500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27130.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37310.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14458183.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23855872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23898304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     17783936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     17783936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       372748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         373411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       277874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        277874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       251316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    141293327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        141544643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       251316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       251316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105330524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105330524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105330524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       251316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    141293327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       246875167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               368983                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              277661                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        17844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        17294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        19032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        20158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        19643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        17446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        16693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        16401                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7007154750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1844915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13925586000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18990.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37740.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              161515                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             122906                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           44.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       362220                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   114.252951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    83.517806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   157.309203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       285216     78.74%     78.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        48835     13.48%     92.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7069      1.95%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2887      0.80%     94.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9972      2.75%     97.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          812      0.22%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          626      0.17%     98.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          520      0.14%     98.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6283      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       362220                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23614912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           17770304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              139.866172                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.249784                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               43.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1273033440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       676633320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1306691400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     713302560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13327853760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  45053005770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26894933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89245453530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.582107                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69463318000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5637840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  93738181000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1313238780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       697991580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1327847220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     736087860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13327853760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  44125155780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  27676280640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89204455620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   528.339285                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  71504455500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5637840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  91697043500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             166132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       277874                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90736                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207279                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        166132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1115432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1115432                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41682240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41682240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              373411                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1853517000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2039563750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       768084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          419250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1786923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     69506624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               69556800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          593551                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17783936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1190076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.252385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.434592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 889828     74.77%     74.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 300139     25.22%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    109      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1190076                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168839339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2170998000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787496996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
