Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Jan 27 14:59:15 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.910     -100.919                     40                 1600        0.074        0.000                      0                 1600        3.000        0.000                       0                   572  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clkdivider/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final  {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final        0.442        0.000                      0                 1512        0.074        0.000                      0                 1512        6.712        0.000                       0                   527  
  clkfbout_clk_wiz_final                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                     5.388        0.000                      0                   48        0.181        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final  sys_clk_pin                  -2.910     -100.919                     40                   40        0.634        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.367ns  (logic 8.536ns (59.413%)  route 5.831ns (40.587%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 16.932 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          0.961     3.106    p1_ones_score/Q[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.780 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.780    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.133 r  p1_ones_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.709     4.842    p1_ones_score/A[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[8])
                                                      4.019     8.861 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.868     9.728    p1_ones_score/image_addr0_n_97
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  p1_ones_score/i__carry_i_11/O
                         net (fo=1, routed)           0.000     9.852    p1_ones_score/i__carry_i_11_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.385 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.385    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.604 r  p1_ones_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.436    11.040    xvga1/i__carry__1_i_3[0]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.736 r  xvga1/i__carry__0_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    11.736    xvga1/i__carry__0_i_4__9_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.958 f  xvga1/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.532    12.489    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.299    12.788 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.788    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.366 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.246    14.612    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.301    14.913 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.081    15.995    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.545    16.932    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.011    
                         clock uncertainty           -0.132    16.879    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.436    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.436    
                         arrival time                         -15.995    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 8.536ns (59.314%)  route 5.855ns (40.686%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 17.142 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          0.961     3.106    p1_ones_score/Q[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.780 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.780    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.133 r  p1_ones_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.709     4.842    p1_ones_score/A[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[8])
                                                      4.019     8.861 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.868     9.728    p1_ones_score/image_addr0_n_97
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  p1_ones_score/i__carry_i_11/O
                         net (fo=1, routed)           0.000     9.852    p1_ones_score/i__carry_i_11_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.385 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.385    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.604 r  p1_ones_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.436    11.040    xvga1/i__carry__1_i_3[0]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.736 r  xvga1/i__carry__0_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    11.736    xvga1/i__carry__0_i_4__9_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.958 f  xvga1/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.532    12.489    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.299    12.788 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.788    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.366 r  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.219    14.586    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X68Y47         LUT3 (Prop_lut3_I0_O)        0.301    14.887 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.132    16.019    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.754    17.142    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.149    
                         clock uncertainty           -0.132    17.017    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.574    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 8.536ns (59.798%)  route 5.739ns (40.202%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 17.146 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          0.961     3.106    p1_ones_score/Q[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.780 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.780    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.133 r  p1_ones_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.709     4.842    p1_ones_score/A[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[8])
                                                      4.019     8.861 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.868     9.728    p1_ones_score/image_addr0_n_97
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  p1_ones_score/i__carry_i_11/O
                         net (fo=1, routed)           0.000     9.852    p1_ones_score/i__carry_i_11_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.385 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.385    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.604 r  p1_ones_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.436    11.040    xvga1/i__carry__1_i_3[0]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.736 r  xvga1/i__carry__0_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    11.736    xvga1/i__carry__0_i_4__9_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.958 f  xvga1/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.532    12.489    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.299    12.788 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.788    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.366 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           1.297    14.663    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X70Y47         LUT3 (Prop_lut3_I0_O)        0.301    14.964 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.938    15.902    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.758    17.146    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.153    
                         clock uncertainty           -0.132    17.021    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.578    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.578    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.183ns  (logic 8.607ns (60.684%)  route 5.576ns (39.316%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 17.091 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          0.961     3.106    p1_ones_score/Q[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.780 r  p1_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.780    p1_ones_score/image_addr1_carry_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.894 r  p1_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    p1_ones_score/image_addr1_carry__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.133 r  p1_ones_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.709     4.842    p1_ones_score/A[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[10]_P[8])
                                                      4.019     8.861 r  p1_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.868     9.728    p1_ones_score/image_addr0_n_97
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  p1_ones_score/i__carry_i_11/O
                         net (fo=1, routed)           0.000     9.852    p1_ones_score/i__carry_i_11_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.385 r  p1_ones_score/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.385    p1_ones_score/i__carry_i_9_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.604 r  p1_ones_score/i__carry__0_i_5__2/O[0]
                         net (fo=1, routed)           0.436    11.040    xvga1/i__carry__1_i_3[0]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.736 r  xvga1/i__carry__0_i_4__9/CO[3]
                         net (fo=1, routed)           0.000    11.736    xvga1/i__carry__0_i_4__9_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.958 f  xvga1/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.532    12.489    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.299    12.788 r  p1_ones_score/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.788    p1_ones_score/i__carry__1_i_3_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.431 f  p1_ones_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           1.019    14.450    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.307    14.757 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.053    15.811    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.703    17.091    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.098    
                         clock uncertainty           -0.132    16.966    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.523    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.523    
                         arrival time                         -15.811    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 8.676ns (61.803%)  route 5.362ns (38.197%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          0.860     3.005    p2_ones_score/Q[1]
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.662 r  p2_ones_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.662    p2_ones_score/image_addr1_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  p2_ones_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.779    p2_ones_score/image_addr1_carry__0_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.102 r  p2_ones_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.663     4.766    p2_ones_score/A[9]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.789 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.716     9.505    p2_ones_score/image_addr0_n_98
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.173 r  p2_ones_score/i__carry_i_7__3/O[2]
                         net (fo=1, routed)           0.582    10.755    p2_ones_score/i__carry_i_7__3_n_5
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.301    11.056 r  p2_ones_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.056    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.606 r  xvga1/i__carry__0_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    11.606    xvga1/i__carry__0_i_3__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.940 f  xvga1/i__carry__1_i_4__6/O[1]
                         net (fo=1, routed)           0.569    12.509    p2_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][1]
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.303    12.812 r  p2_ones_score/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    12.812    p2_ones_score/i__carry__1_i_2__1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.392 f  p2_ones_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.988    14.380    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.302    14.682 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.983    15.666    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.543    16.930    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.009    
                         clock uncertainty           -0.132    16.877    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.434    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.434    
                         arrival time                         -15.666    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 8.395ns (59.740%)  route 5.658ns (40.260%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          1.243     3.389    p1_hundred_score/Q[1]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.063 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.063    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.177 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.177    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.416 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.632     5.048    p1_hundred_score/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_P[7])
                                                      4.019     9.067 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.796     9.863    p1_hundred_score/image_addr0_n_98
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.534 r  p1_hundred_score/i__carry_i_8__3/O[2]
                         net (fo=1, routed)           0.674    11.208    p1_hundred_score/i__carry_i_8__3_n_5
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.302    11.510 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.510    xvga1/i__carry__0_i_3__1[1]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.150 f  xvga1/i__carry__0_i_5__4/O[3]
                         net (fo=1, routed)           0.812    12.962    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[3]
    SLICE_X72Y81         LUT1 (Prop_lut1_I0_O)        0.306    13.268 r  p1_hundred_score/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    13.268    p1_hundred_score/i__carry__1_i_4__1_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.874 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.856    14.730    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X78Y80         LUT3 (Prop_lut3_I2_O)        0.306    15.036 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.644    15.680    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y15         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.626    17.013    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.092    
                         clock uncertainty           -0.132    16.960    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.517    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.517    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 8.395ns (59.803%)  route 5.643ns (40.197%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 17.016 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          1.243     3.389    p1_hundred_score/Q[1]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.063 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.063    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.177 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.177    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.416 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.632     5.048    p1_hundred_score/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_P[7])
                                                      4.019     9.067 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.796     9.863    p1_hundred_score/image_addr0_n_98
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.534 r  p1_hundred_score/i__carry_i_8__3/O[2]
                         net (fo=1, routed)           0.674    11.208    p1_hundred_score/i__carry_i_8__3_n_5
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.302    11.510 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.510    xvga1/i__carry__0_i_3__1[1]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.150 f  xvga1/i__carry__0_i_5__4/O[3]
                         net (fo=1, routed)           0.812    12.962    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[3]
    SLICE_X72Y81         LUT1 (Prop_lut1_I0_O)        0.306    13.268 r  p1_hundred_score/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    13.268    p1_hundred_score/i__carry__1_i_4__1_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.874 f  p1_hundred_score/num_index_inferred__1/i__carry__1/O[3]
                         net (fo=7, routed)           0.664    14.538    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y82         LUT3 (Prop_lut3_I0_O)        0.306    14.844 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.821    15.665    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.629    17.016    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.095    
                         clock uncertainty           -0.132    16.963    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.520    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.520    
                         arrival time                         -15.665    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.998ns  (logic 8.471ns (60.517%)  route 5.527ns (39.483%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 17.018 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          1.243     3.389    p1_hundred_score/Q[1]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.063 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.063    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.177 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.177    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.416 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.632     5.048    p1_hundred_score/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_P[7])
                                                      4.019     9.067 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.796     9.863    p1_hundred_score/image_addr0_n_98
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.534 r  p1_hundred_score/i__carry_i_8__3/O[2]
                         net (fo=1, routed)           0.674    11.208    p1_hundred_score/i__carry_i_8__3_n_5
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.302    11.510 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.510    xvga1/i__carry__0_i_3__1[1]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.090 f  xvga1/i__carry__0_i_5__4/O[2]
                         net (fo=1, routed)           0.695    12.786    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[2]
    SLICE_X72Y80         LUT1 (Prop_lut1_I0_O)        0.302    13.088 r  p1_hundred_score/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    13.088    p1_hundred_score/i__carry__0_i_1__4_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.489 r  p1_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.489    p1_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.837 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           0.844    14.681    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X77Y82         LUT3 (Prop_lut3_I1_O)        0.303    14.984 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.641    15.625    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.631    17.018    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.097    
                         clock uncertainty           -0.132    16.965    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.522    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 8.467ns (60.785%)  route 5.463ns (39.215%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 17.086 - 15.385 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.624     1.626    xvga1/clk_out1
    SLICE_X57Y54         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=53, routed)          0.800     2.883    xvga1/vcount_out_reg[9]_2[4]
    SLICE_X57Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  xvga1/image_addr1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.007    p2_hundred_score/image_addr0_2[0]
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.539 r  p2_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.539    p2_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.873 r  p2_hundred_score/image_addr1_carry__1/O[1]
                         net (fo=1, routed)           0.585     4.458    p2_hundred_score/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     8.478 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.860     9.337    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  p2_hundred_score/i__carry_i_9/O
                         net (fo=1, routed)           0.000     9.461    p2_hundred_score/i__carry_i_9_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.039 r  p2_hundred_score/i__carry_i_8__4/O[2]
                         net (fo=1, routed)           0.413    10.452    p2_hundred_score/i__carry_i_8__4_n_5
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.301    10.753 r  p2_hundred_score/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.753    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[1]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.393 f  xvga1/i__carry__0_i_3__7/O[3]
                         net (fo=1, routed)           0.594    11.987    p2_hundred_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.306    12.293 r  p2_hundred_score/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000    12.293    p2_hundred_score/i__carry__0_i_1__5_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.694 r  p2_hundred_score/num_index_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.694    p2_hundred_score/num_index_inferred__1/i__carry__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.042 f  p2_hundred_score/num_index_inferred__1/i__carry__1/O[1]
                         net (fo=7, routed)           1.181    14.224    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X61Y32         LUT3 (Prop_lut3_I2_O)        0.303    14.527 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.029    15.556    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.698    17.086    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.093    
                         clock uncertainty           -0.132    16.961    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.518    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.906ns  (logic 8.332ns (59.917%)  route 5.574ns (40.083%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 17.010 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.625     1.627    xvga1/clk_out1
    SLICE_X56Y51         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     2.145 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=58, routed)          1.243     3.389    p1_hundred_score/Q[1]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.063 r  p1_hundred_score/image_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.063    p1_hundred_score/image_addr1_carry_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.177 r  p1_hundred_score/image_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.177    p1_hundred_score/image_addr1_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.416 r  p1_hundred_score/image_addr1_carry__1/O[2]
                         net (fo=5, routed)           0.632     5.048    p1_hundred_score/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_P[7])
                                                      4.019     9.067 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.796     9.863    p1_hundred_score/image_addr0_n_98
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.534 r  p1_hundred_score/i__carry_i_8__3/O[2]
                         net (fo=1, routed)           0.674    11.208    p1_hundred_score/i__carry_i_8__3_n_5
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.302    11.510 r  p1_hundred_score/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.510    xvga1/i__carry__0_i_3__1[1]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.150 f  xvga1/i__carry__0_i_5__4/O[3]
                         net (fo=1, routed)           0.812    12.962    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[3]
    SLICE_X72Y81         LUT1 (Prop_lut1_I0_O)        0.306    13.268 r  p1_hundred_score/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    13.268    p1_hundred_score/i__carry__1_i_4__1_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.815 r  p1_hundred_score/num_index_inferred__1/i__carry__1/O[2]
                         net (fo=7, routed)           0.883    14.698    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y82         LUT3 (Prop_lut3_I0_O)        0.302    15.000 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.533    15.533    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.623    17.010    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.089    
                         clock uncertainty           -0.132    16.957    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.514    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.514    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 move_player_1/game_1/distance_p2_to_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_between_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.189ns (42.533%)  route 0.255ns (57.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.551     0.553    move_player_1/game_1/clk_out1
    SLICE_X51Y76         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  move_player_1/game_1/distance_p2_to_p1_reg[5]/Q
                         net (fo=3, routed)           0.255     0.949    move_player_1/game_1/distance_p2_to_p1[5]
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.048     0.997 r  move_player_1/game_1/distance_between[5]_i_1/O
                         net (fo=1, routed)           0.000     0.997    move_player_1/game_1/p_1_in[5]
    SLICE_X55Y77         FDRE                                         r  move_player_1/game_1/distance_between_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.819     0.821    move_player_1/game_1/clk_out1
    SLICE_X55Y77         FDRE                                         r  move_player_1/game_1/distance_between_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.107     0.923    move_player_1/game_1/distance_between_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 move_player_1/game_1/distance_p2_to_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_between_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.424%)  route 0.252ns (57.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.553     0.555    move_player_1/game_1/clk_out1
    SLICE_X51Y77         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  move_player_1/game_1/distance_p2_to_p1_reg[10]/Q
                         net (fo=3, routed)           0.252     0.948    move_player_1/game_1/distance_p2_to_p1[10]
    SLICE_X55Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.993 r  move_player_1/game_1/distance_between[10]_i_1/O
                         net (fo=1, routed)           0.000     0.993    move_player_1/game_1/p_1_in[10]
    SLICE_X55Y77         FDRE                                         r  move_player_1/game_1/distance_between_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.819     0.821    move_player_1/game_1/clk_out1
    SLICE_X55Y77         FDRE                                         r  move_player_1/game_1/distance_between_reg[10]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.091     0.907    move_player_1/game_1/distance_between_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 move_player_1/game_1/distance_p1_to_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_between_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.127%)  route 0.329ns (63.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.550     0.552    move_player_1/game_1/clk_out1
    SLICE_X52Y76         FDRE                                         r  move_player_1/game_1/distance_p1_to_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  move_player_1/game_1/distance_p1_to_p2_reg[6]/Q
                         net (fo=3, routed)           0.329     1.021    move_player_1/game_1/distance_p1_to_p2[6]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.066 r  move_player_1/game_1/distance_between[6]_i_1/O
                         net (fo=1, routed)           0.000     1.066    move_player_1/game_1/p_1_in[6]
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.818     0.820    move_player_1/game_1/clk_out1
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[6]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.120     0.935    move_player_1/game_1/distance_between_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 move_player_1/game_1/distance_p1_to_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_between_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.185ns (35.191%)  route 0.341ns (64.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.552     0.554    move_player_1/game_1/clk_out1
    SLICE_X52Y77         FDRE                                         r  move_player_1/game_1/distance_p1_to_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  move_player_1/game_1/distance_p1_to_p2_reg[9]/Q
                         net (fo=3, routed)           0.341     1.035    move_player_1/game_1/distance_p1_to_p2[9]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.044     1.079 r  move_player_1/game_1/distance_between[9]_i_1/O
                         net (fo=1, routed)           0.000     1.079    move_player_1/game_1/p_1_in[9]
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.818     0.820    move_player_1/game_1/clk_out1
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[9]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131     0.946    move_player_1/game_1/distance_between_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_s/sync_reg[4]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.013%)  route 0.147ns (50.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.558     0.560    xvga1/clk_out1
    SLICE_X55Y64         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.147     0.847    vsync_s/vsync
    SLICE_X56Y64         SRL16E                                       r  vsync_s/sync_reg[4]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.828     0.830    vsync_s/clk_out1
    SLICE_X56Y64         SRL16E                                       r  vsync_s/sync_reg[4]_srl6/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X56Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.713    vsync_s/sync_reg[4]_srl6
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 move_player_1/game_1/distance_p1_to_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_between_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.185ns (34.403%)  route 0.353ns (65.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.552     0.554    move_player_1/game_1/clk_out1
    SLICE_X52Y77         FDRE                                         r  move_player_1/game_1/distance_p1_to_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  move_player_1/game_1/distance_p1_to_p2_reg[8]/Q
                         net (fo=3, routed)           0.353     1.047    move_player_1/game_1/distance_p1_to_p2[8]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.044     1.091 r  move_player_1/game_1/distance_between[8]_i_1/O
                         net (fo=1, routed)           0.000     1.091    move_player_1/game_1/p_1_in[8]
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.818     0.820    move_player_1/game_1/clk_out1
    SLICE_X50Y76         FDRE                                         r  move_player_1/game_1/distance_between_reg[8]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131     0.946    move_player_1/game_1/distance_between_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_p2_to_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.268ns (51.457%)  route 0.253ns (48.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.550     0.552    move_player_1/clk_out1
    SLICE_X53Y73         FDRE                                         r  move_player_1/x_in_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  move_player_1/x_in_p1_reg[2]/Q
                         net (fo=17, routed)          0.253     0.945    move_player_1/game_1/Q[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.072 r  move_player_1/game_1/distance_p2_to_p10_carry/O[3]
                         net (fo=1, routed)           0.000     1.072    move_player_1/game_1/distance_p2_to_p10[3]
    SLICE_X51Y75         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.817     0.819    move_player_1/game_1/clk_out1
    SLICE_X51Y75         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[3]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.105     0.919    move_player_1/game_1/distance_p2_to_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_p2_to_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.252ns (48.348%)  route 0.269ns (51.652%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.550     0.552    move_player_1/clk_out1
    SLICE_X53Y76         FDRE                                         r  move_player_1/x_in_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  move_player_1/x_in_p2_reg[2]/Q
                         net (fo=9, routed)           0.269     0.962    move_player_1/game_1/distance_p1_to_p2_reg[11]_0[2]
    SLICE_X51Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.007 r  move_player_1/game_1/distance_p2_to_p10_carry_i_2/O
                         net (fo=1, routed)           0.000     1.007    move_player_1/game_1/distance_p2_to_p10_carry_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.073 r  move_player_1/game_1/distance_p2_to_p10_carry/O[2]
                         net (fo=1, routed)           0.000     1.073    move_player_1/game_1/distance_p2_to_p10[2]
    SLICE_X51Y75         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.817     0.819    move_player_1/game_1/clk_out1
    SLICE_X51Y75         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[2]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.105     0.919    move_player_1/game_1/distance_p2_to_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_p2_to_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.265ns (50.648%)  route 0.258ns (49.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.549     0.551    move_player_1/clk_out1
    SLICE_X53Y74         FDRE                                         r  move_player_1/x_in_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  move_player_1/x_in_p1_reg[4]/Q
                         net (fo=18, routed)          0.258     0.950    move_player_1/game_1/Q[4]
    SLICE_X51Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.074 r  move_player_1/game_1/distance_p2_to_p10_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.074    move_player_1/game_1/distance_p2_to_p10[5]
    SLICE_X51Y76         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.818     0.820    move_player_1/game_1/clk_out1
    SLICE_X51Y76         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[5]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.105     0.920    move_player_1/game_1/distance_p2_to_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game_1/distance_p2_to_p1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.287ns (53.893%)  route 0.246ns (46.107%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.549     0.551    move_player_1/clk_out1
    SLICE_X53Y74         FDRE                                         r  move_player_1/x_in_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  move_player_1/x_in_p1_reg[5]/Q
                         net (fo=17, routed)          0.246     0.937    move_player_1/game_1/Q[5]
    SLICE_X51Y76         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.083 r  move_player_1/game_1/distance_p2_to_p10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.083    move_player_1/game_1/distance_p2_to_p10[6]
    SLICE_X51Y76         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         0.818     0.820    move_player_1/game_1/clk_out1
    SLICE_X51Y76         FDRE                                         r  move_player_1/game_1/distance_p2_to_p1_reg[6]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.105     0.920    move_player_1/game_1/distance_p2_to_p1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y9      p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y9      p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y7      p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y7      p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X62Y67     hsync_s/sync_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X62Y67     hsync_s/sync_reg[4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y64     vsync_s/sync_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y64     vsync_s/sync_reg[4]_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y77     move_player_2/p2_blob/pixel_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y77     move_player_2/p2_blob/pixel_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y77     move_player_2/p2_blob/pixel_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y77     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y76     db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y77     db1/count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X62Y67     hsync_s/sync_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X62Y67     hsync_s/sync_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y64     vsync_s/sync_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y64     vsync_s/sync_reg[4]_srl6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y77     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y76     db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y77     db1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     db1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y79     db1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y81     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.890ns (20.532%)  route 3.445ns (79.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.576     9.550    seven_seg/segment_state
    SLICE_X68Y76         FDSE                                         r  seven_seg/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y76         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.890ns (20.532%)  route 3.445ns (79.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.576     9.550    seven_seg/segment_state
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.890ns (20.532%)  route 3.445ns (79.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.576     9.550    seven_seg/segment_state
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.890ns (20.532%)  route 3.445ns (79.468%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.576     9.550    seven_seg/segment_state
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 2.433ns (54.671%)  route 2.017ns (45.329%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  seven_seg/segment_counter_reg[1]/Q
                         net (fo=2, routed)           0.998     6.670    seven_seg/segment_counter_reg_n_0_[1]
    SLICE_X68Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.326 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    seven_seg/segment_counter0_carry_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.563    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.677    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.791    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.905    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  seven_seg/segment_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.019    seven_seg/segment_counter0_carry__5_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.353 r  seven_seg/segment_counter0_carry__6/O[1]
                         net (fo=1, routed)           1.010     9.363    seven_seg/data0[30]
    SLICE_X67Y76         LUT5 (Prop_lut5_I4_O)        0.303     9.666 r  seven_seg/segment_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.666    seven_seg/segment_counter[30]
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X67Y76         FDRE (Setup_fdre_C_D)        0.032    15.175    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.890ns (21.724%)  route 3.207ns (78.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.338     9.312    seven_seg/segment_state
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    14.921    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X69Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.939    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.890ns (21.724%)  route 3.207ns (78.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.338     9.312    seven_seg/segment_state
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    14.921    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X69Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.939    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.890ns (21.724%)  route 3.207ns (78.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.338     9.312    seven_seg/segment_state
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    14.921    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X69Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.939    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.890ns (21.724%)  route 3.207ns (78.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[16]/Q
                         net (fo=2, routed)           1.003     6.736    seven_seg/segment_counter_reg_n_0_[16]
    SLICE_X69Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.860 f  seven_seg/segment_counter[31]_i_5/O
                         net (fo=1, routed)           0.433     7.293    seven_seg/segment_counter[31]_i_5_n_0
    SLICE_X69Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.417 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.433     8.851    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.338     9.312    seven_seg/segment_state
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    14.921    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X69Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.939    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.317ns (53.615%)  route 2.005ns (46.385%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  seven_seg/segment_counter_reg[1]/Q
                         net (fo=2, routed)           0.998     6.670    seven_seg/segment_counter_reg_n_0_[1]
    SLICE_X68Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.326 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    seven_seg/segment_counter0_carry_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.440    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.563    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.677    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.791    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.905    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  seven_seg/segment_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.019    seven_seg/segment_counter0_carry__5_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.241 r  seven_seg/segment_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.997     9.238    seven_seg/data0[29]
    SLICE_X65Y76         LUT5 (Prop_lut5_I4_O)        0.299     9.537 r  seven_seg/segment_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.537    seven_seg/segment_counter[29]
    SLICE_X65Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X65Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)        0.031    15.174    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.606%)  route 0.127ns (47.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_state_reg[3]/Q
                         net (fo=4, routed)           0.127     1.743    seven_seg/p_0_in[4]
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.072     1.562    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.361%)  route 0.163ns (53.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_state_reg[7]/Q
                         net (fo=6, routed)           0.163     1.781    seven_seg/Q[3]
    SLICE_X68Y76         FDSE                                         r  seven_seg/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X68Y76         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X68Y76         FDSE (Hold_fdse_C_D)         0.057     1.545    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.555     1.474    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.195     1.810    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  seven_seg/segment_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.855    seven_seg/segment_counter[11]
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X67Y74         FDRE (Hold_fdre_C_D)         0.092     1.566    seven_seg/segment_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.145%)  route 0.200ns (51.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.555     1.474    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.200     1.816    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  seven_seg/segment_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    seven_seg/segment_counter[1]
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X67Y74         FDRE (Hold_fdre_C_D)         0.092     1.566    seven_seg/segment_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_state_reg[4]/Q
                         net (fo=4, routed)           0.235     1.853    seven_seg/p_0_in[5]
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.070     1.547    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.485%)  route 0.235ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_state_reg[2]/Q
                         net (fo=7, routed)           0.235     1.851    seven_seg/Q[0]
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X68Y76         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X68Y76         FDRE (Hold_fdre_C_D)         0.061     1.536    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.024%)  route 0.291ns (60.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.555     1.474    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.291     1.906    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X66Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.951 r  seven_seg/segment_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    seven_seg/segment_counter[5]
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X66Y75         FDRE (Hold_fdre_C_D)         0.121     1.630    seven_seg/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.771%)  route 0.253ns (64.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_state_reg[5]/Q
                         net (fo=8, routed)           0.253     1.871    seven_seg/Q[1]
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.066     1.543    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.971%)  route 0.262ns (65.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_state_reg[6]/Q
                         net (fo=7, routed)           0.262     1.881    seven_seg/Q[2]
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X69Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.070     1.547    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.110%)  route 0.290ns (60.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.555     1.474    seven_seg/clk_100mhz
    SLICE_X67Y74         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.290     1.905    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X66Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.950 r  seven_seg/segment_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.950    seven_seg/segment_counter[21]
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[21]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.121     1.609    seven_seg/segment_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y74    seven_seg/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y73    seven_seg/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y74    seven_seg/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y74    seven_seg/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y76    seven_seg/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y75    seven_seg/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y75    seven_seg/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y75    seven_seg/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y73    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y73    seven_seg/segment_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76    seven_seg/segment_counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -2.910ns,  Total Violation     -100.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.027ns  (logic 0.456ns (7.566%)  route 5.571ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.571   176.873    seven_seg/system_reset
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[14]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524   173.964    seven_seg/segment_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        173.963    
                         arrival time                        -176.873    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.027ns  (logic 0.456ns (7.566%)  route 5.571ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.571   176.873    seven_seg/system_reset
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[15]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524   173.964    seven_seg/segment_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        173.963    
                         arrival time                        -176.873    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.027ns  (logic 0.456ns (7.566%)  route 5.571ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.571   176.873    seven_seg/system_reset
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524   173.964    seven_seg/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                        173.963    
                         arrival time                        -176.873    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.027ns  (logic 0.456ns (7.566%)  route 5.571ns (92.434%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.571   176.873    seven_seg/system_reset
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X66Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524   173.964    seven_seg/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        173.963    
                         arrival time                        -176.873    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.945ns  (logic 0.456ns (7.671%)  route 5.489ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.489   176.791    seven_seg/system_reset
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[6]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.791    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.945ns  (logic 0.456ns (7.671%)  route 5.489ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.489   176.791    seven_seg/system_reset
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[7]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.791    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.945ns  (logic 0.456ns (7.671%)  route 5.489ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.489   176.791    seven_seg/system_reset
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[8]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.791    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.945ns  (logic 0.456ns (7.671%)  route 5.489ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.489   176.791    seven_seg/system_reset
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y76         FDRE                                         r  seven_seg/segment_counter_reg[9]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.791    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.928ns  (logic 0.456ns (7.692%)  route 5.472ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.472   176.774    seven_seg/system_reset
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[10]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y73         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.774    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.928ns  (logic 0.456ns (7.692%)  route 5.472ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.613   170.846    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         5.472   176.774    seven_seg/system_reset
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X66Y73         FDRE                                         r  seven_seg/segment_counter_reg[17]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X66Y73         FDRE (Setup_fdre_C_R)       -0.524   173.965    seven_seg/segment_counter_reg[17]
  -------------------------------------------------------------------
                         required time                        173.965    
                         arrival time                        -176.774    
  -------------------------------------------------------------------
                         slack                                 -2.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.367ns (7.702%)  route 4.398ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.398     6.262    seven_seg/system_reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[18]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.262    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.367ns (7.702%)  route 4.398ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.398     6.262    seven_seg/system_reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[19]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.262    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.367ns (7.702%)  route 4.398ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.398     6.262    seven_seg/system_reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[20]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.262    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.367ns (7.702%)  route 4.398ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.398     6.262    seven_seg/system_reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.262    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.367ns (7.661%)  route 4.423ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.423     6.288    seven_seg/system_reset
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[13]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.367ns (7.661%)  route 4.423ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.423     6.288    seven_seg/system_reset
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.367ns (7.661%)  route 4.423ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.423     6.288    seven_seg/system_reset
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.367ns (7.661%)  route 4.423ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.423     6.288    seven_seg/system_reset
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X64Y76         FDRE                                         r  seven_seg/segment_counter_reg[27]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.367ns (7.664%)  route 4.422ns (92.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.422     6.286    seven_seg/system_reset
    SLICE_X69Y74         FDRE                                         r  seven_seg/segment_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X69Y74         FDRE                                         r  seven_seg/segment_counter_reg[12]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X69Y74         FDRE (Hold_fdre_C_R)        -0.020     5.626    seven_seg/segment_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.626    
                         arrival time                           6.286    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.367ns (7.664%)  route 4.422ns (92.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=525, routed)         1.494     1.497    db1/clk_out1
    SLICE_X69Y76         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  db1/clean_out_reg/Q
                         net (fo=168, routed)         4.422     6.286    seven_seg/system_reset
    SLICE_X69Y74         FDRE                                         r  seven_seg/segment_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X69Y74         FDRE                                         r  seven_seg/segment_counter_reg[2]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X69Y74         FDRE (Hold_fdre_C_R)        -0.020     5.626    seven_seg/segment_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.626    
                         arrival time                           6.286    
  -------------------------------------------------------------------
                         slack                                  0.660    





