// Seed: 3077651720
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1._id_6 = 0;
  wire [-1 : -1] id_4;
  tri0 id_5 = -1'b0, id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd99
) (
    input wire id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input tri _id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10
);
  logic [-1 : id_6  ^  -1] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
