\hypertarget{union__hw__llwu__pe3}{}\section{\+\_\+hw\+\_\+llwu\+\_\+pe3 Union Reference}
\label{union__hw__llwu__pe3}\index{\+\_\+hw\+\_\+llwu\+\_\+pe3@{\+\_\+hw\+\_\+llwu\+\_\+pe3}}


H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+P\+E3 -\/ L\+L\+WU Pin Enable 3 register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+llwu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+pe3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__llwu__pe3_a727cd27b0ef9d7ffb14f272ef6d5fd6b}{}\label{union__hw__llwu__pe3_a727cd27b0ef9d7ffb14f272ef6d5fd6b}

\item 
struct \hyperlink{struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+pe3\+::\+\_\+hw\+\_\+llwu\+\_\+pe3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__llwu__pe3_a47128e9dd0f5b8150300a83f7ce4572c}{}\label{union__hw__llwu__pe3_a47128e9dd0f5b8150300a83f7ce4572c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+P\+E3 -\/ L\+L\+WU Pin Enable 3 register (RW) 

Reset value\+: 0x00U

L\+L\+W\+U\+\_\+\+P\+E3 contains the field to enable and select the edge detect type for the external wakeup input pins L\+L\+W\+U\+\_\+\+P11-\/\+L\+L\+W\+U\+\_\+\+P8. This register is reset on Chip Reset not V\+L\+LS and by reset types that trigger Chip Reset not V\+L\+LS. It is unaffected by reset types that do not trigger Chip Reset not V\+L\+LS. See the Introduction\+Information found here describes the registers of the Reset Control Module (R\+CM). The R\+CM implements many of the reset functions for the chip. See the chip\textquotesingle{}s reset chapter for more information. details for more information. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+llwu.\+h\end{DoxyCompactItemize}
