
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.42+30 (git sha1 6c8ae44ae, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)

-- Parsing `rca.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: rca.v
Parsing Verilog input from `rca.v' to AST representation.
Storing AST representation for module `$abstract\halfadder'.
Storing AST representation for module `$abstract\fulladder'.
Storing AST representation for module `$abstract\fulladder2'.
Storing AST representation for module `$abstract\rca4'.
Successfully finished Verilog frontend.

-- Running command `check; hierarchy -check; flatten; check -assert' --

2. Executing CHECK pass (checking for obvious problems).
Checking module $abstract\rca4...
Checking module $abstract\fulladder2...
Checking module $abstract\fulladder...
Checking module $abstract\halfadder...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\rca4'.
Generating RTLIL representation for module `\rca4'.

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fulladder2'.
Generating RTLIL representation for module `\fulladder2'.

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fulladder'.
Generating RTLIL representation for module `\fulladder'.

3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\halfadder'.
Generating RTLIL representation for module `\halfadder'.

4. Executing FLATTEN pass (flatten design).
<suppressed ~6 debug messages>

5. Executing CHECK pass (checking for obvious problems).
Checking module halfadder...
Checking module fulladder...
Checking module fulladder2...
Checking module rca4...
Found and reported 0 problems.

End of script. Logfile hash: bdfe1ddd78, CPU: user 0.01s system 0.00s, MEM: 12.38 MB peak
Yosys 0.42+30 (git sha1 6c8ae44ae, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 30% 1x flatten (0 sec), ...
