vendor_name = ModelSim
source_file = 1, /home/cflux/Documents/Code/VHDL-Codebase/D_FlipFlop/d_flipflop/d_flipflop.vhd
source_file = 1, /home/cflux/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/cflux/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/cflux/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/cflux/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/cflux/Documents/Code/VHDL-Codebase/D_FlipFlop/d_flipflop/db/d_flipflop.cbx.xml
design_name = d_ff
instance = comp, \o_Q~output , o_Q~output, d_ff, 1
instance = comp, \o_Qn~output , o_Qn~output, d_ff, 1
instance = comp, \i_clk~input , i_clk~input, d_ff, 1
instance = comp, \i_D~input , i_D~input, d_ff, 1
instance = comp, \i_reset~input , i_reset~input, d_ff, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, d_ff, 1
