Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 13 16:22:16 2023
| Host         : alinx-System-Product-Name running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.956        0.000                      0                   54        0.162        0.000                      0                   54        1.100        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
refclk_clk_p                     {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refclk_clk_p                                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       16.956        0.000                      0                   54        0.162        0.000                      0                   54        9.600        0.000                       0                    30  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refclk_clk_p
  To Clock:  refclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.399ns (14.916%)  route 2.276ns (85.084%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.870     0.353    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[1]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[1]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.399ns (14.916%)  route 2.276ns (85.084%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.870     0.353    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[2]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[2]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.399ns (14.916%)  route 2.276ns (85.084%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.870     0.353    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[3]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[3]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.399ns (14.916%)  route 2.276ns (85.084%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.870     0.353    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[4]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             17.039ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.399ns (15.389%)  route 2.194ns (84.611%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.788     0.271    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[5]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y104         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[5]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                 17.039    

Slack (MET) :             17.039ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.399ns (15.389%)  route 2.194ns (84.611%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.788     0.271    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[6]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y104         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[6]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                 17.039    

Slack (MET) :             17.039ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.399ns (15.389%)  route 2.194ns (84.611%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.788     0.271    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[7]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y104         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[7]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                 17.039    

Slack (MET) :             17.039ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.399ns (15.389%)  route 2.194ns (84.611%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.788     0.271    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y104         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[8]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                 17.039    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.399ns (15.998%)  route 2.095ns (84.002%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.689     0.172    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[10]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                 17.137    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.399ns (15.998%)  route 2.095ns (84.002%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 18.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -2.322    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.259    -2.063 f  design_1_i/led_control_0/inst/i_fu_48_reg[23]/Q
                         net (fo=3, routed)           0.539    -1.524    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.043    -1.481 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4/O
                         net (fo=1, routed)           0.432    -1.050    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_4_n_3
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.043    -1.007 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2/O
                         net (fo=3, routed)           0.435    -0.571    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[0]_i_2_n_3
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.054    -0.517 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[25]_i_1/O
                         net (fo=26, routed)          0.689     0.172    design_1_i/led_control_0/inst/empty_reg_590
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    F9                                                0.000    20.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715    20.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.626    15.075 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.842    16.917    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.306    18.306    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
                         clock pessimism             -0.651    17.655    
                         clock uncertainty           -0.074    17.581    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.272    17.309    design_1_i/led_control_0/inst/i_fu_48_reg[11]
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                 17.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.157ns (70.585%)  route 0.065ns (29.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/ap_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.091    -0.545 f  design_1_i/led_control_0/inst/i_fu_48_reg[0]/Q
                         net (fo=5, routed)           0.065    -0.480    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/empty_reg_59_reg[0]_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I1_O)        0.066    -0.414 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_i_1/O
                         net (fo=1, routed)           0.000    -0.414    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_i_1_n_3
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
                         clock pessimism              0.059    -0.636    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.060    -0.576    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/empty_reg_59_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.676    -0.635    design_1_i/led_control_0/inst/ap_clk
    SLICE_X1Y106         FDRE                                         r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.535 r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.399    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/empty_reg_59
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.028    -0.371 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/empty_reg_59[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/led_control_0/inst/select_ln10_fu_102_p3
    SLICE_X1Y106         FDRE                                         r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.879    -0.694    design_1_i/led_control_0/inst/ap_clk
    SLICE_X1Y106         FDRE                                         r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
                         clock pessimism              0.059    -0.635    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.060    -0.575    design_1_i/led_control_0/inst/empty_reg_59_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.175ns (55.374%)  route 0.141ns (44.626%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.100    -0.536 f  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/Q
                         net (fo=31, routed)          0.141    -0.395    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.028    -0.367 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[18]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047    -0.320 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.320    design_1_i/led_control_0/inst/i_2_fu_84_p2[18]
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[18]/C
                         clock pessimism              0.070    -0.625    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092    -0.533    design_1_i/led_control_0/inst/i_fu_48_reg[18]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.178ns (56.145%)  route 0.139ns (43.855%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.100    -0.536 f  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/Q
                         net (fo=31, routed)          0.139    -0.397    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.028    -0.369 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[17]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.319 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.319    design_1_i/led_control_0/inst/i_2_fu_84_p2[17]
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[17]/C
                         clock pessimism              0.070    -0.625    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092    -0.533    design_1_i/led_control_0/inst/i_fu_48_reg[17]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.834%)  route 0.146ns (43.166%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.118    -0.518 r  design_1_i/led_control_0/inst/i_fu_48_reg[24]/Q
                         net (fo=3, routed)           0.146    -0.372    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.028    -0.344 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[24]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.298 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.298    design_1_i/led_control_0/inst/i_2_fu_84_p2[24]
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[24]/C
                         clock pessimism              0.059    -0.636    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.544    design_1_i/led_control_0/inst/i_fu_48_reg[24]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.676    -0.635    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/Q
                         net (fo=2, routed)           0.146    -0.371    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[8]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.028    -0.343 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.343    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[8]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.297 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.297    design_1_i/led_control_0/inst/i_2_fu_84_p2[8]
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.879    -0.694    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y104         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[8]/C
                         clock pessimism              0.059    -0.635    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.092    -0.543    design_1_i/led_control_0/inst/i_fu_48_reg[8]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.118    -0.518 r  design_1_i/led_control_0/inst/i_fu_48_reg[20]/Q
                         net (fo=2, routed)           0.148    -0.370    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[20]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.028    -0.342 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[20]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.296 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.296    design_1_i/led_control_0/inst/i_2_fu_84_p2[20]
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[20]/C
                         clock pessimism              0.059    -0.636    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092    -0.544    design_1_i/led_control_0/inst/i_fu_48_reg[20]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.676    -0.635    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  design_1_i/led_control_0/inst/i_fu_48_reg[12]/Q
                         net (fo=2, routed)           0.148    -0.369    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[12]_0
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.028    -0.341 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[12]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.295 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    design_1_i/led_control_0/inst/i_2_fu_84_p2[12]
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.879    -0.694    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
                         clock pessimism              0.059    -0.635    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.092    -0.543    design_1_i/led_control_0/inst/i_fu_48_reg[12]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.676    -0.635    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/Q
                         net (fo=2, routed)           0.148    -0.369    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[4]_1
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.028    -0.341 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[4]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.295 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.295    design_1_i/led_control_0/inst/i_2_fu_84_p2[4]
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.879    -0.694    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[4]/C
                         clock pessimism              0.059    -0.635    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092    -0.543    design_1_i/led_control_0/inst/i_fu_48_reg[4]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/led_control_0/inst/i_fu_48_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_control_0/inst/i_fu_48_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.339%)  route 0.146ns (42.661%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.118    -0.518 r  design_1_i/led_control_0/inst/i_fu_48_reg[21]/Q
                         net (fo=2, routed)           0.146    -0.372    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[0]_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.028    -0.344 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48[24]_i_5/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_i_1[21]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.294 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/i_fu_48_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.294    design_1_i/led_control_0/inst/i_2_fu_84_p2[21]
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.978    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.603    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.573 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.878    -0.695    design_1_i/led_control_0/inst/ap_clk
    SLICE_X0Y108         FDRE                                         r  design_1_i/led_control_0/inst/i_fu_48_reg[21]/C
                         clock pessimism              0.059    -0.636    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092    -0.544    design_1_i/led_control_0/inst/i_fu_48_reg[21]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X1Y107     design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y106     design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y106     design_1_i/led_control_0/inst/i_fu_48_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y106     design_1_i/led_control_0/inst/i_fu_48_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y106     design_1_i/led_control_0/inst/i_fu_48_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X1Y107     design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X1Y107     design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y106     design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y106     design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y106     design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y106     design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y107     design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y107     design_1_i/led_control_0/inst/i_fu_48_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y105     design_1_i/led_control_0/inst/i_fu_48_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_V_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 3.604ns (65.943%)  route 1.862ns (34.057%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.811     0.811 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.892    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.751    -5.859 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.442    -2.321    design_1_i/led_control_0/inst/ap_clk
    SLICE_X1Y106         FDRE                                         r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.223    -2.098 r  design_1_i/led_control_0/inst/empty_reg_59_reg[0]/Q
                         net (fo=2, routed)           0.443    -1.655    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/empty_reg_59
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.043    -1.612 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/led[0]_INST_0/O
                         net (fo=1, routed)           1.418    -0.194    led_V_0_OBUF[0]
    AJ16                 OBUF (Prop_obuf_I_O)         3.338     3.145 r  led_V_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.145    led_V_0[0]
    AJ16                                                              r  led_V_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_V_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.574ns (69.633%)  route 0.686ns (30.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.347     0.347 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.850    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.339 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.311 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.675    -0.636    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.100    -0.536 f  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init_reg/Q
                         net (fo=31, routed)          0.209    -0.327    design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_loop_init
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.028    -0.299 r  design_1_i/led_control_0/inst/flow_control_loop_pipe_no_ap_cont_U/led[0]_INST_0/O
                         net (fo=1, routed)           0.477     0.178    led_V_0_OBUF[0]
    AJ16                 OBUF (Prop_obuf_I_O)         1.446     1.624 r  led_V_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.624    led_V_0[0]
    AJ16                                                              r  led_V_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 0.030ns (1.389%)  route 2.130ns (98.611%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    F9                                                0.000     2.500 f  refclk_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.425     2.925 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.478    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -0.180 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077     0.897    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.927 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.053     1.980    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.509ns  (logic 0.083ns (2.365%)  route 3.426ns (97.635%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.715     0.715 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.701    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.626    -4.925 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.842    -3.083    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.584    -1.416    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





