Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4fa172d273484f0f80dfb8163a4903e6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otuzikibit_carry_behav xil_defaultlib.otuzikibit_carry xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 4 into c is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:61]
WARNING: [VRFC 10-597] element index 5 into c is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:62]
WARNING: [VRFC 10-1783] select index 4 into g is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:62]
WARNING: [VRFC 10-597] element index 6 into c is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:63]
WARNING: [VRFC 10-1783] select index 5 into g is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:63]
WARNING: [VRFC 10-597] element index 7 into c is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:64]
WARNING: [VRFC 10-1783] select index 6 into g is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:64]
WARNING: [VRFC 10-597] element index 8 into c is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:65]
WARNING: [VRFC 10-1783] select index 7 into g is out of bounds [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dortbit_carry
Compiling module xil_defaultlib.otuzikibit_carry
Compiling module xil_defaultlib.glbl
Built simulation snapshot otuzikibit_carry_behav
