$date
	Mon Feb 26 12:58:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux2to1 $end
$var wire 1 ! OUT $end
$var reg 1 " IN0 $end
$var reg 1 # IN1 $end
$var reg 1 $ S $end
$scope module m1 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 ! out $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#4
0!
#10
1$
#20
0$
1#
#22
x!
#26
1!
#30
1$
#34
x!
#36
0!
#40
0$
0#
1"
#50
1$
#52
x!
#56
1!
#60
0$
1#
#70
1$
#76
