{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721861602525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721861602527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 17:53:22 2024 " "Processing started: Wed Jul 24 17:53:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721861602527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861602527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861602527 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PS2/synthesis/PS2.qip " "Tcl Script File PS2/synthesis/PS2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip " "set_global_assignment -name QIP_FILE PS2/synthesis/PS2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1721861602953 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1721861602953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721861603405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721861603406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(195) " "Verilog HDL Expression warning at PS2_test.v(195): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(196) " "Verilog HDL Expression warning at PS2_test.v(196): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(197) " "Verilog HDL Expression warning at PS2_test.v(197): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 197 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(198) " "Verilog HDL Expression warning at PS2_test.v(198): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 198 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(199) " "Verilog HDL Expression warning at PS2_test.v(199): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(200) " "Verilog HDL Expression warning at PS2_test.v(200): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(201) " "Verilog HDL Expression warning at PS2_test.v(201): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(202) " "Verilog HDL Expression warning at PS2_test.v(202): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(203) " "Verilog HDL Expression warning at PS2_test.v(203): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(204) " "Verilog HDL Expression warning at PS2_test.v(204): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 204 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(205) " "Verilog HDL Expression warning at PS2_test.v(205): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 205 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(206) " "Verilog HDL Expression warning at PS2_test.v(206): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(207) " "Verilog HDL Expression warning at PS2_test.v(207): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(208) " "Verilog HDL Expression warning at PS2_test.v(208): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(209) " "Verilog HDL Expression warning at PS2_test.v(209): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 209 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(210) " "Verilog HDL Expression warning at PS2_test.v(210): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 210 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(211) " "Verilog HDL Expression warning at PS2_test.v(211): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(212) " "Verilog HDL Expression warning at PS2_test.v(212): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(213) " "Verilog HDL Expression warning at PS2_test.v(213): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(214) " "Verilog HDL Expression warning at PS2_test.v(214): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(215) " "Verilog HDL Expression warning at PS2_test.v(215): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(216) " "Verilog HDL Expression warning at PS2_test.v(216): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(217) " "Verilog HDL Expression warning at PS2_test.v(217): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(218) " "Verilog HDL Expression warning at PS2_test.v(218): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(219) " "Verilog HDL Expression warning at PS2_test.v(219): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 219 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(220) " "Verilog HDL Expression warning at PS2_test.v(220): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 220 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(221) " "Verilog HDL Expression warning at PS2_test.v(221): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(222) " "Verilog HDL Expression warning at PS2_test.v(222): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(223) " "Verilog HDL Expression warning at PS2_test.v(223): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(224) " "Verilog HDL Expression warning at PS2_test.v(224): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(225) " "Verilog HDL Expression warning at PS2_test.v(225): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(226) " "Verilog HDL Expression warning at PS2_test.v(226): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(227) " "Verilog HDL Expression warning at PS2_test.v(227): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(228) " "Verilog HDL Expression warning at PS2_test.v(228): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(229) " "Verilog HDL Expression warning at PS2_test.v(229): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(230) " "Verilog HDL Expression warning at PS2_test.v(230): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(231) " "Verilog HDL Expression warning at PS2_test.v(231): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(232) " "Verilog HDL Expression warning at PS2_test.v(232): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(233) " "Verilog HDL Expression warning at PS2_test.v(233): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(234) " "Verilog HDL Expression warning at PS2_test.v(234): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(235) " "Verilog HDL Expression warning at PS2_test.v(235): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(236) " "Verilog HDL Expression warning at PS2_test.v(236): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(237) " "Verilog HDL Expression warning at PS2_test.v(237): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(238) " "Verilog HDL Expression warning at PS2_test.v(238): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(239) " "Verilog HDL Expression warning at PS2_test.v(239): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(240) " "Verilog HDL Expression warning at PS2_test.v(240): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 240 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(241) " "Verilog HDL Expression warning at PS2_test.v(241): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(242) " "Verilog HDL Expression warning at PS2_test.v(242): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(243) " "Verilog HDL Expression warning at PS2_test.v(243): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 PS2_test.v(244) " "Verilog HDL Expression warning at PS2_test.v(244): truncated literal to match 8 bits" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721861617379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617387 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721861617394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721861617402 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/PS2_Controller.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/PS2_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721861617410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "ps2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "ps2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617437 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PS2_Controller.v(267) " "Verilog HDL Module Instantiation warning at PS2_Controller.v(267): ignored dangling comma in List of Port Connections" {  } { { "ps2/PS2_Controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1721861617443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2/PS2_Controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_inner_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721861617454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malcolm/downloads/keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_inner_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malcolm/downloads/keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "../../../../Downloads/KeyboardFiles/keyboard_press_driver.v" "" { Text "C:/Users/Malcolm/Downloads/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Buffer " "Found entity 1: Keyboard_Buffer" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PS2_test " "Elaborating entity \"PS2_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721861617617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_test.v(272) " "Verilog HDL assignment warning at PS2_test.v(272): truncated value with size 32 to match size of target (8)" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617633 "|PS2_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PS2_test.v(273) " "Verilog HDL assignment warning at PS2_test.v(273): truncated value with size 32 to match size of target (8)" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617633 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.data_a 0 PS2_test.v(87) " "Net \"raw_table.data_a\" at PS2_test.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.waddr_a 0 PS2_test.v(87) " "Net \"raw_table.waddr_a\" at PS2_test.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.data_a 0 PS2_test.v(88) " "Net \"raw_table_ex.data_a\" at PS2_test.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.waddr_a 0 PS2_test.v(88) " "Net \"raw_table_ex.waddr_a\" at PS2_test.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.data_a 0 PS2_test.v(89) " "Net \"ascii_table.data_a\" at PS2_test.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.waddr_a 0 PS2_test.v(89) " "Net \"ascii_table.waddr_a\" at PS2_test.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617638 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table.we_a 0 PS2_test.v(87) " "Net \"raw_table.we_a\" at PS2_test.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617639 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "raw_table_ex.we_a 0 PS2_test.v(88) " "Net \"raw_table_ex.we_a\" at PS2_test.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617639 "|PS2_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ascii_table.we_a 0 PS2_test.v(89) " "Net \"ascii_table.we_a\" at PS2_test.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721861617639 "|PS2_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:H0 " "Elaborating entity \"hex\" for hierarchy \"hex:H0\"" {  } { { "PS2_test.v" "H0" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:inst " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:inst\"" {  } { { "PS2_test.v" "inst" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:inst\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:inst\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:inst\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:inst\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/ps2/PS2_Controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Buffer Keyboard_Buffer:printable_buf " "Elaborating entity \"Keyboard_Buffer\" for hierarchy \"Keyboard_Buffer:printable_buf\"" {  } { { "PS2_test.v" "printable_buf" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(35) " "Verilog HDL assignment warning at Keyboard_Buffer.v(35): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617691 "|PS2_test|Keyboard_Buffer:printable_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(43) " "Verilog HDL assignment warning at Keyboard_Buffer.v(43): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617691 "|PS2_test|Keyboard_Buffer:printable_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard_Buffer.v(48) " "Verilog HDL assignment warning at Keyboard_Buffer.v(48): truncated value with size 32 to match size of target (8)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617691 "|PS2_test|Keyboard_Buffer:printable_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617786 ""}  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721861617786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0032.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0032.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0032 " "Found entity 1: altsyncram_0032" {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0032 Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated " "Elaborating entity \"altsyncram_0032\" for hierarchy \"Keyboard_Buffer:printable_buf\|altsyncram:altsyncram_component\|altsyncram_0032:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617883 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1139 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721861617889 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "db/altsyncram_0032.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_0032.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1139 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721861617889 "|PS2_test|Keyboard_Buffer:printable_buf|altsyncram:altsyncram_component|altsyncram_0032:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Buffer Keyboard_Buffer:raw_buf " "Elaborating entity \"Keyboard_Buffer\" for hierarchy \"Keyboard_Buffer:raw_buf\"" {  } { { "PS2_test.v" "raw_buf" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(35) " "Verilog HDL assignment warning at Keyboard_Buffer.v(35): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617892 "|PS2_test|Keyboard_Buffer:raw_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard_Buffer.v(43) " "Verilog HDL assignment warning at Keyboard_Buffer.v(43): truncated value with size 32 to match size of target (12)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617892 "|PS2_test|Keyboard_Buffer:raw_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Keyboard_Buffer.v(48) " "Verilog HDL assignment warning at Keyboard_Buffer.v(48): truncated value with size 32 to match size of target (16)" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721861617892 "|PS2_test|Keyboard_Buffer:raw_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\"" {  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721861617912 ""}  } { { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721861617912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u232 " "Found entity 1: altsyncram_u232" {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721861617992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861617992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u232 Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated " "Elaborating entity \"altsyncram_u232\" for hierarchy \"Keyboard_Buffer:raw_buf\|altsyncram:altsyncram_component\|altsyncram_u232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861617993 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1151 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721861617995 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "db/altsyncram_u232.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_u232.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Keyboard_Buffer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/Keyboard_Buffer.v" 64 0 0 } } { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1151 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1721861617995 "|PS2_test|Keyboard_Buffer:raw_buf|altsyncram:altsyncram_component|altsyncram_u232:auto_generated"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "raw_table " "RAM logic \"raw_table\" is uninferred due to asynchronous read logic" {  } { { "PS2_test.v" "raw_table" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721861618538 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "raw_table_ex " "RAM logic \"raw_table_ex\" is uninferred due to inappropriate RAM size" {  } { { "PS2_test.v" "raw_table_ex" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721861618538 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ascii_table " "RAM logic \"ascii_table\" is uninferred due to inappropriate RAM size" {  } { { "PS2_test.v" "ascii_table" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721861618538 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721861618538 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 132 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif " "Memory depth (256) in the design file differs from memory depth (132) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721861618540 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram0_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721861618540 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 126 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (126) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721861618541 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram1_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721861618542 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 94 C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (94) in the Memory Initialization File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1721861618685 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/PS2_test.ram2_PS2_test_f95242bf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1721861618686 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721861619108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721861619490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721861619815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861619968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721861620394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721861620394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721861620571 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721861620571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721861620571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721861620571 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721861620571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721861620571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721861620625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 17:53:40 2024 " "Processing ended: Wed Jul 24 17:53:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721861620625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721861620625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721861620625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721861620625 ""}
