Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Aug  2 15:42:25 2020
| Host         : DESKTOP-JP4319F running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/yuv_filter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 4.297ns (63.888%)  route 2.429ns (36.112%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.269     7.699    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 4.297ns (63.888%)  route 2.429ns (36.112%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.269     7.699    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 4.297ns (63.888%)  route 2.429ns (36.112%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.269     7.699    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 4.297ns (63.964%)  route 2.421ns (36.036%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.261     7.691    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 4.297ns (63.964%)  route 2.421ns (36.036%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.261     7.691    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 4.297ns (65.426%)  route 2.271ns (34.574%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.111     7.541    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 4.297ns (65.499%)  route 2.263ns (34.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.103     7.533    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 4.297ns (65.499%)  route 2.263ns (34.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.103     7.533    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 4.297ns (65.613%)  route 2.252ns (34.387%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.092     7.522    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 4.297ns (65.692%)  route 2.244ns (34.308%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_U0/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663_reg[7]_inv/Q
                         net (fo=34, routed)          1.160     2.589    bd_0_i/hls_inst/U0/yuv2rgb_U0/V_reg_663[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     6.430 r  bd_0_i/hls_inst/U0/yuv2rgb_U0/grp_fu_623_p2/P[16]
                         net (fo=32, routed)          1.084     7.514    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p_4[16]
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=719, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/ap_clk
    DSP48_X2Y25          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_U0/yuv_filter_mac_muibs_U45/yuv_filter_mac_muibs_DSP48_7_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  1.674    




