// Seed: 3374584213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = ~id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri0 sample,
    output tri id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input wire id_15,
    input wor id_16,
    output tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri1 id_20,
    input wire id_21,
    input tri0 id_22,
    input supply0 id_23,
    input wor id_24,
    output supply0 id_25,
    output supply0 id_26,
    input wor id_27,
    output supply0 module_1,
    output supply0 id_29,
    output wire id_30,
    output uwire id_31,
    input tri id_32,
    output wand id_33,
    input tri1 id_34,
    output supply0 id_35,
    input supply1 id_36,
    input supply0 id_37
);
  nand (
      id_31,
      id_12,
      id_34,
      id_3,
      id_39,
      id_20,
      id_23,
      id_27,
      id_0,
      id_1,
      id_24,
      id_36,
      id_9,
      id_13,
      id_6,
      id_2,
      id_5,
      id_19,
      id_15,
      id_21,
      id_37,
      id_22
  );
  wire id_39;
  module_0(
      id_39, id_39, id_39, id_39, id_39, id_39
  );
endmodule
