// Seed: 3498071975
module module_0 (
    id_1,
    id_2,
    id_3
);
  output supply1 id_3;
  input wire id_2;
  inout wire id_1;
  wire [(  -1  ) : 1] id_4;
  assign id_3 = -1;
  assign id_3 = id_4;
  assign id_4 = id_1;
  logic id_5;
  wire id_6, id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_2 = 32'd57,
    parameter id_4 = 32'd62
) (
    output tri1  _id_0,
    output uwire id_1 [-1 : id_0],
    input  tri1  _id_2
);
  assign id_1 = 1;
  logic _id_4;
  logic id_5;
  wire [id_2  *  id_4 : id_4] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  logic id_7 = -1;
endmodule
