Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 22 11:06:22 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_methodology -file sumofTwoNeuron_32bit_methodology_drc_routed.rpt -pb sumofTwoNeuron_32bit_methodology_drc_routed.pb -rpx sumofTwoNeuron_32bit_methodology_drc_routed.rpx
| Design       : sumofTwoNeuron_32bit
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 96
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 96         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on t[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on t[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on t[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on t[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on t[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on t[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on t[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on t[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on t[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on t[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on t[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on t[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on t[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on t[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on t[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on t[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on t[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on t[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on t[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on t[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on t[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on t[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on t[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on t[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on t[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on t[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on t[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on t[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on t[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on t[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on t[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on t[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on y_imag[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on y_imag[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on y_imag[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on y_imag[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on y_imag[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on y_imag[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on y_imag[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on y_imag[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on y_imag[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on y_imag[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on y_imag[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on y_imag[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on y_imag[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on y_imag[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on y_imag[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on y_imag[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on y_imag[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on y_imag[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on y_imag[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on y_imag[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on y_imag[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on y_imag[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on y_imag[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on y_imag[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on y_imag[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on y_imag[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on y_imag[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on y_imag[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on y_imag[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on y_imag[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on y_imag[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on y_imag[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on y_real[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on y_real[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on y_real[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on y_real[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on y_real[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on y_real[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on y_real[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on y_real[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on y_real[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on y_real[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on y_real[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on y_real[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on y_real[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on y_real[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on y_real[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on y_real[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on y_real[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on y_real[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on y_real[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on y_real[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on y_real[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on y_real[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on y_real[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on y_real[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on y_real[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on y_real[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on y_real[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on y_real[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on y_real[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on y_real[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on y_real[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on y_real[9] relative to clock(s) CLK
Related violations: <none>


