Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 24 18:54:45 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: ovd/clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)

 There are 1204 register/latch pins with no clock driven by root clock pin: volume_tmp_reg[11]_i_276/CO[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 50 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.498        0.000                      0                  238        0.182        0.000                      0                  238        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.498        0.000                      0                  238        0.182        0.000                      0                  238        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.180ns (23.568%)  route 3.827ns (76.432%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.865    10.142    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.492    14.833    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[25]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.640    ovd/counter_2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.180ns (23.568%)  route 3.827ns (76.432%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.865    10.142    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.492    14.833    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[26]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.640    ovd/counter_2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.180ns (23.568%)  route 3.827ns (76.432%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.865    10.142    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.492    14.833    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[27]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.640    ovd/counter_2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.180ns (23.568%)  route 3.827ns (76.432%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.865    10.142    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.492    14.833    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  ovd/counter_2_reg[28]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.640    ovd/counter_2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.180ns (23.680%)  route 3.803ns (76.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.841    10.118    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.497    14.838    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[5]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.645    ovd/counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.180ns (23.680%)  route 3.803ns (76.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.841    10.118    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.497    14.838    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[6]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.645    ovd/counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.180ns (23.680%)  route 3.803ns (76.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.841    10.118    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.497    14.838    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[7]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.645    ovd/counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.180ns (23.680%)  route 3.803ns (76.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.841    10.118    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.497    14.838    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.645    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.180ns (24.178%)  route 3.700ns (75.822%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.738    10.015    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y67          FDSE                                         r  ovd/counter_2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.499    14.840    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  ovd/counter_2_reg[1]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y67          FDSE (Setup_fdse_C_S)       -0.429    14.649    ovd/counter_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.180ns (24.178%)  route 3.700ns (75.822%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.614     5.135    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.456     5.591 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.229    ovd/counter_2[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.150     7.379 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.459     7.838    ovd/counter_2[31]_i_13_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.326     8.164 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.611    ovd/counter_2[31]_i_12_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.153    ovd/counter_2[31]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.738    10.015    ovd/counter_2[31]_i_1_n_0
    SLICE_X5Y67          FDSE                                         r  ovd/counter_2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.499    14.840    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  ovd/counter_2_reg[2]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y67          FDSE (Setup_fdse_C_S)       -0.429    14.649    ovd/counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sd/c200/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/c200/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.270%)  route 0.133ns (41.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sd/c200/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  sd/c200/counter_reg[15]/Q
                         net (fo=3, routed)           0.133     1.749    sd/c200/counter[15]
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  sd/c200/cout_i_1/O
                         net (fo=1, routed)           0.000     1.794    sd/c200/p_0_in
    SLICE_X60Y52         FDRE                                         r  sd/c200/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.990    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  sd/c200/cout_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.120     1.612    sd/c200/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.578     1.461    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ovd/counter_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  ovd/counter_2_reg[29]/Q
                         net (fo=4, routed)           0.079     1.681    ovd/counter_2[29]
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.805 r  ovd/counter_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.805    ovd/counter_2_reg[31]_i_2_n_6
    SLICE_X5Y74          FDRE                                         r  ovd/counter_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.845     1.973    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  ovd/counter_2_reg[30]/C
                         clock pessimism             -0.512     1.461    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.566    ovd/counter_2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.079     1.696    counter_1[29]
    SLICE_X63Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.820 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.820    counter_1_reg[31]_i_2_n_6
    SLICE_X63Y95         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.105     1.581    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ovd/counter_2_reg[7]/Q
                         net (fo=4, routed)           0.079     1.687    ovd/counter_2[7]
    SLICE_X5Y68          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.814 r  ovd/counter_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ovd/counter_2_reg[8]_i_1_n_4
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.853     1.980    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.105     1.572    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  counter_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_1_reg[23]/Q
                         net (fo=4, routed)           0.079     1.696    counter_1[23]
    SLICE_X63Y93         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.823 r  counter_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    counter_1_reg[24]_i_1_n_4
    SLICE_X63Y93         FDRE                                         r  counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  counter_1_reg[24]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  counter_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_1_reg[3]/Q
                         net (fo=5, routed)           0.079     1.694    counter_1[3]
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  counter_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    counter_1_reg[4]_i_1_n_4
    SLICE_X63Y88         FDRE                                         r  counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y89         FDSE                                         r  counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  counter_1_reg[7]/Q
                         net (fo=5, routed)           0.079     1.694    counter_1[7]
    SLICE_X63Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  counter_1_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    counter_1_reg[6]_i_1_n_4
    SLICE_X63Y89         FDSE                                         r  counter_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y89         FDSE                                         r  counter_1_reg[8]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y89         FDSE (Hold_fdse_C_D)         0.105     1.579    counter_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.581     1.464    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  ovd/counter_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ovd/counter_2_reg[23]/Q
                         net (fo=4, routed)           0.079     1.684    ovd/counter_2[23]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.811 r  ovd/counter_2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    ovd/counter_2_reg[24]_i_1_n_4
    SLICE_X5Y72          FDRE                                         r  ovd/counter_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.849     1.976    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  ovd/counter_2_reg[24]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105     1.569    ovd/counter_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y90         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDSE (Prop_fdse_C_Q)         0.164     1.639 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           0.175     1.814    counter_1[0]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.857 r  counter_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    counter_1[0]_i_1_n_0
    SLICE_X64Y90         FDSE                                         r  counter_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y90         FDSE                                         r  counter_1_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y90         FDSE (Hold_fdse_C_D)         0.133     1.608    counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.582     1.465    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  ovd/counter_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ovd/counter_2_reg[13]/Q
                         net (fo=4, routed)           0.090     1.696    ovd/counter_2[13]
    SLICE_X5Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.820 r  ovd/counter_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.820    ovd/counter_2_reg[16]_i_1_n_6
    SLICE_X5Y70          FDRE                                         r  ovd/counter_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.850     1.978    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  ovd/counter_2_reg[14]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.105     1.570    ovd/counter_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y97   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y99   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y99   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y97   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y97   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y97   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y98   ac/count2_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67    ovd/counter_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69    ovd/counter_2_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_1_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   counter_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74    ovd/counter_2_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74    ovd/counter_2_reg[29]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67    ovd/counter_2_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67    ovd/counter_2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    ovd/counter_2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    ovd/counter_2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    ovd/counter_2_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    ovd/counter_2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    ovd/counter_2_reg[28]/C



