// PDB:  qcauddev850.pdb
// PDB:  Last Updated :2020-09-09:19:38:55:000 (UTC) [tracepdb]
b7f2cde6-8548-378e-46e2-546037e245ce vcxproj // SRC=swr_driver.c MJ= MN=
#typev wcd_slave_device_handler_c547 77 "%0-SWR:<swr_deinit>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_deinit
{
}
#typev wcd_slave_device_handler_c547 76 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=wcd_slave_device_deinit
{
}
#typev wcd_slave_device_handler_c547 75 "%0+SWR:<swr_deinit>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_deinit
{
}
// PDB:  qcauddev850.pdb
// PDB:  Last Updated :2020-09-09:19:38:55:000 (UTC) [tracepdb]
#typev wcd_slave_device_handler_c479 71 "%0-SWR:<swr_init>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_init
{
}
#typev wcd_slave_device_handler_c479 70 "%0=SWR:<initializing soundwire driver>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_init
{
}
#typev wcd_slave_device_handler_c479 69 "%0+SWR:<swr_init>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_init
{
}
// PDB:  qcauddev850.pdb
// PDB:  Last Updated :2020-09-09:19:38:55:000 (UTC) [tracepdb]
#typev wcd_slave_device_handler_c630 74 "%0-SWR:<swr_reset RC=%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_reset
{
rc, ItemLong -- 10
}
#typev wcd_slave_device_handler_c630 73 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=wcd_slave_device_reset
{
}
#typev wcd_slave_device_handler_c630 72 "%0+SWR:<swr_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=wcd_slave_device_reset
{
}
// PDB:  qcauddev850.pdb
// PDB:  Last Updated :2020-09-09:19:38:55:000 (UTC) [tracepdb]
#typev swr_driver_c498 20 "%0=SWR:<swr_FIFO_read RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
rc, ItemLong -- 10
}
#typev swr_driver_c490 19 "%0=SWR:<token verification failed!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c477 18 "%0=SWR:<read to read fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c468 17 "%0=SWR:<read from fifo successful, verifying token>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c436 16 "%0=SWR:<read status>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c417 15 "%0=SWR:<writing to read fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_read
{
}
#typev swr_driver_c384 14 "%0-SWR:<swr_FIFO_write RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
rc, ItemLong -- 10
}
#typev swr_driver_c350 13 "%0=SWR:<write to write fifo: device = %10!u!, address = 0x%11!x!, data = 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
slave, ItemLong -- 10
write.reg, ItemLong -- 11
write.data, ItemLong -- 12
}
#typev swr_driver_c349 12 "%0+SWR:<write to write fifo>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_FIFO_write
{
}
#typev swr_driver_c1343 63 "%0-SWR:<swr_HW_init RC:%10!d!.>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
rc, ItemLong -- 10
}
#typev swr_driver_c1338 62 "%0=SWR:<could not generate master frame>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1330 61 "%0=SWR:<wait for FRM_GEN_ENABLED>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1322 60 "%0=SWR:<enable soundwire master>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1287 58 "%0=SWR:<enable autoenumeration>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1245 57 "%0=SWR:<configure no pings>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1234 56 "%0=SWR:<init fifo config>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1231 55 "%0+SWR:<swr_HW_init>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_init
{
}
#typev swr_driver_c1397 68 "%0-SWR:<swr_HW_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c1388 67 "%0=SWR:<reset master interface twice>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c1366 66 "%0-SWR:<swr_HW_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c1365 65 "%0=SWR:<could not read from master, check EXT clk is present>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c1356 64 "%0+SWR:<swr_HW_reset>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_HW_reset
{
}
#typev swr_driver_c1192 53 "%0=SWR:<non processed IRQ 0X%10!x!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_IRQ_process
{
test_bit, ItemLong -- 10
}
#typev swr_driver_c1159 52 "%0=SWR:<master clash detected 0X%10!x!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_IRQ_process
{
test_bit, ItemLong -- 10
}
#typev swr_driver_c1214 54 "%0-SWR:<swr_IRQ_process>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
}
#typev swr_driver_c1148 41 "%0=SWR:<auto enum error, recovering>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
}
#typev swr_driver_c1124 51 "%0=SWR:<swr_IRQ_process read 0X%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
to_process, ItemLong -- 10
}
#typev swr_driver_c1099 50 "%0+SWR:<swr_IRQ_process>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_IRQ_process
{
}
#typev swr_driver_c1682 90 "%0-SWR:<master port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1687 91 "%0-SWR:<slave port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1789 99 "%0-SWR:<swr_add_stream_to_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1768 98 "%0=SWR:<clk speed is 9.6MHz, using preconfigured allocation table>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1723 96 "%0=SWR:<changing framesize to 16*48 no clock div>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1708 94 "%0=SWR:<stream doesn't fit on current frame>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1699 93 "%0=SWR:<configuration is delayed, no changes on HW will occur at this time>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1692 92 "%0-SWR:<no channels are enabled>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1677 89 "%0-SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1672 88 "%0-SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1667 87 "%0-SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_add_stream_to_slave
{
}
#typev swr_driver_c1664 86 "%0+SWR:<swr_add_stream_to_slave mport= %10!u! sport= %11!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_add_stream_to_slave
{
config->port_m, ItemLong -- 10
config->port_s, ItemLong -- 11
}
#typev swr_driver_c836 36 "%0-SWR:<swr_bank_switch>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
}
#typev swr_driver_c820 33 "%0=SWR:<writing down master frame config(%10!d!,%11!d!)>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
swr_master_config_p->frame_format.cols, ItemLong -- 10
swr_master_config_p->frame_format.rows, ItemLong -- 11
}
#typev swr_driver_c817 35 "%0=SWR:<bank = %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
new_bank, ItemLong -- 10
}
#typev swr_driver_c812 34 "%0+SWR:<swr_bank_switch>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_bank_switch
{
}
#typev swr_driver_c733 32 "%0=SWR:<calculated required slots: %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_calculate_required_slots
{
required, ItemLong -- 10
}
#typev swr_driver_c955 40 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_deinint_slave_list
{
}
#typev swr_driver_c955 39 "%0=SWR:<notifying client about status change>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_deinint_slave_list
{
}
#typev swr_driver_c902 40 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_notify_slave_update
{
}
#typev swr_driver_c898 39 "%0=SWR:<notifying client about status change>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_notify_slave_update
{
}
#typev swr_driver_c1033 46 "%0=SWR:<client notified, deleting slave info>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1028 45 "%0=SWR:<slave detached from bus>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1064 40 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1064 39 "%0=SWR:<notifying client about status change>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1041 47 "%0=SWR:<slave attached to bus>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1081 49 "%0-SWR:<swr_process_slave_status_IRQ>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1070 38 "%0=SWR:<client didn't provide a callback>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1070 37 "%0=SWR:<notifying client about slave IRQ>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1074 48 "%0=SWR:<slave status not identified>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1022 44 "%0=SWR:<slave %10!u!, status %11!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
i, ItemLong -- 10
actual_status, ItemLong -- 11
}
#typev swr_driver_c1003 43 "%0=SWR:<slave status read: 0x%10!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
temp.data.w_data, ItemLong -- 10
}
#typev swr_driver_c994 42 "%0+SWR:<swr_process_slave_status_IRQ>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_process_slave_status_IRQ
{
}
#typev swr_driver_c1822 104 "%0-SWR:<master port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1827 105 "%0-SWR:<slave port number is invalid>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1900 112 "%0-SWR:<swr_remove_stream_from_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1884 111 "%0=SWR:<no more streams are used, revert framesize to 2*48>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1860 109 "%0=SWR:<clk speed is 9.6MHz using preconfigured table>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1838 107 "%0=SWR:<configuration is NOT delayed, bank switch is requried>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1836 106 "%0=SWR:<configuration is delayed, no changes on HW will occur at this time>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1817 103 "%0-SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1812 102 "%0-SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1807 101 "%0-SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1804 100 "%0+SWR:<swr_remove_stream_from_slave>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_remove_stream_from_slave
{
}
#typev swr_driver_c1625 85 "%0=SWR:<swr_slave_read slave %10!u!: 0x%11!x!, 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_slave_read
{
slave->list_entry->logical_addr, ItemLong -- 10
read->reg, ItemLong -- 11
read->data, ItemLong -- 12
}
#typev swr_driver_c1617 84 "%0=SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c1612 83 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c1607 82 "%0=SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_read
{
}
#typev swr_driver_c1588 81 "%0=SWR:<swr_slave_write slave %10!u!: 0x%11!x!, 0x%12!x!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_slave_write
{
slave->list_entry->logical_addr, ItemLong -- 10
write.reg, ItemLong -- 11
write.data, ItemLong -- 12
}
#typev swr_driver_c1584 80 "%0=SWR:<core not enabled!>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c1579 79 "%0=SWR:<driver not initialized>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c1574 78 "%0=SWR:<slave pointer is null>" //   LEVEL=TRACE_LEVEL_ERROR FLAGS=Core FUNC=swr_slave_write
{
}
#typev swr_driver_c646 26 "%0-SWR:<swr_update_banked_port_configs>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c625 25 "%0=SWR:<detected active channels, writing port control config>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c617 24 "%0=SWR:<set enable channels bits 0x%10!x! on slave %11!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
m_bank->enabled_channels, ItemLong -- 10
m_common->slave, ItemLong -- 11
}
#typev swr_driver_c603 23 "%0=SWR:<updating master port config>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
}
#typev swr_driver_c601 22 "%0=SWR:<port to update: %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
i, ItemLong -- 10
}
#typev swr_driver_c589 21 "%0+SWR:<swr_update_banked_port_configs bank %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_banked_port_configs
{
bank, ItemLong -- 10
}
#typev swr_driver_c701 31 "%0-SWR:<swr_update_post_bank_switch>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
}
#typev swr_driver_c692 30 "%0=SWR:<set enable channels bits on slave %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
m_common->slave, ItemLong -- 10
}
#typev swr_driver_c680 29 "%0=SWR:<disabling port on inactive bank>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
}
#typev swr_driver_c678 28 "%0=SWR:<port to update: %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
i, ItemLong -- 10
}
#typev swr_driver_c670 27 "%0+SWR:<swr_update_post_bank_switch bank %10!u!>" //   LEVEL=TRACE_LEVEL_INFORMATION FLAGS=Core FUNC=swr_update_post_bank_switch
{
bank, ItemLong -- 10
}
