# Multiplexer and Demultiplexer Design using VHDL

## Objective
To design and simulate a 2:1 Multiplexer and 1:2 Demultiplexer using VHDL in ModelSim.

## Tools Used
- VHDL
- ModelSim

## Description
The project demonstrates:
- Data selection using MUX
- Data routing using DEMUX
- Functional verification using simulation waveform

## Files Included
src → Design files
tb → Testbench files
wave → Output waveform

## Output
Waveforms confirm correct selection and distribution of data.
