package explorerTL.tilelinkSwitchboard

import chisel3._
import chisel3.util._
import freechips.rocketchip.diplomacy.{AddressSet, IdRange, RegionType, TransferSizes}
import freechips.rocketchip.tilelink.{
  TLBundleA,
  TLBundleD,
  TLBundleParameters,
  TLClientNode,
  TLManagerNode,
  TLMasterParameters,
  TLMasterPortParameters,
  TLSlaveParameters,
  TLSlavePortParameters,
}
import org.chipsalliance.cde.config.Parameters
import org.chipsalliance.diplomacy.lazymodule._

object SBConst {
  val BeatBytes       = 52
  val DataWidth       = BeatBytes * 8
  val TLBeatBytes     = math.pow(2, log2Floor(BeatBytes)).toInt
  val TLMaxTransferSz = 2048
  val SBTLBundleParameters = TLBundleParameters(
    addressBits = 64,
    dataBits = 256,
    sourceBits = 32,
    sinkBits = 32,
    sizeBits = 4,
    echoFields = Seq.empty,
    requestFields = Seq.empty,
    responseFields = Seq.empty,
    hasBCE = false,
  )
}

class SwitchboardIfc extends Bundle {
  val data = Output(UInt(SBConst.DataWidth.W))
  val dest = Output(UInt(32.W))
  val last = Output(Bool())
}

class SwitchboardTLBundleA extends Bundle {
  val opcode  = UInt(8.W)
  val param   = UInt(8.W)
  val size    = UInt(8.W)
  val source  = UInt(32.W)
  val address = UInt(64.W)
  val mask    = UInt(32.W)
  val corrupt = UInt(8.W)
  val data    = UInt(256.W)

  def pack: UInt = {
    val ctrl32 = Cat(corrupt, size, param, opcode)
    Cat(data, mask, address, source, ctrl32)
  }

  def unpack(d: UInt) = {
    val x = Wire(this.cloneType)
    x.opcode  := d(7, 0)
    x.param   := d(15, 8)
    x.size    := d(23, 16)
    x.corrupt := d(31, 24)
    x.source  := d(63, 32)
    x.address := d(127, 64)
    x.mask    := d(159, 128)
    x.data    := d(415, 160)
    x
  }

  def fromTLA(d: TLBundleA) = {
    val x = Wire(this.cloneType)
    x.opcode  := d.opcode
    x.param   := d.param
    x.size    := d.size
    x.source  := d.source
    x.address := d.address
    x.mask    := d.mask
    x.corrupt := d.corrupt
    x.data    := d.data
    x
  }

  def toTLA: TLBundleA = {
    val x = Wire(
      new TLBundleA(SBConst.SBTLBundleParameters),
    )

    x.opcode  := opcode
    x.param   := param
    x.size    := size
    x.source  := source
    x.address := address
    x.mask    := mask
    x.corrupt := corrupt
    x.data    := data
    x
  }
}

class SwitchboardTLBundleD extends Bundle {
  val opcode  = UInt(8.W)
  val param   = UInt(8.W)
  val size    = UInt(8.W)
  val corrupt = UInt(8.W)
  val source  = UInt(32.W)
  val sink    = UInt(32.W)
  val denied  = UInt(8.W)
  val data    = UInt(256.W)

  def pack: UInt = {
    val ctrl32 = Cat(corrupt, size, param, opcode)
    Cat(data, denied.pad(32), sink, source, ctrl32)
  }

  def unpack(d: UInt) = {
    val x = Wire(this.cloneType)
    x.opcode  := d(7, 0)
    x.param   := d(15, 8)
    x.size    := d(23, 16)
    x.corrupt := d(31, 24)
    x.source  := d(63, 32)
    x.sink    := d(95, 64)
    x.denied  := d(103, 96)
    x.data    := d(383, 128)
    x
  }

  def fromTLD(d: TLBundleD) = {
    val x = Wire(this.cloneType)
    x.opcode  := d.opcode
    x.param   := d.param
    x.size    := d.size
    x.source  := d.source
    x.sink    := d.sink
    x.corrupt := d.corrupt
    x.denied  := d.denied
    x.data    := d.data
    x
  }

  def toTLD: TLBundleD = {
    val x = Wire(
      new TLBundleD(SBConst.SBTLBundleParameters),
    )
    x.opcode  := opcode
    x.param   := param
    x.size    := size
    x.source  := source
    x.sink    := source
    x.corrupt := corrupt
    x.denied  := corrupt
    x.data    := data
    x
  }
}

class SBIO extends Bundle {
  val data  = Output(UInt(SBConst.DataWidth.W))
  val dest  = Output(UInt(32.W))
  val last  = Output(Bool())
  val valid = Output(Bool())
  val ready = Input(Bool())

  def fromTLA(x: DecoupledIO[TLBundleA]) = {
    when(x.fire) {
      printf(cf"TLA2SB: ${x.bits}\n")
    }
    valid   := x.valid
    x.ready := ready
    data    := (new SwitchboardTLBundleA).fromTLA(x.bits).pack
    dest    := 0.U
    last    := 1.U
  }

  def toTLA: DecoupledIO[TLBundleA] = {
    val x = Wire(Decoupled(new TLBundleA(SBConst.SBTLBundleParameters)))
    when(x.fire) {
      printf(cf"SB2TLA: ${x.bits}\n")
    }
    x.valid := valid
    ready   := x.ready
    x.bits  := (new SwitchboardTLBundleA).unpack(data).toTLA
    x
  }

  def fromTLD(x: DecoupledIO[TLBundleD]) = {
    when(x.fire) {
      printf(cf"TLD2SB: ${x.bits}\n")
    }
    valid   := x.valid
    x.ready := ready
    data    := (new SwitchboardTLBundleD).fromTLD(x.bits).pack
    dest    := 0.U
    last    := 1.U
  }

  def toTLD: DecoupledIO[TLBundleD] = {
    val x = Wire(Decoupled(new TLBundleD(SBConst.SBTLBundleParameters)))
    when(x.fire) {
      printf(cf"SB2TLD: ${x.bits}\n")
    }
    x.valid := valid
    ready   := x.ready
    x.bits  := (new SwitchboardTLBundleD).unpack(data).toTLD
    x
  }
}

case class TLManagerPortParams(
  base:         BigInt,
  size:         BigInt,
  beatBytes:    Int,
  maxXferBytes: Int = 256,
  executable:   Boolean = true,
)

case class TLClientPortParams(
  idBits: Int,
)

trait SwitchboardTLAdapter { this: LazyModule =>
  val nManagerParams: Seq[TLManagerPortParams]
  val nClientParams:  Seq[TLClientPortParams]

  implicit val p: Parameters
  lazy val managers = nManagerParams.map { i =>
    require(i.maxXferBytes <= SBConst.TLMaxTransferSz)
    require(i.beatBytes <= SBConst.TLBeatBytes)
    TLManagerNode(
      Seq(
        TLSlavePortParameters.v1(
          Seq(
            TLSlaveParameters.v1(
              address = AddressSet.misaligned(i.base, i.size),
              regionType = RegionType.UNCACHED,
              executable = i.executable,
              supportsPutFull = TransferSizes(1, i.maxXferBytes),
              supportsPutPartial = TransferSizes(1, i.maxXferBytes),
              supportsGet = TransferSizes(1, i.maxXferBytes),
              mayDenyGet = false,
              mayDenyPut = false,
            ),
          ),
          beatBytes = i.beatBytes,
        ),
      ),
    )
  }

  lazy val clients = nClientParams.map { i =>
    require(i.idBits <= SBConst.SBTLBundleParameters.sourceBits)
    TLClientNode(
      Seq(
        TLMasterPortParameters.v1(
          Seq(TLMasterParameters.v1(name = "SwitchboardWrapperMasterPort", sourceId = IdRange(0, 1 << i.idBits))),
        ),
      ),
    )
  }

  lazy val module = new LazyModuleImp(this) {

    val io = IO(new Bundle {
      val manager = Vec(
        nManagerParams.length,
        new Bundle {
          val d = Flipped(new SBIO)
          val a = new SBIO
        },
      )

      val client = Vec(
        nClientParams.length,
        new Bundle {
          val d = new SBIO
          val a = Flipped(new SBIO)
        },
      )
    })

    (0 until nClientParams.length).foreach { i =>
      val (client_port, _) = clients(i).out(0)
      val clientABuf       = Module(new Queue(client_port.a.bits.cloneType, 8))
      val clientDBuf       = Module(new Queue(client_port.d.bits.cloneType, 8))

      require(client_port.a.bits.data.getWidth <= SBConst.SBTLBundleParameters.dataBits)
      require(client_port.a.bits.address.getWidth <= SBConst.SBTLBundleParameters.addressBits)
      require(client_port.a.bits.size.getWidth <= SBConst.SBTLBundleParameters.sizeBits)
      require(client_port.a.bits.source.getWidth <= SBConst.SBTLBundleParameters.sourceBits)
      require(client_port.d.bits.sink.getWidth <= SBConst.SBTLBundleParameters.sinkBits)

      clientABuf.io.enq <> io.client(i).a.toTLA
      io.client(i).d.fromTLD(clientDBuf.io.deq)
      client_port.a <> clientABuf.io.deq
      clientDBuf.io.enq <> client_port.d
    }

    (0 until nManagerParams.length).foreach { i =>
      val (manager_port, _) = managers(i).in(0)
      require(manager_port.a.bits.address.getWidth <= SBConst.SBTLBundleParameters.addressBits)
      require(manager_port.a.bits.data.getWidth <= SBConst.SBTLBundleParameters.dataBits)
      require(manager_port.a.bits.size.getWidth <= SBConst.SBTLBundleParameters.sizeBits)
      require(manager_port.a.bits.source.getWidth <= SBConst.SBTLBundleParameters.sourceBits)
      require(manager_port.d.bits.sink.getWidth <= SBConst.SBTLBundleParameters.sinkBits)

      val managerABuf = Module(new Queue(manager_port.a.bits.cloneType, 8))
      val managerDBuf = Module(new Queue(manager_port.d.bits.cloneType, 8))

      io.manager(i).a.fromTLA(managerABuf.io.deq)

      managerDBuf.io.enq <> io.manager(i).d.toTLD

      manager_port.d <> managerDBuf.io.deq
      managerABuf.io.enq <> manager_port.a

    }

  }

}
