 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Sun Oct 23 17:58:06 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/YuChengWang/VLSI-System-Design/HW2/P76111602/sim/SRAM/SRAM_WC.db)

Number of ports:                         6046
Number of nets:                         16268
Number of cells:                        10492
Number of combinational cells:           8592
Number of sequential cells:              1856
Number of macros/black boxes:               2
Number of buf/inv:                       2681
Number of references:                       8

Combinational area:             152012.145532
Buf/Inv area:                    28020.081307
Noncombinational area:          110242.945030
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               5606749.590562
Total area:                 undefined
1
