{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670493371165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670493371166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 10:56:10 2022 " "Processing started: Thu Dec 08 10:56:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670493371166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670493371166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ex8 -c ex8 --generate_functional_sim_netlist " "Command: quartus_map ex8 -c ex8 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670493371166 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670493371636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code_lock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Code_lock-Code_lock_impl " "Found design unit 1: Code_lock-Code_lock_impl" {  } { { "Code_lock.vhdl" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/Code_lock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Code_lock " "Found entity 1: Code_lock" {  } { { "Code_lock.vhdl" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/Code_lock.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670493372205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrong_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrong_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code-wrong_code_impl " "Found design unit 1: wrong_code-wrong_code_impl" {  } { { "wrong_code.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372209 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code " "Found entity 1: wrong_code" {  } { { "wrong_code.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670493372209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_simple_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_simple_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple_fsm-code_lock_simple_impl " "Found design unit 1: code_lock_simple_fsm-code_lock_simple_impl" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/Code_lock_simple_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372212 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple_fsm " "Found entity 1: code_lock_simple_fsm" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/Code_lock_simple_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670493372212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-RTL " "Found design unit 1: synch-RTL" {  } { { "synch.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/synch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372215 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/synch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670493372215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrong_code_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrong_code_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code_tester-wrong_code_tester_impl " "Found design unit 1: wrong_code_tester-wrong_code_tester_impl" {  } { { "wrong_code_tester.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code_tester.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372219 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code_tester " "Found entity 1: wrong_code_tester" {  } { { "wrong_code_tester.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670493372219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670493372219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrong_code_tester " "Elaborating entity \"wrong_code_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670493372258 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[1..0\] wrong_code_tester.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[1..0\]\" at wrong_code_tester.vhd(13)" {  } { { "wrong_code_tester.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code_tester.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670493372260 "|wrong_code_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrong_code wrong_code:wc0 " "Elaborating entity \"wrong_code\" for hierarchy \"wrong_code:wc0\"" {  } { { "wrong_code_tester.vhd" "wc0" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8/wrong_code_tester.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670493372266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670493372402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 10:56:12 2022 " "Processing ended: Thu Dec 08 10:56:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670493372402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670493372402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670493372402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670493372402 ""}
