package jnr.x86asm;

import java.nio.ByteBuffer;
import java.util.LinkedList;
import java.util.List;

// $VF: Compiled from Assembler.java
public final class Assembler extends Serializer {
   private final Logger _logger;
   private static final int[] nop3 = new int[]{15, 31, 0};
   private final List<RelocData> _relocData;
   private static final int[] nop1 = new int[]{144};
   private final CodeBuffer _buffer = new CodeBuffer();
   private static final int[] nop7 = new int[]{15, 31, 128, 0, 0, 0, 0};
   private final CpuInfo cpuInfo;
   public static final CPU I386 = CPU.I386;
   private final CPU cpu;
   private static final int[] nop9 = new int[]{102, 15, 31, 132, 0, 0, 0, 0, 0};
   private static final int[] nop5 = new int[]{15, 31, 68, 0, 0};
   private static final int[] nop4 = new int[]{15, 31, 64, 0};
   private static final int[] nop2 = new int[]{102, 144};
   public static final CPU X86_64 = CPU.X86_64;
   private static final int[] nop8 = new int[]{15, 31, 132, 0, 0, 0, 0, 0};
   private static final int[] nop6 = new int[]{102, 15, 31, 68, 0, 0};
   private static final int[] nop11 = new int[]{102, 102, 102, 15, 31, 132, 0, 0, 0, 0, 0};
   int _trampolineSize;
   private static final int[] nop10 = new int[]{102, 102, 15, 31, 132, 0, 0, 0, 0, 0};
   private int _properties;

   int trampolineSize() {
      return this._trampolineSize;
   }

   final void _emitOpCode(int opCode) {
      if ((opCode & 0xFF000000) != 0) {
         this._emitByte((byte)((opCode & 0xFF000000) >> 24));
      }

      if ((opCode & 0xFF0000) != 0) {
         this._emitByte((byte)((opCode & 0xFF0000) >> 16));
      }

      if ((opCode & 0xFF00) != 0) {
         this._emitByte((byte)((opCode & 0xFF00) >> 8));
      }

      this._emitByte((byte)(opCode & 0xFF));
   }

   void _emitFpuMEM(int opReg, int opCode, Mem mem) {
      this._emitSegmentPrefix(mem);
      if ((opCode & 0xFF000000) != 0) {
         this._emitByte((opCode & 0xFF000000) >> 24);
      }

      if (this.is64()) {
         this._emitRexRM(0, opReg, mem);
      }

      if ((opCode & 0xFF0000) != 0) {
         this._emitByte((opCode & 0xFF0000) >> 16);
      }

      if ((opCode & 0xFF00) != 0) {
         this._emitByte((opCode & 0xFF00) >> 8);
      }

      this._emitByte(opCode & 0xFF);
      this._emitModM(opReg, mem, 0);
   }

   void _emitSegmentPrefix(Operand rm) {
      if (rm.isMem()) {
         SEGMENT segmentPrefix = ((Mem)rm).segmentPrefix();
         if (segmentPrefix != SEGMENT.SEGMENT_NONE) {
            this._emitByte(segmentPrefix.prefix());
         }
      }
   }

   void _emitJmpOrCallReloc(InstructionGroup target, long instruction) {
      if (this.is64()) {
         this._trampolineSize += 14;
      }

      RelocData rd = new RelocData(RelocData.Type.ABSOLUTE_TO_RELATIVE_TRAMPOLINE, 4, this.offset(), target);
      this._relocData.add(rd);
      this._emitInt32(0);
   }

   public final void setByteAt(int x, byte pos) {
      this._buffer.setByteAt(pos, x);
   }

   public void align(long m) {
      if (this._logger != null) {
         this._logger.logAlign(m);
      }

      if (m >= 1L) {
         if (m > 64L) {
            if (!$assertionsDisabled && m > 64L) {
               throw new AssertionError();
            }
         } else {
            int i = (int)(m - this.offset() % m);
            if (i != m) {
               if ((this._properties & 1) != 0) {
                  if (this.cpuInfo.vendor == CpuInfo.Vendor.INTEL && ((this.cpuInfo.family & 15) == 6 || (this.cpuInfo.family & 15) == 15)) {
                     do {
                        int n;
                        int[] p;
                        switch (i) {
                           case 1:
                              p = nop1;
                              n = 1;
                              break;
                           case 2:
                              p = nop2;
                              n = 2;
                              break;
                           case 3:
                              p = nop3;
                              n = 3;
                              break;
                           case 4:
                              p = nop4;
                              n = 4;
                              break;
                           case 5:
                              p = nop5;
                              n = 5;
                              break;
                           case 6:
                              p = nop6;
                              n = 6;
                              break;
                           case 7:
                              p = nop7;
                              n = 7;
                              break;
                           case 8:
                              p = nop8;
                              n = 8;
                              break;
                           default:
                              p = nop9;
                              n = 9;
                        }

                        i -= n;
                        int idx = 0;

                        while (n > 0) {
                           this._emitByte(p[idx]);
                           idx++;
                           n--;
                        }
                     } while (i > 0);

                     return;
                  }

                  if (this.cpuInfo.vendor == CpuInfo.Vendor.AMD && this.cpuInfo.family >= 15) {
                     do {
                        int n;
                        int[] p;
                        switch (i) {
                           case 1:
                              p = nop1;
                              n = 1;
                              break;
                           case 2:
                              p = nop2;
                              n = 2;
                              break;
                           case 3:
                              p = nop3;
                              n = 3;
                              break;
                           case 4:
                              p = nop4;
                              n = 4;
                              break;
                           case 5:
                              p = nop5;
                              n = 5;
                              break;
                           case 6:
                              p = nop6;
                              n = 6;
                              break;
                           case 7:
                              p = nop7;
                              n = 7;
                              break;
                           case 8:
                              p = nop8;
                              n = 8;
                              break;
                           case 9:
                              p = nop9;
                              n = 9;
                              break;
                           case 10:
                              p = nop10;
                              n = 10;
                              break;
                           default:
                              p = nop11;
                              n = 11;
                        }

                        i -= n;
                        int idx = 0;

                        while (n > 0) {
                           this._emitByte(p[idx]);
                           idx++;
                           n--;
                        }
                     } while (i > 0);

                     return;
                  }

                  if (!this.is64()) {
                     do {
                        switch (i) {
                           case 1:
                              break;
                           default:
                              this._emitByte(102);
                              i--;
                           case 3:
                              this._emitByte(102);
                              i--;
                           case 2:
                              this._emitByte(102);
                              i--;
                        }

                        this._emitByte(144);
                     } while (--i > 0);
                  }
               }

               while (i-- > 0) {
                  this._emitByte(144);
               }
            }
         }
      }
   }

   void _emitRexR(boolean w, int opReg, int regCode) {
      this._emitRexR(intValue(w), opReg, regCode);
   }

   final void _emitQWord(long x) {
      this._buffer.emitQWord(x);
   }

   void _emitImmediate(Immediate imm, int size) {
      switch (size) {
         case 1:
            this._emitByte(imm.byteValue());
            break;
         case 2:
            this._emitWord(imm.shortValue());
            break;
         case 3:
         case 5:
         case 6:
         case 7:
         default:
            throw new IllegalArgumentException("invalid immediate operand size");
         case 4:
            this._emitDWord(imm.intValue());
            break;
         case 8:
            if (!this.is64()) {
               throw new IllegalArgumentException("64 bit immediate values not supported for 32bit");
            }

            this._emitQWord(imm.longValue());
      }
   }

   public final long getQWordAt(int pos) {
      return this._buffer.getQWordAt(pos);
   }

   public final int getDWordAt(int pos) {
      return this._buffer.getDWordAt(pos);
   }

   void _emitModRM(int immSize, Operand opReg, int op) {
      if (!$assertionsDisabled && op.op() != 1 && op.op() != 2) {
         throw new AssertionError();
      }

      if (op.op() == 1) {
         this._emitModR(opReg, ((BaseReg)op).code());
      } else {
         this._emitModM(opReg, (Mem)op, immSize);
      }
   }

   public final void setQWordAt(int x, long pos) {
      this._buffer.setQWordAt(pos, x);
   }

   public final byte getByteAt(int pos) {
      return this._buffer.getByteAt(pos);
   }

   final void _emitDWord(int x) {
      this._buffer.emitDWord(x);
   }

   public final short getWordAt(int pos) {
      return this._buffer.getWordAt(pos);
   }

   void _emitMod(int o, int r, int m) {
      this._emitByte((byte)((m & 3) << 6 | (o & 7) << 3 | r & 7));
   }

   void _emitFpuSTI(int opCode, int sti) {
      if ($assertionsDisabled || 0 <= sti && sti < 8) {
         this._emitOpCode(opCode + sti);
      } else {
         throw new AssertionError();
      }
   }

   final void _emitWord(int x) {
      this._buffer.emitWord((short)x);
   }

   final void _emitSysInt(long x) {
      if (this.is64()) {
         this._buffer.emitQWord(x);
      } else {
         this._buffer.emitDWord((int)x);
      }
   }

   void _emitSib(int b, int s, int i) {
      this._emitByte((byte)((s & 3) << 6 | (i & 7) << 3 | b & 7));
   }

   public final int codeSize() {
      return this._buffer.offset() + this.trampolineSize();
   }

   public final void setInt32At(int pos, long x) {
      this._buffer.setDWordAt(pos, (int)x);
   }

   public void relocCode(ByteBuffer address, long buffer) {
      int csize = this.codeSize();
      this._buffer.copyTo(buffer);

      for (RelocData r : this._relocData) {
         boolean useTrampoline = false;
         if (!$assertionsDisabled && r.offset + r.size > csize) {
            throw new AssertionError();
         }

         long val;
         switch (r.type) {
            case ABSOLUTE_TO_ABSOLUTE:
               val = r.destination;
               break;
            case RELATIVE_TO_ABSOLUTE:
               val = address + r.destination;
               break;
            case ABSOLUTE_TO_RELATIVE:
            case ABSOLUTE_TO_RELATIVE_TRAMPOLINE:
               val = r.destination - (address + r.offset + 4L);
               if (this.is64() && r.type == RelocData.Type.ABSOLUTE_TO_RELATIVE_TRAMPOLINE && !Util.isInt32(val)) {
                  val = (long)buffer.position() - (r.offset + 4);
                  useTrampoline = true;
               }
               break;
            default:
               throw new IllegalStateException("invalid relocation type");
         }

         switch (r.size) {
            case 4:
               buffer.putInt(r.offset, (int)val);
               break;
            case 8:
               buffer.putLong(r.offset, val);
               break;
            default:
               throw new IllegalStateException("invalid relocation size");
         }

         if (this.is64() && useTrampoline) {
            if (this._logger != null) {
               this._logger.log(String.format("; Trampoline from %x -> %x\n", address + r.offset, r.destination));
            }

            TrampolineWriter.writeTrampoline(buffer, r.destination);
         }
      }
   }

   void _emitX86Inl(int opCode, boolean rexw, int i16bit, int reg) {
      if (i16bit) {
         this._emitByte(102);
      }

      if ((opCode & 0xFF000000) != 0) {
         this._emitByte((opCode & 0xFF000000) >> 24);
      }

      if (this.is64()) {
         this._emitRexR(rexw, 0, reg);
      }

      if ((opCode & 0xFF0000) != 0) {
         this._emitByte((opCode & 0xFF0000) >> 16);
      }

      if ((opCode & 0xFF00) != 0) {
         this._emitByte((opCode & 0xFF00) >> 8);
      }

      this._emitByte((opCode & 0xFF) + (reg & 7));
   }

   void _emitX86RM(int i16bit, boolean immSize, int o, int op, Operand rexw, int opCode) {
      if (i16bit) {
         this._emitByte(102);
      }

      this._emitSegmentPrefix(op);
      if ((opCode & 0xFF000000) != 0) {
         this._emitByte((opCode & 0xFF000000) >> 24);
      }

      if (this.is64()) {
         this._emitRexRM(rexw, o, op);
      }

      if ((opCode & 0xFF0000) != 0) {
         this._emitByte((byte)((opCode & 0xFF0000) >> 16));
      }

      if ((opCode & 0xFF00) != 0) {
         this._emitByte((byte)((opCode & 0xFF00) >> 8));
      }

      this._emitByte((byte)(opCode & 0xFF));
      this._emitModRM(o, op, immSize);
   }

   void _emitMmu(int opReg, int immSize, int opCode, Operand src, int rexw) {
      this._emitSegmentPrefix(src);
      if ((opCode & 0xFF000000) != 0) {
         this._emitByte((opCode & 0xFF000000) >> 24);
      }

      if (this.is64()) {
         this._emitRexRM(rexw, opReg, src);
      }

      if ((opCode & 0xFF0000) != 0) {
         this._emitByte((opCode & 0xFF0000) >> 16);
      }

      this._emitByte((opCode & 0xFF00) >> 8);
      this._emitByte(opCode & 0xFF);
      if (src.isReg()) {
         this._emitModR(opReg, ((BaseReg)src).code());
      } else {
         this._emitModM(opReg, (Mem)src, immSize);
      }
   }

   public final void setVarAt(int pos, long size, boolean isUnsigned, int i) {
      switch (size) {
         case 1:
            this.setByteAt(pos, (byte)i);
            break;
         case 2:
            this.setWordAt(pos, (short)i);
            break;
         case 4:
            this.setDWordAt(pos, (int)i);
            break;
         case 8:
            this.setQWordAt(pos, i);
         case 3:
         case 5:
         case 6:
         case 7:
         default:
            throw new IllegalArgumentException("invalid size");
      }
   }

   void _emitX86Inl(int i16bit, boolean rexw, boolean reg, int opCode) {
      this._emitX86Inl(opCode, i16bit, intValue(rexw), reg);
   }

   public final int getInt32At(int pos) {
      return this._buffer.getDWordAt(pos);
   }

   void _emitModR(int r, int opReg) {
      this._emitMod(3, opReg, r);
   }

   final void _emitByte(int x) {
      this._buffer.emitByte((byte)x);
   }

   void _emitFpu(int opCode) {
      this._emitOpCode(opCode);
   }

   public final void setDWordAt(int x, int pos) {
      this._buffer.setDWordAt(pos, x);
   }

   void _emitModM(int immSize, Mem opReg, int mem) {
      if (!$assertionsDisabled && mem.op() != 2) {
         throw new AssertionError();
      }

      int baseReg = mem.base() & 7;
      int indexReg = mem.index() & 7;
      long disp = mem.displacement();
      int shift = mem.shift();
      if (mem.hasBase() && !mem.hasIndex()) {
         if (baseReg == 4) {
            int var18 = 0;
            if (disp != 0L) {
               var18 = (byte)(Util.isInt8(disp) ? 1 : 2);
            }

            this._emitMod(var18, opReg, 4);
            this._emitSib(0, 4, 4);
            if (disp != 0L) {
               if (Util.isInt8(disp)) {
                  this._emitByte((byte)disp);
               } else {
                  this._emitInt32((int)disp);
               }
            }
         } else if (baseReg != 5 && disp == 0L) {
            this._emitMod(0, opReg, baseReg);
         } else if (Util.isInt8(disp)) {
            this._emitMod(1, opReg, baseReg);
            this._emitByte((byte)disp);
         } else {
            this._emitMod(2, opReg, baseReg);
            this._emitInt32((int)disp);
         }
      } else if (mem.hasBase() && mem.hasIndex()) {
         if (baseReg != 5 && disp == 0L) {
            this._emitMod(0, opReg, 4);
            this._emitSib(shift, indexReg, baseReg);
         } else if (Util.isInt8(disp)) {
            this._emitMod(1, opReg, 4);
            this._emitSib(shift, indexReg, baseReg);
            this._emitByte((byte)disp);
         } else {
            this._emitMod(2, opReg, 4);
            this._emitSib(shift, indexReg, baseReg);
            this._emitInt32((int)disp);
         }
      } else if (!this.is64()) {
         if (mem.hasIndex()) {
            this._emitMod(0, opReg, 4);
            this._emitSib(shift, indexReg, 5);
         } else {
            this._emitMod(0, opReg, 5);
         }

         if (mem.hasLabel()) {
            Label target = mem.label();
            int relocId = this._relocData.size();
            long destination = disp;
            if (target.isBound()) {
               destination += target.position();
               this._emitInt32(0);
            } else {
               this._emitDisplacement(target, -4 - immSize, 4).relocId = relocId;
            }

            RelocData rd = new RelocData(RelocData.Type.RELATIVE_TO_ABSOLUTE, 4, this.offset(), destination);
            this._relocData.add(rd);
         } else {
            this._emitInt32((int)(mem.target() + disp));
         }
      } else if (mem.hasLabel()) {
         Label var16 = mem.label();
         if (mem.hasIndex()) {
            throw new IllegalArgumentException("illegal addressing");
         }

         this._emitMod(0, opReg, 5);
         disp -= immSize + 4;
         if (var16.isBound()) {
            disp += this.offset() - var16.position();
            this._emitInt32((int)disp);
         } else {
            this._emitDisplacement(var16, disp, 4);
         }
      } else {
         this._emitMod(0, opReg, 4);
         if (mem.hasIndex()) {
            this._emitSib(shift, indexReg, 5);
         } else {
            this._emitSib(0, 4, 5);
         }

         long var17 = mem.target() + disp;
         if (var17 > 4294967295L) {
            this._logger.log("; Warning: Absolute address truncated to 32 bits\n");
         }

         this._emitInt32((int)var17);
      }
   }

   private static final int intValue(boolean b) {
      return b ? 1 : 0;
   }

   void _emitRexRM(int rm, int w, Operand opReg) {
      if (this.is64()) {
         boolean r = (opReg & 8) != 0;
         boolean x = false;
         boolean b = false;
         if (rm.isReg()) {
            b = (((BaseReg)rm).code() & 8) != 0;
         } else if (rm.isMem()) {
            x = (((Mem)rm).index() & 8) != 0 && ((Mem)rm).index() != 255;
            b = (((Mem)rm).base() & 8) != 0 && ((Mem)rm).base() != 255;
         }

         if (w != 0 || r || x || b || (this._properties & 2) != 0) {
            this._emitByte(64 | w << 3 | intValue(r) << 2 | intValue(x) << 1 | intValue(b));
         }
      }
   }

   void _emitX86RM(int o, boolean immSize, boolean op, int opCode, Operand i16bit, int rexw) {
      this._emitX86RM(opCode, i16bit, intValue(rexw), o, op, immSize);
   }

   @Override
   void _emitX86(INST_CODE o1, Operand code, Operand o2, Operand o3) {
      InstructionDescription id = InstructionDescription.find(code);
      switch (id.group) {
         case I_EMIT:
            this._emitOpCode(id.opCode1);
            return;
         case I_ALU:
            int opCode = id.opCode1;
            int opReg = id.opCodeR;
            if (o1.isMem() && o2.isReg()) {
               this._emitX86RM(opCode + intValue(!o2.isRegType(0)), o2.isRegType(16), o2.isRegType(48), ((Register)o2).code(), o1, 0);
               return;
            }

            if (o1.isReg() && o2.isRegMem()) {
               this._emitX86RM(opCode + 2 + intValue(!o1.isRegType(0)), o1.isRegType(16), o1.isRegType(48), ((Register)o1).code(), o2, 0);
               return;
            }

            if (o1.isRegIndex(0) && o2.isImm()) {
               if (o1.isRegType(16)) {
                  this._emitByte(102);
               } else if (o1.isRegType(48)) {
                  this._emitByte(72);
               }

               this._emitByte(opReg << 3 | 4 + intValue(!o1.isRegType(0)));
               this._emitImmediate((Immediate)o2, o1.size() <= 4 ? o1.size() : 4);
               return;
            }

            if (o1.isRegMem() && o2.isImm()) {
               Immediate imm = (Immediate)o2;
               int immSize = Util.isInt8(imm.value()) ? 1 : (o1.size() <= 4 ? o1.size() : 4);
               this._emitX86RM(id.opCode2 + (o1.size() != 1 ? (immSize != 1 ? 1 : 3) : 0), o1.size() == 2, o1.size() == 8, opReg, o1, immSize);
               this._emitImmediate((Immediate)o2, immSize);
               return;
            }
            break;
         case I_BSWAP:
            if (o1.isReg()) {
               Register dst = (Register)o1;
               if (this.is64()) {
                  this._emitRexR(dst.type() == 48, 1, dst.code());
               }

               this._emitByte(15);
               this._emitModR(1, dst.code());
               return;
            }
            break;
         case I_BT:
            if (o1.isRegMem() && o2.isReg()) {
               Operand dst = o1;
               Register src = (Register)o2;
               this._emitX86RM(id.opCode1, src.isRegType(16), src.isRegType(48), src.code(), dst, 0);
               return;
            }

            if (o1.isRegMem() && o2.isImm()) {
               Operand dst = o1;
               Immediate src = (Immediate)o2;
               this._emitX86RM(id.opCode2, src.size() == 2, src.size() == 8, id.opCodeR, dst, 1);
               this._emitImmediate(src, 1);
               return;
            }
            break;
         case I_CALL:
            if (o1.isRegMem(this.is64() ? 48 : 32)) {
               Operand dst = o1;
               this._emitX86RM(255, false, false, 2, dst, 0);
               return;
            }

            if (o1.isImm()) {
               Immediate imm = (Immediate)o1;
               this._emitByte(232);
               this._emitJmpOrCallReloc(InstructionGroup.I_CALL, imm.value());
               return;
            }

            if (o1.isLabel()) {
               Label label = (Label)o1;
               if (label.isBound()) {
                  int rel32_size = 5;
                  int offs = label.position() - this.offset();
                  if (!$assertionsDisabled && offs > 0) {
                     throw new AssertionError();
                  }

                  this._emitByte(232);
                  this._emitInt32(offs - 5);
               } else {
                  this._emitByte(232);
                  this._emitDisplacement(label, -4L, 4);
               }

               return;
            }
            break;
         case I_CRC32:
            if (o1.isReg() && o2.isRegMem()) {
               Register dst = (Register)o1;
               Operand src = o2;
               if (!$assertionsDisabled && dst.type() != 32 && dst.type() != 48) {
                  throw new AssertionError();
               }

               this._emitX86RM(id.opCode1 + intValue(src.size() != 1), src.size() == 2, dst.type() == 8, dst.code(), src, 0);
               return;
            }
            break;
         case I_ENTER:
            if (o1.isImm() && o2.isImm()) {
               this._emitByte(200);
               this._emitImmediate((Immediate)o1, 2);
               this._emitImmediate((Immediate)o2, 1);
            }
            break;
         case I_IMUL:
            if (o1.isRegMem() && o2.isNone() && o3.isNone()) {
               Operand src = o1;
               this._emitX86RM(246 + intValue(src.size() != 1), src.size() == 2, src.size() == 8, 5, src, 0);
               return;
            }

            if (o1.isReg() && !o2.isNone() && o3.isNone()) {
               Register dst = (Register)o1;
               if (!$assertionsDisabled && dst.isRegType(16)) {
                  throw new AssertionError();
               }

               if (o2.isRegMem()) {
                  Operand src = o2;
                  this._emitX86RM(4015, dst.isRegType(16), dst.isRegType(48), dst.code(), src, 0);
                  return;
               }

               if (o2.isImm()) {
                  Immediate imm = (Immediate)o2;
                  if (Util.isInt8(imm.value()) && imm.relocMode() == RELOC_MODE.RELOC_NONE) {
                     this._emitX86RM(107, dst.isRegType(16), dst.isRegType(48), dst.code(), dst, 1);
                     this._emitImmediate(imm, 1);
                  } else {
                     int immSize = dst.isRegType(16) ? 2 : 4;
                     this._emitX86RM(105, dst.isRegType(16), dst.isRegType(48), dst.code(), dst, immSize);
                     this._emitImmediate(imm, immSize);
                  }

                  return;
               }
            } else if (o1.isReg() && o2.isRegMem() && o3.isImm()) {
               Register dst = (Register)o1;
               Operand src = o2;
               Immediate imm = (Immediate)o3;
               if (Util.isInt8(imm.value()) && imm.relocMode() == RELOC_MODE.RELOC_NONE) {
                  this._emitX86RM(107, dst.isRegType(16), dst.isRegType(48), dst.code(), src, 1);
                  this._emitImmediate(imm, 1);
               } else {
                  int immSize = dst.isRegType(16) ? 2 : 4;
                  this._emitX86RM(105, dst.isRegType(16), dst.isRegType(48), dst.code(), src, immSize);
                  this._emitImmediate(imm, immSize);
               }

               return;
            }
            break;
         case I_INC_DEC:
            if (o1.isRegMem()) {
               Operand dst = o1;
               if (this.is64() || !dst.isReg() || !dst.isRegType(16) && !dst.isRegType(32)) {
                  this._emitX86RM(id.opCode2 + intValue(dst.size() != 1), dst.size() == 2, dst.size() == 8, id.opCodeR, dst, 0);
                  return;
               }

               this._emitX86Inl(id.opCode1, dst.isRegType(16), 0, ((BaseReg)dst).code());
               return;
            }
            break;
         case I_J:
            if (o1.isLabel()) {
               Label label = (Label)o1;
               boolean isShortJump = code.ordinal() >= INST_CODE.INST_J_SHORT.ordinal() && code.ordinal() <= INST_CODE.INST_JMP_SHORT.ordinal();
               HINT hint = o2.isImm() ? HINT.valueOf((int)((Immediate)o2).value()) : HINT.HINT_NONE;
               if (hint == HINT.HINT_TAKEN || hint == HINT.HINT_NOT_TAKEN && (this._properties & 4) != 0) {
                  this._emitByte(hint.value());
               }

               if (label.isBound()) {
                  int rel8_size = 2;
                  int rel32_size = 6;
                  int offs = label.position() - this.offset();
                  if (!$assertionsDisabled && offs > 0) {
                     throw new AssertionError();
                  }

                  if (Util.isInt8(offs - 2)) {
                     this._emitByte(112 | id.opCode1 & 0xFF);
                     this._emitByte((byte)(offs - 2));
                  } else {
                     if (isShortJump && this._logger != null) {
                        this._logger.log("; WARNING: Emitting long conditional jump, but short jump instruction forced!");
                     }

                     this._emitByte(15);
                     this._emitByte(128 | id.opCode1 & 0xFF);
                     this._emitInt32(offs - 6);
                  }
               } else if (isShortJump) {
                  this._emitByte(112 | id.opCode1 & 0xFF);
                  this._emitDisplacement(label, -1L, 1);
               } else {
                  this._emitByte(15);
                  this._emitByte(128 | id.opCode1 & 0xFF);
                  this._emitDisplacement(label, -4L, 4);
               }

               return;
            }
            break;
         case I_JMP:
            if (o1.isRegMem()) {
               Operand dst = o1;
               this._emitX86RM(255, false, false, 4, dst, 0);
               return;
            }

            if (o1.isImm()) {
               Immediate imm = (Immediate)o1;
               this._emitByte(233);
               this._emitJmpOrCallReloc(InstructionGroup.I_JMP, imm.value());
               return;
            }

            if (o1.isLabel()) {
               Label label = (Label)o1;
               boolean isShortJump = code == INST_CODE.INST_JMP_SHORT;
               if (label.isBound()) {
                  int rel8_size = 2;
                  int rel32_size = 5;
                  int offs = label.position() - this.offset();
                  if (Util.isInt8(offs - 2)) {
                     this._emitByte(235);
                     this._emitByte((byte)(offs - 2));
                  } else {
                     if (isShortJump && this._logger != null) {
                        this._logger.log("; WARNING: Emitting long jump, but short jump instruction forced!");
                     }

                     this._emitByte(233);
                     this._emitInt32(offs - 5);
                  }
               } else if (isShortJump) {
                  this._emitByte(235);
                  this._emitDisplacement(label, -1L, 1);
               } else {
                  this._emitByte(233);
                  this._emitDisplacement(label, -4L, 4);
               }

               return;
            }
            break;
         case I_LEA:
            if (o1.isReg() && o2.isMem()) {
               Register dst = (Register)o1;
               Mem src = (Mem)o2;
               this._emitX86RM(141, dst.isRegType(16), dst.isRegType(48), dst.code(), src, 0);
               return;
            }
            break;
         case I_M:
            if (o1.isMem()) {
               this._emitX86RM(id.opCode1, false, (byte)id.opCode2, id.opCodeR, (Mem)o1, 0);
               return;
            }
            break;
         case I_MOV:
            Operand dst = o1;
            Operand src = o2;
            switch (dst.op() << 4 | src.op()) {
               case 17:
                  if (!$assertionsDisabled && !src.isRegType(0) && !src.isRegType(16) && !src.isRegType(32) && !src.isRegType(48)) {
                     throw new AssertionError();
                  }
               case 18:
                  if (!$assertionsDisabled && !dst.isRegType(0) && !dst.isRegType(16) && !dst.isRegType(32) && !dst.isRegType(48)) {
                     throw new AssertionError();
                  }

                  this._emitX86RM(138 + intValue(!dst.isRegType(0)), dst.isRegType(16), dst.isRegType(48), ((Register)dst).code(), src, 0);
                  return;
               case 19: {
                  Immediate isrc = (Immediate)o2;
                  int immSize = dst.size();
                  if (this.is64() && immSize == 8 && Util.isInt32(isrc.value()) && isrc.relocMode() == RELOC_MODE.RELOC_NONE) {
                     this._emitX86RM(199, dst.isRegType(16), dst.isRegType(48), 0, dst, 0);
                     immSize = 4;
                  } else {
                     this._emitX86Inl(dst.size() == 1 ? 176 : 184, dst.isRegType(16), dst.isRegType(48), ((Register)dst).code());
                  }

                  this._emitImmediate(isrc, immSize);
                  return;
               }
               case 33:
                  if (!$assertionsDisabled && !src.isRegType(0) && !src.isRegType(16) && !src.isRegType(32) && !src.isRegType(48)) {
                     throw new AssertionError();
                  }

                  this._emitX86RM(136 + intValue(!src.isRegType(0)), src.isRegType(16), src.isRegType(48), ((Register)src).code(), dst, 0);
                  return;
               case 35: {
                  int immSize = dst.size() <= 4 ? dst.size() : 4;
                  this._emitX86RM(198 + intValue(dst.size() != 1), dst.size() == 2, dst.size() == 8, 0, dst, immSize);
                  this._emitImmediate((Immediate)src, immSize);
                  return;
               }
               default:
                  return;
            }
         case I_MOV_PTR:
            if (o1.isReg() && o2.isImm() || o1.isImm() && o2.isReg()) {
               boolean reverse = o1.op() == 1;
               int opCode = !reverse ? 160 : 162;
               Register reg = (Register)(!reverse ? o1 : o2);
               Immediate imm = (Immediate)(!reverse ? o2 : o1);
               if (reg.index() != 0) {
                  throw new IllegalStateException("reg.index() != 0");
               }

               if (reg.isRegType(16)) {
                  this._emitByte(102);
               }

               if (this.is64()) {
                  this._emitRexR(reg.size() == 8, 0, 0);
               }

               this._emitByte(opCode + intValue(reg.size() != 1));
               this._emitImmediate(imm, this.is64() ? 8 : 4);
               return;
            }
            break;
         case I_MOVSX_MOVZX:
            if (o1.isReg() && o2.isRegMem()) {
               Register dst = (Register)o1;
               Operand src = o2;
               if (dst.isRegType(0)) {
                  throw new IllegalArgumentException("not gpb");
               }

               if (src.size() != 1 && src.size() != 2) {
                  throw new IllegalArgumentException("src.size !=1 && src.size != 2");
               }

               if (src.size() == 2 && dst.isRegType(16)) {
                  throw new IllegalArgumentException("not gpw");
               }

               this._emitX86RM(id.opCode1 + intValue(src.size() != 1), dst.isRegType(16), dst.isRegType(48), dst.code(), src, 0);
               return;
            }
            break;
         case I_MOVSXD:
            if (!this.is64()) {
               throw new IllegalStateException("illegal instruction");
            }

            if (o1.isReg() && o2.isRegMem()) {
               Register dst = (Register)o1;
               Operand src = o2;
               this._emitX86RM(99, false, 1, dst.code(), src, 0);
               return;
            }
            break;
         case I_PUSH:
            if (o1.isImm()) {
               Immediate imm = (Immediate)o1;
               if (Util.isInt8(imm.value()) && imm.relocMode() == RELOC_MODE.RELOC_NONE) {
                  this._emitByte(106);
                  this._emitImmediate(imm, 1);
               } else {
                  this._emitByte(104);
                  this._emitImmediate(imm, 4);
               }

               return;
            }
         case I_POP:
            if (o1.isReg()) {
               if (!$assertionsDisabled && !o1.isRegType(16) && !o1.isRegType(this.is64() ? 48 : 32)) {
                  throw new AssertionError();
               }

               this._emitX86Inl(id.opCode1, o1.isRegType(16), 0, ((Register)o1).code());
               return;
            }

            if (o1.isMem()) {
               this._emitX86RM(id.opCode2, o1.size() == 2, 0, id.opCodeR, o1, 0);
               return;
            }
            break;
         case I_R_RM:
            if (o1.isReg() && o2.isRegMem()) {
               Register dst = (Register)o1;
               if (!$assertionsDisabled && dst.type() == 0) {
                  throw new AssertionError();
               }

               Operand src = o2;
               this._emitX86RM(id.opCode1, dst.type() == 16, dst.type() == 48, dst.code(), src, 0);
               return;
            }
            break;
         case I_RM_B:
            if (o1.isRegMem()) {
               Operand op = o1;
               this._emitX86RM(id.opCode1, false, false, 0, op, 0);
               return;
            }
            break;
         case I_RM:
            if (o1.isRegMem()) {
               Operand op = o1;
               this._emitX86RM(id.opCode1 + intValue(op.size() != 1), op.size() == 2, op.size() == 8, id.opCodeR, op, 0);
               return;
            }
            break;
         case I_RM_R:
            if (o1.isRegMem() && o2.isReg()) {
               Operand dst = o1;
               Register src = (Register)o2;
               this._emitX86RM(id.opCode1 + intValue(src.type() != 0), src.type() == 16, src.type() == 48, src.code(), dst, 0);
               return;
            }
            break;
         case I_RET:
            if (o1.isNone()) {
               this._emitByte(195);
               return;
            }

            if (o1.isImm()) {
               Immediate imm = (Immediate)o1;
               if (!$assertionsDisabled && !Util.isUInt16(imm.value())) {
                  throw new AssertionError();
               }

               if (imm.value() == 0L && imm.relocMode() == RELOC_MODE.RELOC_NONE) {
                  this._emitByte(195);
               } else {
                  this._emitByte(194);
                  this._emitImmediate(imm, 2);
               }

               return;
            }
            break;
         case I_ROT:
            if (!o1.isRegMem() || !o2.isRegCode(1) && !o2.isImm()) {
               break;
            }

            boolean useImm8 = o2.isImm() && (((Immediate)o2).value() != 1L || ((Immediate)o2).relocMode() != RELOC_MODE.RELOC_NONE);
            int opCode = useImm8 ? 192 : 208;
            if (o1.size() != 1) {
               opCode |= 1;
            }

            if (o2.op() == 1) {
               opCode |= 2;
            }

            this._emitX86RM(opCode, o1.size() == 2, o1.size() == 8, id.opCodeR, o1, intValue(useImm8));
            if (useImm8) {
               this._emitImmediate((Immediate)o2, 1);
            }

            return;
         case I_SHLD_SHRD:
            if (!o1.isRegMem() || !o2.isReg() || !o3.isImm() && (!o3.isReg() || !o3.isRegCode(1))) {
               break;
            }

            Operand dst = o1;
            Register src1 = (Register)o2;
            Operand src2 = o3;
            if (!$assertionsDisabled && dst.size() != src1.size()) {
               throw new AssertionError();
            }

            this._emitX86RM(id.opCode1 + intValue(src2.isReg()), src1.isRegType(16), src1.isRegType(48), src1.code(), dst, intValue(src2.isImm()));
            if (src2.isImm()) {
               this._emitImmediate((Immediate)src2, 1);
            }

            return;
         case I_TEST:
            if (o1.isRegMem() && o2.isReg()) {
               if (!$assertionsDisabled && o1.size() != o2.size()) {
                  throw new AssertionError();
               }

               this._emitX86RM(132 + intValue(o2.size() != 1), o2.size() == 2, o2.size() == 8, ((BaseReg)o2).code(), o1, 0);
               return;
            }

            if (o1.isRegIndex(0) && o2.isImm()) {
               int immSize = o1.size() <= 4 ? o1.size() : 4;
               if (o1.size() == 2) {
                  this._emitByte(102);
               }

               if (this.is64()) {
                  this._emitRexRM(o1.size() == 8, 0, o1);
               }

               this._emitByte(168 + intValue(o1.size() != 1));
               this._emitImmediate((Immediate)o2, immSize);
               return;
            }

            if (o1.isRegMem() && o2.isImm()) {
               int immSize = o1.size() <= 4 ? o1.size() : 4;
               if (o1.size() == 2) {
                  this._emitByte(102);
               }

               this._emitSegmentPrefix(o1);
               if (this.is64()) {
                  this._emitRexRM(o1.size() == 8, 0, o1);
               }

               this._emitByte(246 + intValue(o1.size() != 1));
               this._emitModRM(0, o1, immSize);
               this._emitImmediate((Immediate)o2, immSize);
               return;
            }
            break;
         case I_XCHG:
            if (o1.isRegMem() && o2.isReg()) {
               Operand dst = o1;
               Register src = (Register)o2;
               if (src.isRegType(16)) {
                  this._emitByte(102);
               }

               this._emitSegmentPrefix(dst);
               if (this.is64()) {
                  this._emitRexRM(src.isRegType(48), src.code(), dst);
               }

               if (dst.op() != 1 || dst.size() <= 1 || ((Register)dst).code() != 0 && src.code() != 0) {
                  this._emitByte(134 + intValue(!src.isRegType(0)));
                  this._emitModRM(src.code(), dst, 0);
                  return;
               }

               int index = ((Register)dst).code() | src.code();
               this._emitByte((byte)(144 + index));
               return;
            }
            break;
         case I_MOVBE:
            if (o1.isReg() && o2.isMem()) {
               this._emitX86RM(997616, o1.isRegType(16), o1.isRegType(48), ((Register)o1).code(), (Mem)o2, 0);
               return;
            }

            if (o1.isMem() && o2.isReg()) {
               this._emitX86RM(997617, o2.isRegType(16), o2.isRegType(48), ((Register)o2).code(), (Mem)o1, 0);
               return;
            }
            break;
         case I_X87_FPU:
            if (o1.isRegType(80)) {
               int i1 = ((X87Register)o1).index();
               int i2 = 0;
               if (code != INST_CODE.INST_FCOM && code != INST_CODE.INST_FCOMP) {
                  if (!o2.isRegType(80)) {
                     throw new IllegalArgumentException("not x87 reg");
                  }

                  i2 = ((X87Register)o2).index();
               } else if (i1 != 0 && i2 != 0) {
                  throw new IllegalArgumentException("illegal instruction");
               }

               this._emitByte(i1 == 0 ? (id.opCode1 & 0xFF000000) >> 24 : (id.opCode1 & 0xFF0000) >> 16);
               this._emitByte(i1 == 0 ? ((id.opCode1 & 0xFF00) >> 8) + i2 : (id.opCode1 & 0xFF) + i1);
               return;
            }

            if (o1.isMem() && (o1.size() == 4 || o1.size() == 8) && o2.isNone()) {
               Mem m = (Mem)o1;
               this._emitSegmentPrefix(m);
               this._emitByte(o1.size() == 4 ? (id.opCode1 & 0xFF000000) >> 24 : (id.opCode1 & 0xFF0000) >> 16);
               this._emitModM(id.opCodeR, m, 0);
               return;
            }
            break;
         case I_X87_STI:
            if (o1.isRegType(80)) {
               int i = ((X87Register)o1).index();
               this._emitByte((id.opCode1 & 0xFF00) >> 8);
               this._emitByte((id.opCode1 & 0xFF) + i);
               return;
            }
            break;
         case I_X87_FSTSW:
            if (o1.isReg() && ((BaseReg)o1).type() <= 48 && ((BaseReg)o1).index() == 0) {
               this._emitOpCode(id.opCode2);
               return;
            }

            if (o1.isMem()) {
               this._emitX86RM(id.opCode1, false, 0, id.opCodeR, (Mem)o1, 0);
               return;
            }
            break;
         case I_X87_MEM_STI:
            if (o1.isRegType(80)) {
               this._emitByte((id.opCode2 & 0xFF000000) >> 24);
               this._emitByte(((id.opCode2 & 0xFF0000) >> 16) + ((X87Register)o1).index());
               return;
            }
         case I_X87_MEM:
            if (!o1.isMem()) {
               throw new IllegalArgumentException("not x87 mem");
            }

            Mem m = (Mem)o1;
            int opCode = 0;
            int mod = 0;
            if (o1.size() == 2 && (id.o1Flags & 2) != 0) {
               opCode = (id.opCode1 & 0xFF000000) >> 24;
               mod = id.opCodeR;
            }

            if (o1.size() == 4 && (id.o1Flags & 4) != 0) {
               opCode = (id.opCode1 & 0xFF0000) >> 16;
               mod = id.opCodeR;
            }

            if (o1.size() == 8 && (id.o1Flags & 8) != 0) {
               opCode = (id.opCode1 & 0xFF00) >> 8;
               mod = id.opCode1 & 0xFF;
            }

            if (opCode != 0) {
               this._emitSegmentPrefix(m);
               this._emitByte(opCode);
               this._emitModM(mod, m, 0);
               return;
            }
            break;
         case I_MMU_MOV:
            if (!$assertionsDisabled && id.o1Flags == 0) {
               throw new AssertionError();
            }

            if (!$assertionsDisabled && id.o2Flags == 0) {
               throw new AssertionError();
            }

            if (o1.isMem() && (id.o1Flags & 64) == 0
               || o1.isRegType(96) && (id.o1Flags & 16) == 0
               || o1.isRegType(112) && (id.o1Flags & 32) == 0
               || o1.isRegType(32) && (id.o1Flags & 4) == 0
               || o1.isRegType(48) && (id.o1Flags & 8) == 0
               || o2.isRegType(96) && (id.o2Flags & 16) == 0
               || o2.isRegType(112) && (id.o2Flags & 32) == 0
               || o2.isRegType(32) && (id.o2Flags & 4) == 0
               || o2.isRegType(48) && (id.o2Flags & 8) == 0
               || o2.isMem() && (id.o2Flags & 64) == 0) {
               throw new IllegalArgumentException("illegal instruction");
            }

            if (o1.isMem() && o2.isMem()) {
               throw new IllegalArgumentException("illegal instruction");
            }

            int rexw = ((id.o1Flags | id.o2Flags) & 1) != 0 ? 0 : intValue(o1.isRegType(48) || o1.isRegType(48));
            if (o1.isReg() && o2.isReg()) {
               this._emitMmu(id.opCode1, rexw, ((BaseReg)o1).code(), (BaseReg)o2, 0);
               return;
            }

            if (o1.isReg() && o2.isMem()) {
               this._emitMmu(id.opCode1, rexw, ((BaseReg)o1).code(), (Mem)o2, 0);
               return;
            }

            if (o1.isMem() && o2.isReg()) {
               this._emitMmu(id.opCode2, rexw, ((BaseReg)o2).code(), (Mem)o1, 0);
               return;
            }
            break;
         case I_MMU_MOVD:
            if (!o1.isRegType(96) && !o1.isRegType(112) || !o2.isRegType(32) && !o2.isMem()) {
               if (!o1.isRegType(32) && !o1.isMem() || !o2.isRegType(96) && !o2.isRegType(112)) {
                  break;
               }

               this._emitMmu(o2.isRegType(112) ? 1711279998 : 3966, 0, ((BaseReg)o2).code(), o1, 0);
               return;
            }

            this._emitMmu(o1.isRegType(112) ? 1711279982 : 3950, 0, ((BaseReg)o1).code(), o2, 0);
            return;
         case I_MMU_MOVQ:
            if (o1.isRegType(96) && o2.isRegType(96)) {
               this._emitMmu(3951, 0, ((MMRegister)o1).code(), (MMRegister)o2, 0);
               return;
            }

            if (o1.isRegType(112) && o2.isRegType(112)) {
               this._emitMmu(-218099842, 0, ((XMMRegister)o1).code(), (XMMRegister)o2, 0);
               return;
            }

            if (o1.isRegType(96) && o2.isRegType(112)) {
               this._emitMmu(-234876970, 0, ((MMRegister)o1).code(), (XMMRegister)o2, 0);
               return;
            }

            if (o1.isRegType(112) && o2.isRegType(96)) {
               this._emitMmu(-218099754, 0, ((XMMRegister)o1).code(), (MMRegister)o2, 0);
               return;
            }

            if (o1.isRegType(96) && o2.isMem()) {
               this._emitMmu(3951, 0, ((MMRegister)o1).code(), (Mem)o2, 0);
               return;
            }

            if (o1.isRegType(112) && o2.isMem()) {
               this._emitMmu(-218099842, 0, ((XMMRegister)o1).code(), (Mem)o2, 0);
               return;
            }

            if (o1.isMem() && o2.isRegType(96)) {
               this._emitMmu(3967, 0, ((MMRegister)o2).code(), (Mem)o1, 0);
               return;
            }

            if (o1.isMem() && o2.isRegType(112)) {
               this._emitMmu(1711280086, 0, ((XMMRegister)o2).code(), (Mem)o1, 0);
               return;
            }

            if (!this.is64()) {
               break;
            }

            if (!o1.isRegType(96) && !o1.isRegType(112) || !o2.isRegType(48) && !o2.isMem()) {
               if (!o1.isRegType(48) && !o1.isMem() || !o2.isRegType(96) && !o2.isRegType(112)) {
                  break;
               }

               this._emitMmu(o2.isRegType(112) ? 1711279998 : 3966, 1, ((BaseReg)o2).code(), o1, 0);
               return;
            }

            this._emitMmu(o1.isRegType(112) ? 1711279982 : 3950, 1, ((BaseReg)o1).code(), o2, 0);
            return;
         case I_MMU_PREFETCH:
            if (o1.isMem() && o2.isImm()) {
               Mem mem = (Mem)o1;
               Immediate hint = (Immediate)o2;
               this._emitMmu(3864, 0, (int)hint.value(), mem, 0);
               return;
            }
            break;
         case I_MMU_PEXTR:
            if (!o1.isRegMem() || !o2.isRegType(112) && (code != INST_CODE.INST_PEXTRW || !o2.isRegType(96)) || !o3.isImm()) {
               throw new IllegalStateException("illegal instruction");
            }

            int opCode = id.opCode1;
            boolean isGpdGpq = o1.isRegType(32) || o1.isRegType(48);
            if (code == INST_CODE.INST_PEXTRB && o1.size() != 0 && o1.size() != 1 && !isGpdGpq) {
               throw new IllegalStateException("illegal instruction");
            }

            if (code == INST_CODE.INST_PEXTRW && o1.size() != 0 && o1.size() != 2 && !isGpdGpq) {
               throw new IllegalStateException("illegal instruction");
            }

            if (code == INST_CODE.INST_PEXTRD && o1.size() != 0 && o1.size() != 4 && !isGpdGpq) {
               throw new IllegalStateException("illegal instruction");
            }

            if (code == INST_CODE.INST_PEXTRQ && o1.size() != 0 && o1.size() != 8 && !isGpdGpq) {
               throw new IllegalStateException("illegal instruction");
            }

            if (o2.isRegType(112)) {
               opCode |= 1711276032;
            }

            if (o1.isReg()) {
               this._emitMmu(opCode, id.opCodeR | intValue(o1.isRegType(48)), ((BaseReg)o2).code(), (BaseReg)o1, 1);
               this._emitImmediate((Immediate)o3, 1);
               return;
            }

            if (o1.isMem()) {
               this._emitMmu(opCode, id.opCodeR, ((BaseReg)o2).code(), (Mem)o1, 1);
               this._emitImmediate((Immediate)o3, 1);
               return;
            }
            break;
         case I_MMU_RMI:
            if (!$assertionsDisabled && id.o1Flags == 0) {
               throw new AssertionError();
            }

            if (!$assertionsDisabled && id.o2Flags == 0) {
               throw new AssertionError();
            }

            if (!o1.isReg()
               || o1.isRegType(96) && (id.o1Flags & 16) == 0
               || o1.isRegType(112) && (id.o1Flags & 32) == 0
               || o1.isRegType(32) && (id.o1Flags & 4) == 0
               || o1.isRegType(48) && (id.o1Flags & 8) == 0
               || o2.isRegType(96) && (id.o2Flags & 16) == 0
               || o2.isRegType(112) && (id.o2Flags & 32) == 0
               || o2.isRegType(32) && (id.o2Flags & 4) == 0
               || o2.isRegType(48) && (id.o2Flags & 8) == 0
               || o2.isMem() && (id.o2Flags & 64) == 0
               || o2.isImm() && (id.o2Flags & 128) == 0) {
               throw new IllegalStateException("illegal instruction");
            }

            int prefix = ((id.o1Flags & 48) != 48 || !o1.isRegType(112)) && ((id.o2Flags & 48) != 48 || !o2.isRegType(112)) ? 0 : 1711276032;
            int rexw = ((id.o1Flags | id.o2Flags) & 1) != 0 ? 0 : intValue(o1.isRegType(48) || o1.isRegType(48));
            if (o2.isReg()) {
               if ((id.o2Flags & 60) == 0) {
                  throw new IllegalStateException("illegal instruction");
               }

               this._emitMmu(id.opCode1 | prefix, rexw, ((BaseReg)o1).code(), (BaseReg)o2, 0);
               return;
            }

            if (o2.isMem()) {
               if ((id.o2Flags & 64) == 0) {
                  throw new IllegalStateException("illegal instruction");
               }

               this._emitMmu(id.opCode1 | prefix, rexw, ((BaseReg)o1).code(), (Mem)o2, 0);
               return;
            }

            if (o2.isImm()) {
               if ((id.o2Flags & 128) == 0) {
                  throw new IllegalStateException("illegal instruction");
               }

               this._emitMmu(id.opCode2 | prefix, rexw, id.opCodeR, (BaseReg)o1, 1);
               this._emitImmediate((Immediate)o2, 1);
               return;
            }
            break;
         case I_MMU_RM_IMM8:
            if (!$assertionsDisabled && id.o1Flags == 0) {
               throw new AssertionError();
            }

            if (!$assertionsDisabled && id.o2Flags == 0) {
               throw new AssertionError();
            }

            if (!o1.isReg()
               || o1.isRegType(96) && (id.o1Flags & 16) == 0
               || o1.isRegType(112) && (id.o1Flags & 32) == 0
               || o1.isRegType(32) && (id.o1Flags & 4) == 0
               || o1.isRegType(48) && (id.o1Flags & 8) == 0
               || o2.isRegType(96) && (id.o2Flags & 16) == 0
               || o2.isRegType(112) && (id.o2Flags & 32) == 0
               || o2.isRegType(32) && (id.o2Flags & 4) == 0
               || o2.isRegType(48) && (id.o2Flags & 8) == 0
               || o2.isMem() && (id.o2Flags & 64) == 0
               || !o3.isImm()) {
               throw new IllegalStateException("illegal instruction");
            }

            int prefix = ((id.o1Flags & 48) != 48 || !o1.isRegType(112)) && ((id.o2Flags & 48) != 48 || !o2.isRegType(112)) ? 0 : 1711276032;
            int rexw = ((id.o1Flags | id.o2Flags) & 1) != 0 ? 0 : intValue(o1.isRegType(48) || o1.isRegType(48));
            if (o2.isReg()) {
               if ((id.o2Flags & 60) == 0) {
                  throw new IllegalStateException("illegal instruction");
               }

               this._emitMmu(id.opCode1 | prefix, rexw, ((BaseReg)o1).code(), (BaseReg)o2, 1);
               this._emitImmediate((Immediate)o3, 1);
               return;
            }

            if (o2.isMem()) {
               if ((id.o2Flags & 64) == 0) {
                  throw new IllegalStateException("illegal instruction");
               }

               this._emitMmu(id.opCode1 | prefix, rexw, ((BaseReg)o1).code(), (Mem)o2, 1);
               this._emitImmediate((Immediate)o3, 1);
               return;
            }
            break;
         case I_MMU_RM_3DNOW:
            if (o1.isRegType(96) && (o2.isRegType(96) || o2.isMem())) {
               this._emitMmu(id.opCode1, 0, ((BaseReg)o1).code(), (Mem)o2, 1);
               this._emitByte(id.opCode2);
               return;
            }
      }
   }

   @Override
   boolean is64() {
      return this.cpu == CPU.X86_64;
   }

   void _emitModR(int r, BaseReg opReg) {
      this._emitMod(3, opReg, r.code());
   }

   public final void setWordAt(int x, short pos) {
      this._buffer.setWordAt(pos, x);
   }

   void _emitRexR(int regCode, int w, int opReg) {
      if (this.is64()) {
         boolean r = (opReg & 8) != 0;
         boolean b = (regCode & 8) != 0;
         if (w != 0 || r || b || (this._properties & 2) != 0) {
            this._emitByte(64 | w << 3 | intValue(r) << 2 | intValue(b));
         }
      }
   }

   public Assembler(CPU cpu) {
      this._relocData = new LinkedList<>();
      this.cpuInfo = CpuInfo.GENERIC;
      this._properties = 0;
      this._logger = null;
      this.cpu = cpu;
   }

   public final int offset() {
      return this._buffer.offset();
   }

   final void _emitInt32(int x) {
      this._buffer.emitDWord(x);
   }

   LinkData _emitDisplacement(Label size, long inlinedDisplacement, int label) {
      if (!$assertionsDisabled && label.isBound()) {
         throw new AssertionError();
      }

      if (!$assertionsDisabled && size != 1 && size != 4) {
         throw new AssertionError();
      }

      LinkData link = new LinkData(this.offset(), inlinedDisplacement, -1);
      label.link(link);
      if (size == 1) {
         this._emitByte(1);
      } else {
         this._emitDWord(67372036);
      }

      return link;
   }

   void _emitRexRM(boolean opReg, int rm, Operand w) {
      this._emitRexRM(intValue(w), opReg, rm);
   }
}
