!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/media/bigwhoman/lin3/uoft/Embedded_Linux/Embedded-Linux---ECE1718/E4/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
A9_ONCHIP_BASE	e4_template/include/address_map_arm.h	/^#define A9_ONCHIP_BASE /;"	d
A9_ONCHIP_SPAN	e4_template/include/address_map_arm.h	/^#define A9_ONCHIP_SPAN /;"	d
ADC_BASE	e4_template/include/address_map_arm.h	/^#define ADC_BASE /;"	d
AUDIO_BASE	e4_template/include/address_map_arm.h	/^#define AUDIO_BASE /;"	d
AUDIO_IRQ	e4_template/include/interrupt_ID.h	/^#define	AUDIO_IRQ	/;"	d
AV_CONFIG_BASE	e4_template/include/address_map_arm.h	/^#define AV_CONFIG_BASE /;"	d
CHAR_BUF_CTRL_BASE	e4_template/include/address_map_arm.h	/^#define CHAR_BUF_CTRL_BASE /;"	d
DDR_BASE	e4_template/include/address_map_arm.h	/^#define DDR_BASE /;"	d
DDR_SPAN	e4_template/include/address_map_arm.h	/^#define DDR_SPAN /;"	d
FPGA_CHAR_BASE	e4_template/include/address_map_arm.h	/^#define FPGA_CHAR_BASE /;"	d
FPGA_CHAR_SPAN	e4_template/include/address_map_arm.h	/^#define FPGA_CHAR_SPAN /;"	d
FPGA_IRQ10	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ10	/;"	d
FPGA_IRQ13	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ13	/;"	d
FPGA_IRQ14	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ14	/;"	d
FPGA_IRQ15	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ15	/;"	d
FPGA_IRQ16	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ16	/;"	d
FPGA_IRQ18	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ18	/;"	d
FPGA_IRQ19	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ19	/;"	d
FPGA_IRQ3	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ3	/;"	d
FPGA_IRQ4	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ4	/;"	d
FPGA_IRQ5	e4_template/include/interrupt_ID.h	/^#define	FPGA_IRQ5	/;"	d
FPGA_ONCHIP_BASE	e4_template/include/address_map_arm.h	/^#define FPGA_ONCHIP_BASE /;"	d
FPGA_ONCHIP_SPAN	e4_template/include/address_map_arm.h	/^#define FPGA_ONCHIP_SPAN /;"	d
HEX3_HEX0_BASE	e4_template/include/address_map_arm.h	/^#define HEX3_HEX0_BASE /;"	d
HEX5_HEX4_BASE	e4_template/include/address_map_arm.h	/^#define HEX5_HEX4_BASE /;"	d
IrDA_BASE	e4_template/include/address_map_arm.h	/^#define IrDA_BASE /;"	d
IrDA_IRQ	e4_template/include/interrupt_ID.h	/^#define	IrDA_IRQ	/;"	d
JP1_BASE	e4_template/include/address_map_arm.h	/^#define JP1_BASE /;"	d
JP1_IRQ	e4_template/include/interrupt_ID.h	/^#define	JP1_IRQ	/;"	d
JP2_BASE	e4_template/include/address_map_arm.h	/^#define JP2_BASE /;"	d
JP2_IRQ	e4_template/include/interrupt_ID.h	/^#define	JP2_IRQ	/;"	d
JTAG_IRQ	e4_template/include/interrupt_ID.h	/^#define	JTAG_IRQ	/;"	d
JTAG_UART_2_BASE	e4_template/include/address_map_arm.h	/^#define JTAG_UART_2_BASE /;"	d
JTAG_UART_BASE	e4_template/include/address_map_arm.h	/^#define JTAG_UART_BASE /;"	d
KEY_BASE	e4_template/include/address_map_arm.h	/^#define KEY_BASE /;"	d
KEY_IRQ	e4_template/include/interrupt_ID.h	/^#define	KEY_IRQ	/;"	d
LEDR_BASE	e4_template/include/address_map_arm.h	/^#define LEDR_BASE /;"	d
LW_BRIDGE_BASE	e4_template/include/address_map_arm.h	/^#define LW_BRIDGE_BASE	/;"	d
LW_BRIDGE_SPAN	e4_template/include/address_map_arm.h	/^#define LW_BRIDGE_SPAN	/;"	d
PIXEL_BUF_CTRL_BASE	e4_template/include/address_map_arm.h	/^#define PIXEL_BUF_CTRL_BASE /;"	d
PS2_BASE	e4_template/include/address_map_arm.h	/^#define PS2_BASE /;"	d
PS2_DUAL_BASE	e4_template/include/address_map_arm.h	/^#define PS2_DUAL_BASE /;"	d
PS2_DUAL_IRQ	e4_template/include/interrupt_ID.h	/^#define	PS2_DUAL_IRQ	/;"	d
PS2_IRQ	e4_template/include/interrupt_ID.h	/^#define	PS2_IRQ	/;"	d
SDRAM_BASE	e4_template/include/address_map_arm.h	/^#define SDRAM_BASE /;"	d
SDRAM_SPAN	e4_template/include/address_map_arm.h	/^#define SDRAM_SPAN /;"	d
SW_BASE	e4_template/include/address_map_arm.h	/^#define SW_BASE /;"	d
TIMER0_BASE	e4_template/include/address_map_arm.h	/^#define TIMER0_BASE /;"	d
TIMER0_IRQ	e4_template/include/interrupt_ID.h	/^#define	TIMER0_IRQ	/;"	d
TIMER1_BASE	e4_template/include/address_map_arm.h	/^#define TIMER1_BASE /;"	d
TIMER1_IRQ	e4_template/include/interrupt_ID.h	/^#define	TIMER1_IRQ	/;"	d
VIDEO_IN_BASE	e4_template/include/address_map_arm.h	/^#define VIDEO_IN_BASE /;"	d
clean	e4_template/part1/Makefile	/^clean:$/;"	t
clean	e4_template/part2/Makefile	/^clean:$/;"	t
clean	e4_template/part3/Makefile	/^clean:$/;"	t
clean	e4_template/part4/Makefile	/^clean:$/;"	t
driver	e4_template/part1/Makefile	/^driver:$/;"	t
driver	e4_template/part2/Makefile	/^driver:$/;"	t
part3	e4_template/part3/Makefile	/^part3: part3.c$/;"	t
part4	e4_template/part4/Makefile	/^part4: part4.c$/;"	t
