# Full-custom-CMOS-Inverter-design
Full custom transistor-level design and layout of a CMOS Inverter using Cadence Virtuoso, verified with DRC and LVS checks for manufacturing compliance

## ðŸš€ Overview
This project involves the transistor-level design, layout, and physical verification of a CMOS Inverter. The design was implemented using **Cadence Virtuoso**, strictly adhering to manufacturing design rules and timing constraints.

## ðŸ”‘ Key Features
* **Schematic Design:** Designed the CMOS inverter schematic with optimized W/L ratios for symmetric rise/fall times.
* **Layout Design:** Created a compact layout focusing on area efficiency and parasitic minimization.
* **Physical Verification:** Performed rigorous **DRC (Design Rule Check)** and **LVS (Layout vs. Schematic)** checks.
* **Post-Layout Simulation:** Analyzed analog and digital transistor behavior including propagation delay and power dissipation.

## ðŸ›  Tools & Technologies
* **EDA Tool:** Cadence Virtuoso (Schematic & Layout XL).
* **Verification:** Assura / Calibre (DRC, LVS).
* **Simulation:** Spectre / ADEL.

## ðŸ“Š Results
* **Compliance:** Achieved **100% compliance** with manufacturing design rules (Zero DRC violations).
* **LVS Clean:** Successfully matched layout netlist with schematic.
* **Signal Integrity:** Validated output waveform stability under varying load conditions.
