Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 23 15:00:43 2024
| Host         : Leor-PC-5530 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |              10 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[0]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[1]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[3]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[4]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[5]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[2]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[6]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/Data_to_Cipher[7]_i_1_n_0                  | Rst_IBUF                             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[6]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[5]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[4]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/check_start_end_bit2_out                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[3]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[7]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[0]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[1]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | rxd_do/internal_data[2]_i_1_n_0                   |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | txd_do/txd_data_out1_out                          |                                      |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | txd_do/FSM_onehot_my_txd_state_machine[3]_i_1_n_0 | Rst_IBUF                             |                1 |              4 |         4.00 |
|  Clk_IBUF_BUFG | rxd_do/eqOp                                       | Rst_IBUF                             |                1 |              5 |         5.00 |
|  Clk_IBUF_BUFG |                                                   | rxd_do/SR[0]                         |                2 |              8 |         4.00 |
|  Clk_IBUF_BUFG | txd_do/input_data[7]_i_1_n_0                      | Rst_IBUF                             |                1 |              8 |         8.00 |
|  Clk_IBUF_BUFG |                                                   |                                      |                5 |              9 |         1.80 |
|  Clk_IBUF_BUFG |                                                   | rxd_do/baud_rate_counter[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  Clk_IBUF_BUFG |                                                   | Rst_IBUF                             |                5 |             14 |         2.80 |
|  Clk_IBUF_BUFG |                                                   | txd_do/baud_rate_counter[0]_i_1_n_0  |                4 |             15 |         3.75 |
+----------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


