verilog xil_defaultlib -i "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "../../../../fpga_top.gen/sources_1/ip/vio_0/hdl/verilog" --include "../../../../fpga_top.gen/sources_1/ip/vio_0/hdl" \
"../../../../fpga_top.gen/sources_1/ip/vio_0/sim/vio_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
